<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1570pt" height="545pt"
 viewBox="0.00 0.00 1570.00 545.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 541)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-541 1566,-541 1566,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1542,-8 1542,-8 1548,-8 1554,-14 1554,-20 1554,-20 1554,-517 1554,-517 1554,-523 1548,-529 1542,-529 1542,-529 20,-529 20,-529 14,-529 8,-523 8,-517 8,-517 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="781" y="-513.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="781" y="-498.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1534,-16 1534,-16 1540,-16 1546,-22 1546,-28 1546,-28 1546,-471 1546,-471 1546,-477 1540,-483 1534,-483 1534,-483 28,-483 28,-483 22,-483 16,-477 16,-471 16,-471 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="781" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="781" y="-452.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M572,-24C572,-24 1526,-24 1526,-24 1532,-24 1538,-30 1538,-36 1538,-36 1538,-380 1538,-380 1538,-386 1532,-392 1526,-392 1526,-392 572,-392 572,-392 566,-392 560,-386 560,-380 560,-380 560,-36 560,-36 560,-30 566,-24 572,-24"/>
<text text-anchor="middle" x="1049" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="1049" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1166,-147C1166,-147 1518,-147 1518,-147 1524,-147 1530,-153 1530,-159 1530,-159 1530,-334 1530,-334 1530,-340 1524,-346 1518,-346 1518,-346 1166,-346 1166,-346 1160,-346 1154,-340 1154,-334 1154,-334 1154,-159 1154,-159 1154,-153 1160,-147 1166,-147"/>
<text text-anchor="middle" x="1342" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1342" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1358,-155C1358,-155 1510,-155 1510,-155 1516,-155 1522,-161 1522,-167 1522,-167 1522,-288 1522,-288 1522,-294 1516,-300 1510,-300 1510,-300 1358,-300 1358,-300 1352,-300 1346,-294 1346,-288 1346,-288 1346,-167 1346,-167 1346,-161 1352,-155 1358,-155"/>
<text text-anchor="middle" x="1434" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1434" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1366,-163C1366,-163 1502,-163 1502,-163 1508,-163 1514,-169 1514,-175 1514,-175 1514,-242 1514,-242 1514,-248 1508,-254 1502,-254 1502,-254 1366,-254 1366,-254 1360,-254 1354,-248 1354,-242 1354,-242 1354,-175 1354,-175 1354,-169 1360,-163 1366,-163"/>
<text text-anchor="middle" x="1434" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1434" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1174,-155C1174,-155 1326,-155 1326,-155 1332,-155 1338,-161 1338,-167 1338,-167 1338,-288 1338,-288 1338,-294 1332,-300 1326,-300 1326,-300 1174,-300 1174,-300 1168,-300 1162,-294 1162,-288 1162,-288 1162,-167 1162,-167 1162,-161 1168,-155 1174,-155"/>
<text text-anchor="middle" x="1250" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1250" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1182,-163C1182,-163 1318,-163 1318,-163 1324,-163 1330,-169 1330,-175 1330,-175 1330,-242 1330,-242 1330,-248 1324,-254 1318,-254 1318,-254 1182,-254 1182,-254 1176,-254 1170,-248 1170,-242 1170,-242 1170,-175 1170,-175 1170,-169 1176,-163 1182,-163"/>
<text text-anchor="middle" x="1250" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1250" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust79"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M968,-32C968,-32 1130,-32 1130,-32 1136,-32 1142,-38 1142,-44 1142,-44 1142,-111 1142,-111 1142,-117 1136,-123 1130,-123 1130,-123 968,-123 968,-123 962,-123 956,-117 956,-111 956,-111 956,-44 956,-44 956,-38 962,-32 968,-32"/>
<text text-anchor="middle" x="1049" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1049" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust85"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M774,-32C774,-32 936,-32 936,-32 942,-32 948,-38 948,-44 948,-44 948,-111 948,-111 948,-117 942,-123 936,-123 936,-123 774,-123 774,-123 768,-123 762,-117 762,-111 762,-111 762,-44 762,-44 762,-38 768,-32 774,-32"/>
<text text-anchor="middle" x="855" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="855" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1356,-32C1356,-32 1518,-32 1518,-32 1524,-32 1530,-38 1530,-44 1530,-44 1530,-111 1530,-111 1530,-117 1524,-123 1518,-123 1518,-123 1356,-123 1356,-123 1350,-123 1344,-117 1344,-111 1344,-111 1344,-44 1344,-44 1344,-38 1350,-32 1356,-32"/>
<text text-anchor="middle" x="1437" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1437" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1162,-32C1162,-32 1324,-32 1324,-32 1330,-32 1336,-38 1336,-44 1336,-44 1336,-111 1336,-111 1336,-117 1330,-123 1324,-123 1324,-123 1162,-123 1162,-123 1156,-123 1150,-117 1150,-111 1150,-111 1150,-44 1150,-44 1150,-38 1156,-32 1162,-32"/>
<text text-anchor="middle" x="1243" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1243" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu_toL2Bus</title>
<g id="a_clust103"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M898,-163C898,-163 1134,-163 1134,-163 1140,-163 1146,-169 1146,-175 1146,-175 1146,-242 1146,-242 1146,-248 1140,-254 1134,-254 1134,-254 898,-254 898,-254 892,-254 886,-248 886,-242 886,-242 886,-175 886,-175 886,-169 892,-163 898,-163"/>
<text text-anchor="middle" x="1016" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="1016" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu_l2cache</title>
<g id="a_clust106"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M580,-32C580,-32 742,-32 742,-32 748,-32 754,-38 754,-44 754,-44 754,-111 754,-111 754,-117 748,-123 742,-123 742,-123 580,-123 580,-123 574,-123 568,-117 568,-111 568,-111 568,-44 568,-44 568,-38 574,-32 580,-32"/>
<text text-anchor="middle" x="661" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="661" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust117"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-163C36,-163 272,-163 272,-163 278,-163 284,-169 284,-175 284,-175 284,-242 284,-242 284,-248 278,-254 272,-254 272,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="154" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust120"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M207,-32C207,-32 369,-32 369,-32 375,-32 381,-38 381,-44 381,-44 381,-111 381,-111 381,-117 375,-123 369,-123 369,-123 207,-123 207,-123 201,-123 195,-117 195,-111 195,-111 195,-44 195,-44 195,-38 201,-32 207,-32"/>
<text text-anchor="middle" x="288" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="288" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust126" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust126"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M304,-163C304,-163 540,-163 540,-163 546,-163 552,-169 552,-175 552,-175 552,-242 552,-242 552,-248 546,-254 540,-254 540,-254 304,-254 304,-254 298,-254 292,-248 292,-242 292,-242 292,-175 292,-175 292,-169 298,-163 304,-163"/>
<text text-anchor="middle" x="422" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="422" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust129"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M61,-32C61,-32 121,-32 121,-32 127,-32 133,-38 133,-44 133,-44 133,-111 133,-111 133,-117 127,-123 121,-123 121,-123 61,-123 61,-123 55,-123 49,-117 49,-111 49,-111 49,-44 49,-44 49,-38 55,-32 61,-32"/>
<text text-anchor="middle" x="91" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="91" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-400.5C188.5,-400.5 255.5,-400.5 255.5,-400.5 261.5,-400.5 267.5,-406.5 267.5,-412.5 267.5,-412.5 267.5,-424.5 267.5,-424.5 267.5,-430.5 261.5,-436.5 255.5,-436.5 255.5,-436.5 188.5,-436.5 188.5,-436.5 182.5,-436.5 176.5,-430.5 176.5,-424.5 176.5,-424.5 176.5,-412.5 176.5,-412.5 176.5,-406.5 182.5,-400.5 188.5,-400.5"/>
<text text-anchor="middle" x="222" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node18" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-171.5C180,-171.5 264,-171.5 264,-171.5 270,-171.5 276,-177.5 276,-183.5 276,-183.5 276,-195.5 276,-195.5 276,-201.5 270,-207.5 264,-207.5 264,-207.5 180,-207.5 180,-207.5 174,-207.5 168,-201.5 168,-195.5 168,-195.5 168,-183.5 168,-183.5 168,-177.5 174,-171.5 180,-171.5"/>
<text text-anchor="middle" x="222" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-400.44C222,-361.41 222,-265.35 222,-217.91"/>
<polygon fill="black" stroke="black" points="225.5,-217.76 222,-207.76 218.5,-217.76 225.5,-217.76"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M802,-171.5C802,-171.5 864,-171.5 864,-171.5 870,-171.5 876,-177.5 876,-183.5 876,-183.5 876,-195.5 876,-195.5 876,-201.5 870,-207.5 864,-207.5 864,-207.5 802,-207.5 802,-207.5 796,-207.5 790,-201.5 790,-195.5 790,-195.5 790,-183.5 790,-183.5 790,-177.5 796,-171.5 802,-171.5"/>
<text text-anchor="middle" x="833" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M976.5,-40.5C976.5,-40.5 1023.5,-40.5 1023.5,-40.5 1029.5,-40.5 1035.5,-46.5 1035.5,-52.5 1035.5,-52.5 1035.5,-64.5 1035.5,-64.5 1035.5,-70.5 1029.5,-76.5 1023.5,-76.5 1023.5,-76.5 976.5,-76.5 976.5,-76.5 970.5,-76.5 964.5,-70.5 964.5,-64.5 964.5,-64.5 964.5,-52.5 964.5,-52.5 964.5,-46.5 970.5,-40.5 976.5,-40.5"/>
<text text-anchor="middle" x="1000" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M849.94,-171.4C858.87,-163.14 870.37,-153.61 882,-147 910.6,-130.76 925.37,-142.29 952,-123 965.73,-113.05 977.33,-98.06 985.68,-85.13"/>
<polygon fill="black" stroke="black" points="988.67,-86.96 990.93,-76.61 982.7,-83.29 988.67,-86.96"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M692.5,-171.5C692.5,-171.5 759.5,-171.5 759.5,-171.5 765.5,-171.5 771.5,-177.5 771.5,-183.5 771.5,-183.5 771.5,-195.5 771.5,-195.5 771.5,-201.5 765.5,-207.5 759.5,-207.5 759.5,-207.5 692.5,-207.5 692.5,-207.5 686.5,-207.5 680.5,-201.5 680.5,-195.5 680.5,-195.5 680.5,-183.5 680.5,-183.5 680.5,-177.5 686.5,-171.5 692.5,-171.5"/>
<text text-anchor="middle" x="726" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M782.5,-40.5C782.5,-40.5 829.5,-40.5 829.5,-40.5 835.5,-40.5 841.5,-46.5 841.5,-52.5 841.5,-52.5 841.5,-64.5 841.5,-64.5 841.5,-70.5 835.5,-76.5 829.5,-76.5 829.5,-76.5 782.5,-76.5 782.5,-76.5 776.5,-76.5 770.5,-70.5 770.5,-64.5 770.5,-64.5 770.5,-52.5 770.5,-52.5 770.5,-46.5 776.5,-40.5 782.5,-40.5"/>
<text text-anchor="middle" x="806" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M736.62,-171.37C750.25,-149.4 774.02,-111.07 789.88,-85.49"/>
<polygon fill="black" stroke="black" points="793.04,-87.04 795.33,-76.7 787.09,-83.35 793.04,-87.04"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1464,-171.5C1464,-171.5 1494,-171.5 1494,-171.5 1500,-171.5 1506,-177.5 1506,-183.5 1506,-183.5 1506,-195.5 1506,-195.5 1506,-201.5 1500,-207.5 1494,-207.5 1494,-207.5 1464,-207.5 1464,-207.5 1458,-207.5 1452,-201.5 1452,-195.5 1452,-195.5 1452,-183.5 1452,-183.5 1452,-177.5 1458,-171.5 1464,-171.5"/>
<text text-anchor="middle" x="1479" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1462.5,-40.5C1462.5,-40.5 1509.5,-40.5 1509.5,-40.5 1515.5,-40.5 1521.5,-46.5 1521.5,-52.5 1521.5,-52.5 1521.5,-64.5 1521.5,-64.5 1521.5,-70.5 1515.5,-76.5 1509.5,-76.5 1509.5,-76.5 1462.5,-76.5 1462.5,-76.5 1456.5,-76.5 1450.5,-70.5 1450.5,-64.5 1450.5,-64.5 1450.5,-52.5 1450.5,-52.5 1450.5,-46.5 1456.5,-40.5 1462.5,-40.5"/>
<text text-anchor="middle" x="1486" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1479.93,-171.37C1481.1,-149.78 1483.13,-112.41 1484.52,-86.85"/>
<polygon fill="black" stroke="black" points="1488.02,-86.88 1485.07,-76.7 1481.03,-86.5 1488.02,-86.88"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1277,-171.5C1277,-171.5 1307,-171.5 1307,-171.5 1313,-171.5 1319,-177.5 1319,-183.5 1319,-183.5 1319,-195.5 1319,-195.5 1319,-201.5 1313,-207.5 1307,-207.5 1307,-207.5 1277,-207.5 1277,-207.5 1271,-207.5 1265,-201.5 1265,-195.5 1265,-195.5 1265,-183.5 1265,-183.5 1265,-177.5 1271,-171.5 1277,-171.5"/>
<text text-anchor="middle" x="1292" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1268.5,-40.5C1268.5,-40.5 1315.5,-40.5 1315.5,-40.5 1321.5,-40.5 1327.5,-46.5 1327.5,-52.5 1327.5,-52.5 1327.5,-64.5 1327.5,-64.5 1327.5,-70.5 1321.5,-76.5 1315.5,-76.5 1315.5,-76.5 1268.5,-76.5 1268.5,-76.5 1262.5,-76.5 1256.5,-70.5 1256.5,-64.5 1256.5,-64.5 1256.5,-52.5 1256.5,-52.5 1256.5,-46.5 1262.5,-40.5 1268.5,-40.5"/>
<text text-anchor="middle" x="1292" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1292,-171.37C1292,-149.78 1292,-112.41 1292,-86.85"/>
<polygon fill="black" stroke="black" points="1295.5,-86.7 1292,-76.7 1288.5,-86.7 1295.5,-86.7"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1066,-40.5C1066,-40.5 1122,-40.5 1122,-40.5 1128,-40.5 1134,-46.5 1134,-52.5 1134,-52.5 1134,-64.5 1134,-64.5 1134,-70.5 1128,-76.5 1122,-76.5 1122,-76.5 1066,-76.5 1066,-76.5 1060,-76.5 1054,-70.5 1054,-64.5 1054,-64.5 1054,-52.5 1054,-52.5 1054,-46.5 1060,-40.5 1066,-40.5"/>
<text text-anchor="middle" x="1094" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M872,-40.5C872,-40.5 928,-40.5 928,-40.5 934,-40.5 940,-46.5 940,-52.5 940,-52.5 940,-64.5 940,-64.5 940,-70.5 934,-76.5 928,-76.5 928,-76.5 872,-76.5 872,-76.5 866,-76.5 860,-70.5 860,-64.5 860,-64.5 860,-52.5 860,-52.5 860,-46.5 866,-40.5 872,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1364,-40.5C1364,-40.5 1420,-40.5 1420,-40.5 1426,-40.5 1432,-46.5 1432,-52.5 1432,-52.5 1432,-64.5 1432,-64.5 1432,-70.5 1426,-76.5 1420,-76.5 1420,-76.5 1364,-76.5 1364,-76.5 1358,-76.5 1352,-70.5 1352,-64.5 1352,-64.5 1352,-52.5 1352,-52.5 1352,-46.5 1358,-40.5 1364,-40.5"/>
<text text-anchor="middle" x="1392" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1170,-40.5C1170,-40.5 1226,-40.5 1226,-40.5 1232,-40.5 1238,-46.5 1238,-52.5 1238,-52.5 1238,-64.5 1238,-64.5 1238,-70.5 1232,-76.5 1226,-76.5 1226,-76.5 1170,-76.5 1170,-76.5 1164,-76.5 1158,-70.5 1158,-64.5 1158,-64.5 1158,-52.5 1158,-52.5 1158,-46.5 1164,-40.5 1170,-40.5"/>
<text text-anchor="middle" x="1198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1042,-171.5C1042,-171.5 1126,-171.5 1126,-171.5 1132,-171.5 1138,-177.5 1138,-183.5 1138,-183.5 1138,-195.5 1138,-195.5 1138,-201.5 1132,-207.5 1126,-207.5 1126,-207.5 1042,-207.5 1042,-207.5 1036,-207.5 1030,-201.5 1030,-195.5 1030,-195.5 1030,-183.5 1030,-183.5 1030,-177.5 1036,-171.5 1042,-171.5"/>
<text text-anchor="middle" x="1084" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M1086.11,-161.23C1088.09,-135.7 1090.99,-98.32 1092.67,-76.7"/>
<polygon fill="black" stroke="black" points="1082.61,-161.13 1085.33,-171.37 1089.59,-161.67 1082.61,-161.13"/>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1052.88,-165.8C1042.99,-159.2 1031.81,-152.34 1021,-147 991.89,-132.63 978.62,-141.59 952,-123 934.36,-110.68 919.44,-90.8 910.17,-76.57"/>
<polygon fill="black" stroke="black" points="1050.96,-168.73 1061.19,-171.49 1054.91,-162.96 1050.96,-168.73"/>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1120.97,-166.51C1134.69,-159.24 1150.66,-151.79 1166,-147 1240.51,-123.72 1271.9,-161.17 1340,-123 1359.14,-112.27 1374.07,-91.47 1382.93,-76.6"/>
<polygon fill="black" stroke="black" points="1118.96,-163.62 1111.86,-171.48 1122.31,-169.76 1118.96,-163.62"/>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1108.19,-163.79C1119.83,-151.69 1133.86,-136.78 1146,-123 1159.47,-107.71 1174.11,-89.69 1184.42,-76.76"/>
<polygon fill="black" stroke="black" points="1105.36,-161.68 1100.93,-171.3 1110.39,-166.55 1105.36,-161.68"/>
</g>
<!-- system_cpu_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M906,-171.5C906,-171.5 1000,-171.5 1000,-171.5 1006,-171.5 1012,-177.5 1012,-183.5 1012,-183.5 1012,-195.5 1012,-195.5 1012,-201.5 1006,-207.5 1000,-207.5 1000,-207.5 906,-207.5 906,-207.5 900,-207.5 894,-201.5 894,-195.5 894,-195.5 894,-183.5 894,-183.5 894,-177.5 900,-171.5 906,-171.5"/>
<text text-anchor="middle" x="953" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M686.5,-40.5C686.5,-40.5 733.5,-40.5 733.5,-40.5 739.5,-40.5 745.5,-46.5 745.5,-52.5 745.5,-52.5 745.5,-64.5 745.5,-64.5 745.5,-70.5 739.5,-76.5 733.5,-76.5 733.5,-76.5 686.5,-76.5 686.5,-76.5 680.5,-76.5 674.5,-70.5 674.5,-64.5 674.5,-64.5 674.5,-52.5 674.5,-52.5 674.5,-46.5 680.5,-40.5 686.5,-40.5"/>
<text text-anchor="middle" x="710" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_toL2Bus_mem_side_ports&#45;&gt;system_cpu_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu_toL2Bus_mem_side_ports&#45;&gt;system_cpu_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M931.76,-171.39C920.08,-162.81 904.95,-152.99 890,-147 834.65,-124.82 808.78,-154.25 758,-123 743.37,-114 731.63,-98.76 723.42,-85.47"/>
<polygon fill="black" stroke="black" points="726.36,-83.57 718.31,-76.68 720.31,-87.09 726.36,-83.57"/>
</g>
<!-- system_cpu_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M588,-40.5C588,-40.5 644,-40.5 644,-40.5 650,-40.5 656,-46.5 656,-52.5 656,-52.5 656,-64.5 656,-64.5 656,-70.5 650,-76.5 644,-76.5 644,-76.5 588,-76.5 588,-76.5 582,-76.5 576,-70.5 576,-64.5 576,-64.5 576,-52.5 576,-52.5 576,-46.5 582,-40.5 588,-40.5"/>
<text text-anchor="middle" x="616" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_mem_side -->
<g id="node21" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M215,-40.5C215,-40.5 271,-40.5 271,-40.5 277,-40.5 283,-46.5 283,-52.5 283,-52.5 283,-64.5 283,-64.5 283,-70.5 277,-76.5 271,-76.5 271,-76.5 215,-76.5 215,-76.5 209,-76.5 203,-70.5 203,-64.5 203,-64.5 203,-52.5 203,-52.5 203,-46.5 209,-40.5 215,-40.5"/>
<text text-anchor="middle" x="243" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M226.44,-161.23C230.6,-135.7 236.68,-98.32 240.2,-76.7"/>
<polygon fill="black" stroke="black" points="222.94,-160.94 224.79,-171.37 229.85,-162.06 222.94,-160.94"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node19" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-171.5C44,-171.5 138,-171.5 138,-171.5 144,-171.5 150,-177.5 150,-183.5 150,-183.5 150,-195.5 150,-195.5 150,-201.5 144,-207.5 138,-207.5 138,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="91" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node24" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M76,-40.5C76,-40.5 106,-40.5 106,-40.5 112,-40.5 118,-46.5 118,-52.5 118,-52.5 118,-64.5 118,-64.5 118,-70.5 112,-76.5 106,-76.5 106,-76.5 76,-76.5 76,-76.5 70,-76.5 64,-70.5 64,-64.5 64,-64.5 64,-52.5 64,-52.5 64,-46.5 70,-40.5 76,-40.5"/>
<text text-anchor="middle" x="91" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge12" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M91,-171.37C91,-149.78 91,-112.41 91,-86.85"/>
<polygon fill="black" stroke="black" points="94.5,-86.7 91,-76.7 87.5,-86.7 94.5,-86.7"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node20" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M313.5,-40.5C313.5,-40.5 360.5,-40.5 360.5,-40.5 366.5,-40.5 372.5,-46.5 372.5,-52.5 372.5,-52.5 372.5,-64.5 372.5,-64.5 372.5,-70.5 366.5,-76.5 360.5,-76.5 360.5,-76.5 313.5,-76.5 313.5,-76.5 307.5,-76.5 301.5,-70.5 301.5,-64.5 301.5,-64.5 301.5,-52.5 301.5,-52.5 301.5,-46.5 307.5,-40.5 313.5,-40.5"/>
<text text-anchor="middle" x="337" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node22" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M448,-171.5C448,-171.5 532,-171.5 532,-171.5 538,-171.5 544,-177.5 544,-183.5 544,-183.5 544,-195.5 544,-195.5 544,-201.5 538,-207.5 532,-207.5 532,-207.5 448,-207.5 448,-207.5 442,-207.5 436,-201.5 436,-195.5 436,-195.5 436,-183.5 436,-183.5 436,-177.5 442,-171.5 448,-171.5"/>
<text text-anchor="middle" x="490" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu_l2cache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M514.01,-163.92C538.95,-138.39 577.32,-99.1 599.2,-76.7"/>
<polygon fill="black" stroke="black" points="511.22,-161.77 506.73,-171.37 516.22,-166.66 511.22,-161.77"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node23" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M312,-171.5C312,-171.5 406,-171.5 406,-171.5 412,-171.5 418,-177.5 418,-183.5 418,-183.5 418,-195.5 418,-195.5 418,-201.5 412,-207.5 406,-207.5 406,-207.5 312,-207.5 312,-207.5 306,-207.5 300,-201.5 300,-195.5 300,-195.5 300,-183.5 300,-183.5 300,-177.5 306,-171.5 312,-171.5"/>
<text text-anchor="middle" x="359" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge14" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M356.08,-171.37C352.4,-149.78 346.02,-112.41 341.66,-86.85"/>
<polygon fill="black" stroke="black" points="345.06,-85.97 339.93,-76.7 338.16,-87.15 345.06,-85.97"/>
</g>
</g>
</svg>
