module RegisterWithSynchronousReset(
  input wire clk,
  input wire rst,
  input wire [31:0] x,
  input wire [31:0] y,
  output wire [31:0] out
);
  logic [31:0] a;
  logic [31:0] b;
  always_ff @ (posedge clk) begin
    if (rst) begin
      a <= 32'h0000_0000;
      b <= 32'h0000_0042;
    end else begin
      a <= x + y;
      b <= y;
    end
  end
  assign out = a + b;
endmodule
