# Cache-memory

In this project, cache memory is implemented on a pipeline processor. Here, this cache memory works on a modulous method, and we can also calculate cache hit and cache miss through the perticular output bits given in the cache component in the VHDL project.
