# This Makefile provides generic instructions for building
# (i.e. synthesizing and implementing) a design with Xilinx Vivado.
#
# Usage: this Makefile is used by including it at the end of a 'parent' Makefile,
#        where the parent can call the targets defined here after defining
#        the following input 'arguments':
#        - PROJ_ROOT: path to project root directory
#        - SCRIPTS_ROOT: path to project scripts directory
#        - TOP: name of top-level module to build
#        - BUILD_OUTPUT_DIR: path to build output files

# -----------------------------------------------
# Include base Vivado build Make instructions
# -----------------------------------------------
include $(SCRIPTS_ROOT)/Makefiles/vivado_build_base.mk

# Export Make variables for use in Tcl scripts
export TOP
export BUILD_OUTPUT_DIR ?= $(COMPONENT_OUT_PATH)

VIVADO_LOG_DIR = $(BUILD_OUTPUT_DIR)

# -----------------------------------------------
# Command
# -----------------------------------------------
VIVADO_CMD = $(VIVADO_CMD_BASE_NO_LOG) -source $(VIVADO_SCRIPTS_ROOT)/build_ooc.tcl

# -----------------------------------------------
# Targets
# -----------------------------------------------
_synth:    $(BUILD_OUTPUT_DIR)/$(TOP).synth.dcp
_opt:      $(BUILD_OUTPUT_DIR)/$(TOP).opt.dcp
.PHONY: _synth _opt

$(BUILD_OUTPUT_DIR):
	@mkdir $(BUILD_OUTPUT_DIR)

_clean_build: _clean_logs
	@rm -rf $(BUILD_OUTPUT_DIR)

# pre_synth hook to be described in 'parent' Makefile
# (can be used to trigger regmap or IP generation before launching synthesis)
$(BUILD_OUTPUT_DIR)/$(TOP).synth.dcp: $(BUILD_OUTPUT_DIR) pre_synth
	$(VIVADO_CMD) -log $(BUILD_OUTPUT_DIR)/$(TOP).synth.log -tclargs synth 0

$(BUILD_OUTPUT_DIR)/$(TOP).opt.dcp: $(BUILD_OUTPUT_DIR)/$(TOP).synth.dcp
	$(VIVADO_CMD) -log $(BUILD_OUTPUT_DIR)/$(TOP).opt.log -tclargs opt 1

$(BUILD_OUTPUT_DIR)/$(TOP).place.dcp: $(BUILD_OUTPUT_DIR)/$(TOP).opt.dcp
	$(VIVADO_CMD) -log $(BUILD_OUTPUT_DIR)/$(TOP).place.log -tclargs place 1
