$date
	Tue May  9 11:47:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_adder $end
$scope module uut $end
$var wire 16 ! A [15:0] $end
$var wire 16 " B [15:0] $end
$var wire 16 # Y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#160
b1111111111111111 #
b1 "
b1111111111111110 !
