{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600184658349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 11:44:08 2020 " "Processing started: Tue Sep 15 11:44:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600184658364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600184658364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --rev=top top " "Command: quartus_map --rev=top top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600184658365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600184658605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600184658605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 16 16 " "Found 16 design units, including 16 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_sync " "Found entity 1: cd_sync" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "2 pin_clk50_0 " "Found entity 2: pin_clk50_0" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "3 pin_led_0 " "Found entity 3: pin_led_0" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "4 pin_led_1 " "Found entity 4: pin_led_1" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "5 pin_led_2 " "Found entity 5: pin_led_2" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "6 pin_led_3 " "Found entity 6: pin_led_3" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "7 pin_led_4 " "Found entity 7: pin_led_4" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "8 pin_led_5 " "Found entity 8: pin_led_5" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "9 pin_led_6 " "Found entity 9: pin_led_6" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "10 pin_led_7 " "Found entity 10: pin_led_7" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "11 pin_switch_0 " "Found entity 11: pin_switch_0" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "12 pin_switch_1 " "Found entity 12: pin_switch_1" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "13 pin_switch_2 " "Found entity 13: pin_switch_2" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "14 pin_switch_3 " "Found entity 14: pin_switch_3" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "15 reset_sync " "Found entity 15: reset_sync" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""} { "Info" "ISGN_ENTITY_NAME" "16 top " "Found entity 16: top" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600184667613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600184667701 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(350) " "Verilog HDL Case Statement warning at top.v(350): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 350 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(358) " "Verilog HDL Case Statement warning at top.v(358): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 358 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(362) " "Verilog HDL Case Statement warning at top.v(362): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 362 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(370) " "Verilog HDL Case Statement warning at top.v(370): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 370 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(374) " "Verilog HDL Case Statement warning at top.v(374): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 374 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(382) " "Verilog HDL Case Statement warning at top.v(382): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 382 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(386) " "Verilog HDL Case Statement warning at top.v(386): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 386 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(394) " "Verilog HDL Case Statement warning at top.v(394): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 394 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(398) " "Verilog HDL Case Statement warning at top.v(398): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 398 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(406) " "Verilog HDL Case Statement warning at top.v(406): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 406 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(410) " "Verilog HDL Case Statement warning at top.v(410): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 410 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(418) " "Verilog HDL Case Statement warning at top.v(418): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 418 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(422) " "Verilog HDL Case Statement warning at top.v(422): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 422 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(430) " "Verilog HDL Case Statement warning at top.v(430): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 430 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(434) " "Verilog HDL Case Statement warning at top.v(434): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 434 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(442) " "Verilog HDL Case Statement warning at top.v(442): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 442 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(446) " "Verilog HDL Case Statement warning at top.v(446): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 446 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1600184667703 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd_sync cd_sync:cd_sync " "Elaborating entity \"cd_sync\" for hierarchy \"cd_sync:cd_sync\"" {  } { { "top.v" "cd_sync" { Text "/home/ben/code/de0_nano/build/top.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync cd_sync:cd_sync\|reset_sync:reset_sync " "Elaborating entity \"reset_sync\" for hierarchy \"cd_sync:cd_sync\|reset_sync:reset_sync\"" {  } { { "top.v" "reset_sync" { Text "/home/ben/code/de0_nano/build/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cd_sync:cd_sync\|reset_sync:reset_sync\|altera_std_synchronizer:U\$\$0 " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cd_sync:cd_sync\|reset_sync:reset_sync\|altera_std_synchronizer:U\$\$0\"" {  } { { "top.v" "U\$\$0" { Text "/home/ben/code/de0_nano/build/top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cd_sync:cd_sync\|reset_sync:reset_sync\|altera_std_synchronizer:U\$\$0 " "Elaborated megafunction instantiation \"cd_sync:cd_sync\|reset_sync:reset_sync\|altera_std_synchronizer:U\$\$0\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cd_sync:cd_sync\|reset_sync:reset_sync\|altera_std_synchronizer:U\$\$0 " "Instantiated megafunction \"cd_sync:cd_sync\|reset_sync:reset_sync\|altera_std_synchronizer:U\$\$0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 00000000000000000000000000000010 " "Parameter \"depth\" = \"00000000000000000000000000000010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667709 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184667709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_clk50_0 pin_clk50_0:pin_clk50_0 " "Elaborating entity \"pin_clk50_0\" for hierarchy \"pin_clk50_0:pin_clk50_0\"" {  } { { "top.v" "pin_clk50_0" { Text "/home/ben/code/de0_nano/build/top.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_in pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0 " "Elaborating entity \"altiobuf_in\" for hierarchy \"pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0\"" {  } { { "top.v" "clk50_0" { Text "/home/ben/code/de0_nano/build/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0 " "Elaborated megafunction instantiation \"pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0 " "Instantiated megafunction \"pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667735 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184667735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/iobuf_in_sof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/iobuf_in_sof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_in_sof " "Found entity 1: iobuf_in_sof" {  } { { "db/iobuf_in_sof.tdf" "" { Text "/home/ben/code/de0_nano/build/db/iobuf_in_sof.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600184667822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf_in_sof pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0\|iobuf_in_sof:auto_generated " "Elaborating entity \"iobuf_in_sof\" for hierarchy \"pin_clk50_0:pin_clk50_0\|altiobuf_in:clk50_0\|iobuf_in_sof:auto_generated\"" {  } { { "altiobuf_in.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altiobuf_in.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_0 pin_led_0:pin_led_0 " "Elaborating entity \"pin_led_0\" for hierarchy \"pin_led_0:pin_led_0\"" {  } { { "top.v" "pin_led_0" { Text "/home/ben/code/de0_nano/build/top.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_0:pin_led_0\|altiobuf_out:led_0 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_0:pin_led_0\|altiobuf_out:led_0\"" {  } { { "top.v" "led_0" { Text "/home/ben/code/de0_nano/build/top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_0:pin_led_0\|altiobuf_out:led_0 " "Elaborated megafunction instantiation \"pin_led_0:pin_led_0\|altiobuf_out:led_0\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 47 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_0:pin_led_0\|altiobuf_out:led_0 " "Instantiated megafunction \"pin_led_0:pin_led_0\|altiobuf_out:led_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667865 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 47 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184667865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/iobuf_out_96h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/iobuf_out_96h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_out_96h " "Found entity 1: iobuf_out_96h" {  } { { "db/iobuf_out_96h.tdf" "" { Text "/home/ben/code/de0_nano/build/db/iobuf_out_96h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600184667964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600184667964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf_out_96h pin_led_0:pin_led_0\|altiobuf_out:led_0\|iobuf_out_96h:auto_generated " "Elaborating entity \"iobuf_out_96h\" for hierarchy \"pin_led_0:pin_led_0\|altiobuf_out:led_0\|iobuf_out_96h:auto_generated\"" {  } { { "altiobuf_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altiobuf_out.tdf" 66 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_1 pin_led_1:pin_led_1 " "Elaborating entity \"pin_led_1\" for hierarchy \"pin_led_1:pin_led_1\"" {  } { { "top.v" "pin_led_1" { Text "/home/ben/code/de0_nano/build/top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_1:pin_led_1\|altiobuf_out:led_1 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_1:pin_led_1\|altiobuf_out:led_1\"" {  } { { "top.v" "led_1" { Text "/home/ben/code/de0_nano/build/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_1:pin_led_1\|altiobuf_out:led_1 " "Elaborated megafunction instantiation \"pin_led_1:pin_led_1\|altiobuf_out:led_1\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_1:pin_led_1\|altiobuf_out:led_1 " "Instantiated megafunction \"pin_led_1:pin_led_1\|altiobuf_out:led_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184667995 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184667995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_2 pin_led_2:pin_led_2 " "Elaborating entity \"pin_led_2\" for hierarchy \"pin_led_2:pin_led_2\"" {  } { { "top.v" "pin_led_2" { Text "/home/ben/code/de0_nano/build/top.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184667998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_2:pin_led_2\|altiobuf_out:led_2 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_2:pin_led_2\|altiobuf_out:led_2\"" {  } { { "top.v" "led_2" { Text "/home/ben/code/de0_nano/build/top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_2:pin_led_2\|altiobuf_out:led_2 " "Elaborated megafunction instantiation \"pin_led_2:pin_led_2\|altiobuf_out:led_2\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_2:pin_led_2\|altiobuf_out:led_2 " "Instantiated megafunction \"pin_led_2:pin_led_2\|altiobuf_out:led_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668021 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_3 pin_led_3:pin_led_3 " "Elaborating entity \"pin_led_3\" for hierarchy \"pin_led_3:pin_led_3\"" {  } { { "top.v" "pin_led_3" { Text "/home/ben/code/de0_nano/build/top.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_3:pin_led_3\|altiobuf_out:led_3 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_3:pin_led_3\|altiobuf_out:led_3\"" {  } { { "top.v" "led_3" { Text "/home/ben/code/de0_nano/build/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_3:pin_led_3\|altiobuf_out:led_3 " "Elaborated megafunction instantiation \"pin_led_3:pin_led_3\|altiobuf_out:led_3\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_3:pin_led_3\|altiobuf_out:led_3 " "Instantiated megafunction \"pin_led_3:pin_led_3\|altiobuf_out:led_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668047 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_4 pin_led_4:pin_led_4 " "Elaborating entity \"pin_led_4\" for hierarchy \"pin_led_4:pin_led_4\"" {  } { { "top.v" "pin_led_4" { Text "/home/ben/code/de0_nano/build/top.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_4:pin_led_4\|altiobuf_out:led_4 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_4:pin_led_4\|altiobuf_out:led_4\"" {  } { { "top.v" "led_4" { Text "/home/ben/code/de0_nano/build/top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_4:pin_led_4\|altiobuf_out:led_4 " "Elaborated megafunction instantiation \"pin_led_4:pin_led_4\|altiobuf_out:led_4\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_4:pin_led_4\|altiobuf_out:led_4 " "Instantiated megafunction \"pin_led_4:pin_led_4\|altiobuf_out:led_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668073 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_5 pin_led_5:pin_led_5 " "Elaborating entity \"pin_led_5\" for hierarchy \"pin_led_5:pin_led_5\"" {  } { { "top.v" "pin_led_5" { Text "/home/ben/code/de0_nano/build/top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_5:pin_led_5\|altiobuf_out:led_5 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_5:pin_led_5\|altiobuf_out:led_5\"" {  } { { "top.v" "led_5" { Text "/home/ben/code/de0_nano/build/top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_5:pin_led_5\|altiobuf_out:led_5 " "Elaborated megafunction instantiation \"pin_led_5:pin_led_5\|altiobuf_out:led_5\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_5:pin_led_5\|altiobuf_out:led_5 " "Instantiated megafunction \"pin_led_5:pin_led_5\|altiobuf_out:led_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668100 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_6 pin_led_6:pin_led_6 " "Elaborating entity \"pin_led_6\" for hierarchy \"pin_led_6:pin_led_6\"" {  } { { "top.v" "pin_led_6" { Text "/home/ben/code/de0_nano/build/top.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_6:pin_led_6\|altiobuf_out:led_6 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_6:pin_led_6\|altiobuf_out:led_6\"" {  } { { "top.v" "led_6" { Text "/home/ben/code/de0_nano/build/top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_6:pin_led_6\|altiobuf_out:led_6 " "Elaborated megafunction instantiation \"pin_led_6:pin_led_6\|altiobuf_out:led_6\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_6:pin_led_6\|altiobuf_out:led_6 " "Instantiated megafunction \"pin_led_6:pin_led_6\|altiobuf_out:led_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668120 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_led_7 pin_led_7:pin_led_7 " "Elaborating entity \"pin_led_7\" for hierarchy \"pin_led_7:pin_led_7\"" {  } { { "top.v" "pin_led_7" { Text "/home/ben/code/de0_nano/build/top.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_out pin_led_7:pin_led_7\|altiobuf_out:led_7 " "Elaborating entity \"altiobuf_out\" for hierarchy \"pin_led_7:pin_led_7\|altiobuf_out:led_7\"" {  } { { "top.v" "led_7" { Text "/home/ben/code/de0_nano/build/top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_led_7:pin_led_7\|altiobuf_out:led_7 " "Elaborated megafunction instantiation \"pin_led_7:pin_led_7\|altiobuf_out:led_7\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 145 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_led_7:pin_led_7\|altiobuf_out:led_7 " "Instantiated megafunction \"pin_led_7:pin_led_7\|altiobuf_out:led_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_oe FALSE " "Parameter \"use_oe\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668142 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 145 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_switch_0 pin_switch_0:pin_switch_0 " "Elaborating entity \"pin_switch_0\" for hierarchy \"pin_switch_0:pin_switch_0\"" {  } { { "top.v" "pin_switch_0" { Text "/home/ben/code/de0_nano/build/top.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_in pin_switch_0:pin_switch_0\|altiobuf_in:switch_0 " "Elaborating entity \"altiobuf_in\" for hierarchy \"pin_switch_0:pin_switch_0\|altiobuf_in:switch_0\"" {  } { { "top.v" "switch_0" { Text "/home/ben/code/de0_nano/build/top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_switch_0:pin_switch_0\|altiobuf_in:switch_0 " "Elaborated megafunction instantiation \"pin_switch_0:pin_switch_0\|altiobuf_in:switch_0\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_switch_0:pin_switch_0\|altiobuf_in:switch_0 " "Instantiated megafunction \"pin_switch_0:pin_switch_0\|altiobuf_in:switch_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668148 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_switch_1 pin_switch_1:pin_switch_1 " "Elaborating entity \"pin_switch_1\" for hierarchy \"pin_switch_1:pin_switch_1\"" {  } { { "top.v" "pin_switch_1" { Text "/home/ben/code/de0_nano/build/top.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_in pin_switch_1:pin_switch_1\|altiobuf_in:switch_1 " "Elaborating entity \"altiobuf_in\" for hierarchy \"pin_switch_1:pin_switch_1\|altiobuf_in:switch_1\"" {  } { { "top.v" "switch_1" { Text "/home/ben/code/de0_nano/build/top.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_switch_1:pin_switch_1\|altiobuf_in:switch_1 " "Elaborated megafunction instantiation \"pin_switch_1:pin_switch_1\|altiobuf_in:switch_1\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_switch_1:pin_switch_1\|altiobuf_in:switch_1 " "Instantiated megafunction \"pin_switch_1:pin_switch_1\|altiobuf_in:switch_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668161 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_switch_2 pin_switch_2:pin_switch_2 " "Elaborating entity \"pin_switch_2\" for hierarchy \"pin_switch_2:pin_switch_2\"" {  } { { "top.v" "pin_switch_2" { Text "/home/ben/code/de0_nano/build/top.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_in pin_switch_2:pin_switch_2\|altiobuf_in:switch_2 " "Elaborating entity \"altiobuf_in\" for hierarchy \"pin_switch_2:pin_switch_2\|altiobuf_in:switch_2\"" {  } { { "top.v" "switch_2" { Text "/home/ben/code/de0_nano/build/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_switch_2:pin_switch_2\|altiobuf_in:switch_2 " "Elaborated megafunction instantiation \"pin_switch_2:pin_switch_2\|altiobuf_in:switch_2\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_switch_2:pin_switch_2\|altiobuf_in:switch_2 " "Instantiated megafunction \"pin_switch_2:pin_switch_2\|altiobuf_in:switch_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668177 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_switch_3 pin_switch_3:pin_switch_3 " "Elaborating entity \"pin_switch_3\" for hierarchy \"pin_switch_3:pin_switch_3\"" {  } { { "top.v" "pin_switch_3" { Text "/home/ben/code/de0_nano/build/top.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_in pin_switch_3:pin_switch_3\|altiobuf_in:switch_3 " "Elaborating entity \"altiobuf_in\" for hierarchy \"pin_switch_3:pin_switch_3\|altiobuf_in:switch_3\"" {  } { { "top.v" "switch_3" { Text "/home/ben/code/de0_nano/build/top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_switch_3:pin_switch_3\|altiobuf_in:switch_3 " "Elaborated megafunction instantiation \"pin_switch_3:pin_switch_3\|altiobuf_in:switch_3\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184668183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_switch_3:pin_switch_3\|altiobuf_in:switch_3 " "Instantiated megafunction \"pin_switch_3:pin_switch_3\|altiobuf_in:switch_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_bus_hold FALSE " "Parameter \"enable_bus_hold\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 00000000000000000000000000000001 " "Parameter \"number_of_channels\" = \"00000000000000000000000000000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_differential_mode FALSE " "Parameter \"use_differential_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600184668183 ""}  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600184668183 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1600184668420 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1600184668420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600184668839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ben/code/de0_nano/build/top.map.smsg " "Generated suppressed messages file /home/ben/code/de0_nano/build/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600184669290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600184669384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600184669384 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_3__io " "No output dependent on input pin \"switch_3__io\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 272 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600184669445 "|top|switch_3__io"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_2__io " "No output dependent on input pin \"switch_2__io\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600184669445 "|top|switch_2__io"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_1__io " "No output dependent on input pin \"switch_1__io\"" {  } { { "top.v" "" { Text "/home/ben/code/de0_nano/build/top.v" 270 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600184669445 "|top|switch_1__io"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600184669445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600184669445 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600184669445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600184669445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600184669445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600184669455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 11:44:29 2020 " "Processing ended: Tue Sep 15 11:44:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600184669455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600184669455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600184669455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600184669455 ""}
