# Generated by h2py from ../../board/include/adf4355.h
REG0_NVALUE_SHIFT = 4
REG0_NVALUE_MASK = 0xffff
REG0_PRESCALER_SHIFT = 20
REG0_AUTOCAL_SHIFT = 21
REG1_MFRAC_SHIFT = 4
REG1_MFRAC_MASK = 0xffffff
REG2_AUX_FRAC_SHIFT = 18
REG2_AUX_FRAC_MASK = ((1<<14)-1)
REG2_AUX_MOD_SHIFT = 4
REG2_AUX_MOD_MASK = ((1<<14)-1)
REG2_AUX_FRAC_SHIFT = 18
REG3_SD_LOAD_SHIFT = 30
REG3_PHASE_RSYNC_SHIFT = 29
REG3_PHASE_ADJ_SHIFT = 28
REG3_PHASE_SHIFT = 4
REG3_PHASE_MASK = ((1<<24)-1)
REG4_MUXOUT_SHIFT = 27
REG4_MUXOUT_MASK = ((1<<3)-1)
REG4_REF_DBL_SHIFT = 26
REG4_REF_DIV_SHIFT = 25
REG4_R_SHIFT = 15
REG4_R_MASK = ((1<<10)-1)
REG4_DBL_BUFF_SHIFT = 14
REG4_CURRENT_SHIFT = 10
REG4_CURRENT_MASK = ((1<<4)-1)
REG4_REF_MODE_SHIFT = 9
REG4_MUX_LOGIC_SHIFT = 8
REG4_PD_POL_SHIFT = 7
REG4_PWR_DOWN_SHIFT = 6
REG4_CP_3STATE_SHIFT = 5
REG4_CNTR_RESET = 4
REG5_RESERVED = 0x00800025
REG6_GATED_BLEED_SHIFT = 30
REG6_NEG_BLEED_SHIFT = 29
REG6_RESERVED_SHIFT = 25
REG6_RESERVED_VALUE = 0xA
REG6_FB_SEL_SHIFT = 24
REG6_RF_DIV_SHIFT = 21
REG6_RF_DIV_MASK = ((1<<3)-1)
REG6_CP_BLEED_CURR_SHIFT = 13
REG6_CP_BLEED_CURR_MASK = ((1<<8)-1)
REG6_MLTD_SHIFT = 11
REG6_AUX_PWR_EN_SHIFT = 9
REG6_AUX_PWR_SHIFT = 7
REG6_AUX_PWR_MASK = ((1<<2)-1)
REG6_PWR_EN_SHIFT = 6
REG6_PWR_SHIFT = 4
REG6_PWR_MASK = ((1<<2)-1)
REG7_RESERVED_SHIFT = 26
REG7_RESERVED_VALUE = 0x4
REG7_LE_SYNC_SHIFT = 25
REG7_LD_CYCLE_CNT_SHIFT = 8
REG7_LD_CYCLE_CNT_MASK = ((1<<2)-1)
REG7_LOL_MODE_SHIFT = 7
REG7_FRAC_N_PREC_SHIFT = 5
REG7_FRAC_N_PREC_MASK = ((1<<2)-1)
REG7_LD_MODE_SHIFT = 4
REG8_RESERVED = 0x102D0428
REG9_VCO_BAND_SHIFT = 24
REG9_VCO_BAND_MASK = ((1<<8)-1)
REG9_TIMEOUT_SHIFT = 14
REG9_TIMEOUT_MASK = ((1<<10)-1)
REG9_AUTO_LVL_TO_SHIFT = 9
REG9_AUTO_LVL_TO_MASK = ((1<<5)-1)
REG9_SYNT_LOCK_TO_SHIFT = 4
REG9_SYNT_LOCK_TO_MASK = ((1<<5)-1)
REG10_RESERVED_SHIFT = 14
REG10_RESERVED_VALUE = 0x300
REG10_ADC_CLK_DIV_SHIFT = 6
REG10_ADC_CLK_DIV_MASK = ((1<<8)-1)
REG10_ADC_CONV_SHIFT = 5
REG10_ADC_EN_SHIFT = 4
REG11_RESERVED = 0x0061300B
REG12_RESYNC_CLOCK_SHIFT = 16
REG12_RESYNC_CLOCK_MASK = ((1<<16)-1)
REG12_RESERVED_SHIFT = 4
REG12_RESERVED_VALUE = 0x41
