// Seed: 1093911228
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    input tri0 id_2,
    input wire id_3,
    output logic id_4,
    input wire id_5,
    input wire id_6,
    input logic id_7,
    output supply0 id_8,
    input tri1 id_9,
    output logic id_10
);
  wire id_12;
  initial begin : LABEL_0
    id_10 <= id_1;
    id_4.id_7 = #id_13 1;
  end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
