# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vis_circle.srcs/sources_1/ip/result/sim/result.vhd" \
"../../../../vis_circle.srcs/sources_1/ip/mult/sim/mult.vhd" \
"../../../../vis_circle.srcs/sources_1/ip/sum/sim/sum.vhd" \
"../../../../vis_circle.srcs/sources_1/ip/centroid_0/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
"../../../../vis_circle.srcs/sources_1/ip/centroid_0/src/c_accum_0/sim/c_accum_0.vhd" \

# Do not sort compile order
nosort
