0.6
2018.3
Dec  6 2018
23:39:36
/home/alpha/Documents/FPGA/Decoder/Decoder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/alpha/Documents/FPGA/Decoder/Decoder.srcs/sim_1/new/decoder_sim.v,1572157716,verilog,,,,decoder_sim,,,,,,,,
/home/alpha/Documents/FPGA/Decoder/Decoder.srcs/sources_1/new/decoder.v,1572157215,verilog,,/home/alpha/Documents/FPGA/Decoder/Decoder.srcs/sim_1/new/decoder_sim.v,,decoder,,,,,,,,
