// Seed: 3622658637
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1'd0;
  always #1 assume (1'd0);
  tri1 id_2 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    output logic id_9
);
  always id_9 = #1 "";
  module_0();
  wire id_11;
  wor  id_12 = id_0;
  assign id_12 = 1;
  wire id_13;
endmodule
