# npu_fp16_builtin_l1

Block-level NPU top design for fp16 backend sweeps.

- backend: `builtin_raw16`
- top module: `npu_top`
- rtlgen config: `npu/rtlgen/examples/minimal_fp16_builtin_l1.json`

`verilog/*.v` is generated by `npu/synth/run_fp16_backend_sweep.py`.
