=====
SETUP
0.426
3.921
4.347
vga_timing_m0/vs_reg_s6
1.934
2.317
n1463_s2
2.484
2.749
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1
3.921
=====
SETUP
0.426
3.921
4.347
vga_timing_m0/vs_reg_s6
1.934
2.317
n1463_s2
2.484
2.749
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1
3.921
=====
SETUP
0.481
3.883
4.364
vga_timing_m0/vs_reg_s6
1.934
2.317
n1463_s2
2.484
2.749
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0
3.883
=====
SETUP
0.534
3.831
4.364
vga_timing_m0/vs_reg_s6
1.934
2.317
n1463_s2
2.484
2.749
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0
3.831
=====
SETUP
0.790
6.249
7.040
controller/W_rxd_mask_s0
3.451
3.833
controller/n279_s0
3.993
4.408
controller/O_RXD_2_1_s1
6.249
=====
SETUP
0.796
6.249
7.046
controller/W_rxd_mask_s0
3.451
3.833
controller/n279_s0
3.993
4.408
controller/O_RXD_2_2_s1
6.249
=====
SETUP
0.804
6.288
7.092
controller/W_rxd_mask_s0
3.451
3.833
controller/n279_s0
3.993
4.408
controller/O_RXD_2_3_s1
6.288
=====
SETUP
0.838
6.227
7.065
controller/W_rxd_mask_s0
3.451
3.833
controller/n279_s0
3.993
4.408
controller/O_RXD_2_0_s1
6.227
=====
SETUP
0.845
6.227
7.072
controller/W_rxd_mask_s0
3.451
3.833
controller/n279_s0
3.993
4.408
controller/O_RXD_2_7_s1
6.227
=====
SETUP
0.871
10.936
11.807
sys_resetn_s0
2.264
2.647
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_0_s2
4.947
5.209
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_3_s1
5.372
5.888
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_wr_n_d_s
6.451
6.948
sdram_controller0/sdrc_top_inst/U1/n687_s1
7.709
7.972
sdram_controller0/sdrc_top_inst/U1/n683_s9
8.322
8.838
sdram_controller0/sdrc_top_inst/U1/n683_s4
8.841
9.362
sdram_controller0/sdrc_top_inst/U1/n683_s2
9.519
10.041
sdram_controller0/sdrc_top_inst/U1/n688_s0
10.409
10.936
sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0
10.936
=====
SETUP
0.871
10.936
11.807
sys_resetn_s0
2.264
2.647
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_0_s2
4.947
5.209
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_3_s1
5.372
5.888
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_wr_n_d_s
6.451
6.948
sdram_controller0/sdrc_top_inst/U1/n687_s1
7.709
7.972
sdram_controller0/sdrc_top_inst/U1/n683_s9
8.322
8.838
sdram_controller0/sdrc_top_inst/U1/n683_s4
8.841
9.362
sdram_controller0/sdrc_top_inst/U1/n683_s2
9.519
10.041
sdram_controller0/sdrc_top_inst/U1/n686_s0
10.409
10.936
sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0
10.936
=====
SETUP
0.871
10.936
11.807
sys_resetn_s0
2.264
2.647
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_0_s2
4.947
5.209
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_3_s1
5.372
5.888
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_wr_n_d_s
6.451
6.948
sdram_controller0/sdrc_top_inst/U1/n687_s1
7.709
7.972
sdram_controller0/sdrc_top_inst/U1/n683_s9
8.322
8.838
sdram_controller0/sdrc_top_inst/U1/n683_s4
8.841
9.362
sdram_controller0/sdrc_top_inst/U1/n683_s2
9.519
10.041
sdram_controller0/sdrc_top_inst/U1/n683_s0
10.409
10.936
sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_6_s0
10.936
=====
SETUP
0.883
10.923
11.807
sys_resetn_s0
2.264
2.647
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_0_s2
4.947
5.209
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_3_s1
5.372
5.888
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_wr_n_d_s
6.451
6.948
sdram_controller0/sdrc_top_inst/U1/n687_s1
7.709
7.972
sdram_controller0/sdrc_top_inst/U1/n683_s9
8.322
8.838
sdram_controller0/sdrc_top_inst/U1/n683_s4
8.841
9.362
sdram_controller0/sdrc_top_inst/U1/n683_s2
9.519
10.041
sdram_controller0/sdrc_top_inst/U1/n684_s0
10.407
10.923
sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_5_s0
10.923
=====
SETUP
0.888
3.425
4.314
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1
1.934
2.317
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1
3.425
=====
SETUP
0.901
3.439
4.339
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_11_s0
1.989
2.371
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_11_s1
3.439
=====
SETUP
0.929
6.156
7.084
controller/W_rxd_mask_s0
3.451
3.833
controller/n279_s0
3.993
4.408
controller/O_RXD_2_5_s1
6.156
=====
SETUP
0.938
6.156
7.094
controller/W_rxd_mask_s0
3.451
3.833
controller/n279_s0
3.993
4.408
controller/O_RXD_2_6_s1
6.156
=====
SETUP
0.942
6.147
7.089
controller/W_rxd_mask_s0
3.451
3.833
controller/n271_s0
3.993
4.256
controller/O_RXD_1_4_s1
6.147
=====
SETUP
1.036
3.311
4.348
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s1
1.929
2.311
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s1
3.311
=====
SETUP
1.061
3.259
4.321
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s1
1.963
2.346
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s1
3.259
=====
SETUP
1.080
10.743
11.823
sys_resetn_s0
2.264
2.647
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_0_s2
4.947
5.209
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_3_s1
5.372
5.888
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_wr_n_d_s
6.451
6.948
sdram_controller0/sdrc_top_inst/U1/n687_s1
7.709
7.972
sdram_controller0/sdrc_top_inst/U1/n683_s9
8.322
8.838
sdram_controller0/sdrc_top_inst/U1/n683_s4
8.841
9.362
sdram_controller0/sdrc_top_inst/U1/n683_s2
9.519
10.041
sdram_controller0/sdrc_top_inst/U1/n689_s0
10.217
10.743
sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
10.743
=====
SETUP
1.093
10.731
11.823
sys_resetn_s0
2.264
2.647
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_0_s2
4.947
5.209
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_3_s1
5.372
5.888
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_wr_n_d_s
6.451
6.948
sdram_controller0/sdrc_top_inst/U1/n687_s1
7.709
7.972
sdram_controller0/sdrc_top_inst/U1/n683_s9
8.322
8.838
sdram_controller0/sdrc_top_inst/U1/n683_s4
8.841
9.362
sdram_controller0/sdrc_top_inst/U1/n683_s2
9.519
10.041
sdram_controller0/sdrc_top_inst/U1/n681_s18
10.214
10.731
sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0
10.731
=====
SETUP
1.148
10.676
11.823
sys_resetn_s0
2.264
2.647
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_0_s2
4.947
5.209
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state_3_s1
5.372
5.888
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_wr_n_d_s
6.451
6.948
sdram_controller0/sdrc_top_inst/U1/n687_s1
7.709
7.972
sdram_controller0/sdrc_top_inst/U1/n683_s9
8.322
8.838
sdram_controller0/sdrc_top_inst/U1/n683_s4
8.841
9.362
sdram_controller0/sdrc_top_inst/U1/n683_s2
9.519
10.041
sdram_controller0/sdrc_top_inst/U1/n685_s0
10.214
10.676
sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_4_s0
10.676
=====
SETUP
1.173
3.157
4.330
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s1
1.963
2.346
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s1
3.157
=====
SETUP
1.199
3.122
4.321
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s1
1.963
2.346
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s1
3.122
=====
HOLD
-0.685
0.159
0.844
controller/txd/n4_s2
0.006
0.159
sclk_s1
0.159
=====
HOLD
-0.418
0.312
0.730
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0
0.312
=====
HOLD
-0.375
0.394
0.769
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0
0.146
0.394
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0
0.394
=====
HOLD
-0.326
0.675
1.002
joystick_miso2_ibuf
0.000
0.675
controller2/rxd/sp_7_s0
0.675
=====
HOLD
-0.319
0.675
0.995
joystick_miso_ibuf
0.000
0.675
controller/rxd/sp_7_s0
0.675
=====
HOLD
-0.252
1.293
1.545
controller2/rxd/sp_1_s0
0.930
1.071
controller2/rxd/O_RXD_DAT_1_s0
1.293
=====
HOLD
-0.252
1.293
1.545
controller2/rxd/sp_3_s0
0.930
1.071
controller2/rxd/O_RXD_DAT_3_s0
1.293
=====
HOLD
-0.210
1.323
1.533
controller2/rxd/sp_0_s0
0.930
1.074
controller2/rxd/O_RXD_DAT_0_s0
1.323
=====
HOLD
-0.208
1.325
1.533
controller2/rxd/sp_2_s0
0.930
1.074
controller2/rxd/O_RXD_DAT_2_s0
1.325
=====
HOLD
-0.126
1.407
1.533
controller2/rxd/sp_4_s0
0.930
1.074
controller2/rxd/O_RXD_DAT_4_s0
1.407
=====
HOLD
-0.126
1.407
1.533
controller2/rxd/sp_5_s0
0.930
1.074
controller2/rxd/O_RXD_DAT_5_s0
1.407
=====
HOLD
-0.126
1.407
1.533
controller2/rxd/sp_6_s0
0.930
1.074
controller2/rxd/O_RXD_DAT_6_s0
1.407
=====
HOLD
-0.046
0.627
0.673
input_buffer_s0
0.195
0.339
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0
0.627
=====
HOLD
0.108
0.975
0.867
s1_ibuf
0.000
0.675
n74_s0
0.768
0.974
sys_resetn_s0
0.974
=====
HOLD
0.169
0.906
0.737
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_2_s0
0.691
0.832
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s
0.906
=====
HOLD
0.205
0.934
0.729
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0
0.697
0.841
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s
0.934
=====
HOLD
0.205
0.934
0.729
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0
0.697
0.841
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s
0.934
=====
HOLD
0.206
0.935
0.729
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0
0.697
0.838
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s
0.935
=====
HOLD
0.206
0.935
0.729
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0
0.697
0.838
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s
0.935
=====
HOLD
0.206
0.935
0.729
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0
0.697
0.838
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s
0.935
=====
HOLD
0.207
0.936
0.729
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0
0.678
0.819
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s
0.936
=====
HOLD
0.239
0.976
0.737
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_4_s0
0.686
0.827
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s
0.976
=====
HOLD
0.248
0.977
0.729
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0
0.678
0.819
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s
0.977
=====
HOLD
0.252
1.848
1.596
controller/cmd/conf_entry_s1
0.893
1.037
controller/n48_s2
1.256
1.510
controller/W_rxd_mask_s0
1.848
=====
HOLD
0.253
0.986
0.733
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0
0.687
0.828
frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s
0.986
