Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" into library work
Parsing module <Stall>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\M_BE.v" into library work
Parsing module <M_BE>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\MEM_WB_REG.v" into library work
Parsing module <MEM_WB_REG>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\IF_ID_REG.v" into library work
Parsing module <IF_ID_REG>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\ID_EX_REG.v" into library work
Parsing module <ID_EX_REG>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\F_PC.v" into library work
Parsing module <F_PC>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" into library work
Parsing module <Forward>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\E_MDU.v" into library work
Parsing module <E_MDU>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\E_ALU.v" into library work
Parsing module <E_ALU>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\EX_MEM_REG.v" into library work
Parsing module <EX_MEM_REG>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_NPC.v" into library work
Parsing module <D_NPC>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_GRF.v" into library work
Parsing module <D_GRF>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_EXT.v" into library work
Parsing module <D_EXT>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_CMP.v" into library work
Parsing module <D_CMP>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" into library work
Parsing module <DataPath>.
Analyzing Verilog file "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 237: Port RegWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 282: Port PC4 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 326: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 394: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 476: Port ExtendSign is not connected to this instance

Elaborating module <DataPath>.

Elaborating module <F_PC>.

Elaborating module <IF_ID_REG>.

Elaborating module <Control>.
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 248: Assignment to D_rd ignored, since the identifier is never used

Elaborating module <D_GRF>.

Elaborating module <D_CMP>.
WARNING:HDLCompiler:413 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_CMP.v" Line 28: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <D_NPC>.

Elaborating module <D_EXT>.

Elaborating module <ID_EX_REG>.
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 332: Assignment to E_rd ignored, since the identifier is never used

Elaborating module <E_ALU>.

Elaborating module <E_MDU>.
WARNING:HDLCompiler:413 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\E_MDU.v" Line 92: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\E_MDU.v" Line 95: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 367: Assignment to E_HI ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 368: Assignment to E_LO ignored, since the identifier is never used

Elaborating module <EX_MEM_REG>.
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 396: Assignment to M_MemWrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 397: Assignment to M_rs ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 399: Assignment to M_rd ignored, since the identifier is never used

Elaborating module <M_BE>.

Elaborating module <MEM_WB_REG>.
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" Line 450: Assignment to WB_jump ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" Line 32: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" Line 56: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" Line 74: Port ExtendSign is not connected to this instance

Elaborating module <Stall>.
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" Line 38: Assignment to D_jal ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" Line 61: Assignment to E_store ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" Line 31: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" Line 36: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" Line 45: Port ExtendSign is not connected to this instance

Elaborating module <Forward>.
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" Line 41: Assignment to M_MDU_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" Line 51: Assignment to W_MDU_c ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\mips.v".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <DataPath>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v".
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <MemToReg> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <RegDest> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <ALUop> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <rd> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <MDUop> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <BEop> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <DMop> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <RegWrite> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <MemWrite> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <RegSrc> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <start> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <HIWrite> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <LOWrite> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <HIRead> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <LORead> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <load> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <store> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <cal_r> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <cal_i> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <jal> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <jr> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <branch> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <MDU_c> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <MDU_t> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 237: Output port <MDU_f> of the instance <D_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 282: Output port <PC4> of the instance <d_npc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <imm16> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <imm26> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <rd> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <BEop> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <DMop> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <ExtendSign> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <Jal_sign> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <MemWrite> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <Beq_sign> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <Bne_sign> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <Jr_sign> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <load> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <store> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <cal_r> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <cal_i> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <jal> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <jr> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <branch> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <MDU_c> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <MDU_t> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 326: Output port <MDU_f> of the instance <E_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 356: Output port <HI> of the instance <e_mdu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 356: Output port <LO> of the instance <e_mdu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <ALUop> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <imm16> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <imm26> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <rs> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <rd> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <MDUop> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <ExtendSign> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <Jal_sign> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <MemWrite> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <RegSrc> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <Beq_sign> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <Bne_sign> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <Jr_sign> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <start> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <HIWrite> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <LOWrite> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <HIRead> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <LORead> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <load> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <store> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <cal_r> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <cal_i> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <jal> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <jr> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <branch> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <MDU_c> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <MDU_t> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 394: Output port <MDU_f> of the instance <M_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 435: Output port <WB_jump> of the instance <mem_wb_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <ALUop> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <imm16> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <imm26> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <rs> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <rt> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <rd> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <MDUop> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <BEop> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <DMop> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <ExtendSign> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <Jal_sign> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <MemWrite> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <RegSrc> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <Beq_sign> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <Bne_sign> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <Jr_sign> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <start> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <HIWrite> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <LOWrite> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <HIRead> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <LORead> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <load> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <store> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <cal_r> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <cal_i> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <jal> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <jr> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <branch> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <MDU_c> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <MDU_t> of the instance <WB_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\DataPath.v" line 476: Output port <MDU_f> of the instance <WB_Control> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <MEM_PC[31]_GND_2_o_add_2_OUT> created at line 46.
    Found 32-bit adder for signal <EX_PC[31]_GND_2_o_add_9_OUT> created at line 49.
    Found 32-bit adder for signal <WB_PC[31]_GND_2_o_add_14_OUT> created at line 51.
    Found 32-bit 4-to-1 multiplexer for signal <_n0238> created at line 45.
    Found 32-bit 4-to-1 multiplexer for signal <_n0242> created at line 50.
    Found 5-bit comparator equal for signal <E_RegDest[4]_D_rs[4]_equal_21_o> created at line 100
    Found 5-bit comparator equal for signal <M_RegDest[4]_D_rs[4]_equal_22_o> created at line 101
    Found 5-bit comparator equal for signal <E_RegDest[4]_D_rt[4]_equal_27_o> created at line 103
    Found 5-bit comparator equal for signal <M_RegDest[4]_D_rt[4]_equal_28_o> created at line 104
    Found 5-bit comparator equal for signal <M_RegDest[4]_E_rs[4]_equal_33_o> created at line 148
    Found 5-bit comparator equal for signal <W_RegDest[4]_E_rs[4]_equal_34_o> created at line 149
    Found 5-bit comparator equal for signal <M_RegDest[4]_E_rt[4]_equal_39_o> created at line 151
    Found 5-bit comparator equal for signal <W_RegDest[4]_E_rt[4]_equal_40_o> created at line 152
    Found 5-bit comparator equal for signal <W_RegDest[4]_M_rt[4]_equal_46_o> created at line 180
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <DataPath> synthesized.

Synthesizing Unit <F_PC>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\F_PC.v".
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <F_PC> synthesized.

Synthesizing Unit <IF_ID_REG>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\IF_ID_REG.v".
    Found 32-bit register for signal <ID_PC>.
    Found 32-bit register for signal <ID_Instr>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <IF_ID_REG> synthesized.

Synthesizing Unit <Control>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <MDUop<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MDUop<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred  18 Multiplexer(s).
Unit <Control> synthesized.

Synthesizing Unit <D_GRF>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_GRF.v".
WARNING:Xst:647 - Input <PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0056[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <A1[4]_rf[31][31]_wide_mux_41_OUT> created at line 54.
    Found 32-bit 32-to-1 multiplexer for signal <A2[4]_rf[31][31]_wide_mux_45_OUT> created at line 55.
    Found 5-bit comparator equal for signal <A1[4]_A3[4]_equal_40_o> created at line 54
    Found 5-bit comparator equal for signal <A2[4]_A3[4]_equal_44_o> created at line 55
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <D_GRF> synthesized.

Synthesizing Unit <D_CMP>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_CMP.v".
WARNING:Xst:653 - Signal <jump> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit comparator equal for signal <A[31]_B[31]_equal_1_o> created at line 28
    Summary:
	inferred   1 Comparator(s).
Unit <D_CMP> synthesized.

Synthesizing Unit <D_NPC>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_NPC.v".
    Found 32-bit adder for signal <n0025> created at line 38.
    Found 32-bit adder for signal <D_PC[31]_Beq_imm16[15]_add_1_OUT> created at line 38.
    Found 32-bit adder for signal <PC4> created at line 47.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <D_NPC> synthesized.

Synthesizing Unit <D_EXT>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\D_EXT.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D_EXT> synthesized.

Synthesizing Unit <ID_EX_REG>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\ID_EX_REG.v".
    Found 32-bit register for signal <EX_RD1>.
    Found 32-bit register for signal <EX_RD2>.
    Found 32-bit register for signal <EX_imm32>.
    Found 32-bit register for signal <EX_PC>.
    Found 1-bit register for signal <EX_jump>.
    Found 32-bit register for signal <EX_Instr>.
    Summary:
	inferred 161 D-type flip-flop(s).
Unit <ID_EX_REG> synthesized.

Synthesizing Unit <E_ALU>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\E_ALU.v".
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_2_OUT> created at line 43.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_0_OUT> created at line 40.
    Found 32-bit 8-to-1 multiplexer for signal <_n0048> created at line 35.
    Found 32-bit comparator greater for signal <SrcB[31]_SrcA[31]_LessThan_5_o> created at line 55
    Found 32-bit comparator greater for signal <SrcA[31]_SrcB[31]_LessThan_7_o> created at line 58
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <E_ALU> synthesized.

Synthesizing Unit <E_MDU>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\E_MDU.v".
    Found 32-bit register for signal <LO>.
    Found 32-bit register for signal <HI_temp>.
    Found 32-bit register for signal <LO_temp>.
    Found 4-bit register for signal <cnt>.
    Found 32-bit register for signal <HI>.
    Found 4-bit subtractor for signal <GND_15_o_GND_15_o_sub_20_OUT<3:0>> created at line 92.
    Found 32x32-bit multiplier for signal <SrcA[31]_SrcB[31]_MuLt_1_OUT> created at line 62.
    Found 32x32-bit multiplier for signal <SrcA[31]_SrcB[31]_MuLt_2_OUT> created at line 66.
    Found 32-bit 4-to-1 multiplexer for signal <_n0110> created at line 60.
    Found 32-bit 4-to-1 multiplexer for signal <_n0119> created at line 60.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <E_MDU> synthesized.

Synthesizing Unit <div_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3514> created at line 0.
    Found 64-bit adder for signal <GND_18_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3518> created at line 0.
    Found 63-bit adder for signal <GND_18_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3522> created at line 0.
    Found 62-bit adder for signal <GND_18_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3526> created at line 0.
    Found 61-bit adder for signal <GND_18_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3530> created at line 0.
    Found 60-bit adder for signal <GND_18_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3534> created at line 0.
    Found 59-bit adder for signal <GND_18_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3538> created at line 0.
    Found 58-bit adder for signal <GND_18_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3542> created at line 0.
    Found 57-bit adder for signal <GND_18_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3546> created at line 0.
    Found 56-bit adder for signal <GND_18_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3550> created at line 0.
    Found 55-bit adder for signal <GND_18_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3554> created at line 0.
    Found 54-bit adder for signal <GND_18_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3558> created at line 0.
    Found 53-bit adder for signal <GND_18_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3562> created at line 0.
    Found 52-bit adder for signal <GND_18_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3566> created at line 0.
    Found 51-bit adder for signal <GND_18_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3570> created at line 0.
    Found 50-bit adder for signal <GND_18_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3574> created at line 0.
    Found 49-bit adder for signal <GND_18_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3578> created at line 0.
    Found 48-bit adder for signal <GND_18_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3582> created at line 0.
    Found 47-bit adder for signal <GND_18_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3586> created at line 0.
    Found 46-bit adder for signal <GND_18_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3590> created at line 0.
    Found 45-bit adder for signal <GND_18_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3594> created at line 0.
    Found 44-bit adder for signal <GND_18_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3598> created at line 0.
    Found 43-bit adder for signal <GND_18_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3602> created at line 0.
    Found 42-bit adder for signal <GND_18_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3606> created at line 0.
    Found 41-bit adder for signal <GND_18_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3610> created at line 0.
    Found 40-bit adder for signal <GND_18_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3614> created at line 0.
    Found 39-bit adder for signal <GND_18_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3618> created at line 0.
    Found 38-bit adder for signal <GND_18_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3622> created at line 0.
    Found 37-bit adder for signal <GND_18_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3626> created at line 0.
    Found 36-bit adder for signal <GND_18_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3630> created at line 0.
    Found 35-bit adder for signal <GND_18_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3634> created at line 0.
    Found 34-bit adder for signal <GND_18_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3638> created at line 0.
    Found 33-bit adder for signal <GND_18_o_b[31]_add_67_OUT> created at line 0.
    Found 33-bit adder for signal <GND_18_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 64-bit comparator greater for signal <BUS_0001_INV_1764_o> created at line 0
    Found 63-bit comparator greater for signal <BUS_0002_INV_1763_o> created at line 0
    Found 62-bit comparator greater for signal <BUS_0003_INV_1762_o> created at line 0
    Found 61-bit comparator greater for signal <BUS_0004_INV_1761_o> created at line 0
    Found 60-bit comparator greater for signal <BUS_0005_INV_1760_o> created at line 0
    Found 59-bit comparator greater for signal <BUS_0006_INV_1759_o> created at line 0
    Found 58-bit comparator greater for signal <BUS_0007_INV_1758_o> created at line 0
    Found 57-bit comparator greater for signal <BUS_0008_INV_1757_o> created at line 0
    Found 56-bit comparator greater for signal <BUS_0009_INV_1756_o> created at line 0
    Found 55-bit comparator greater for signal <BUS_0010_INV_1755_o> created at line 0
    Found 54-bit comparator greater for signal <BUS_0011_INV_1754_o> created at line 0
    Found 53-bit comparator greater for signal <BUS_0012_INV_1753_o> created at line 0
    Found 52-bit comparator greater for signal <BUS_0013_INV_1752_o> created at line 0
    Found 51-bit comparator greater for signal <BUS_0014_INV_1751_o> created at line 0
    Found 50-bit comparator greater for signal <BUS_0015_INV_1750_o> created at line 0
    Found 49-bit comparator greater for signal <BUS_0016_INV_1749_o> created at line 0
    Found 48-bit comparator greater for signal <BUS_0017_INV_1748_o> created at line 0
    Found 47-bit comparator greater for signal <BUS_0018_INV_1747_o> created at line 0
    Found 46-bit comparator greater for signal <BUS_0019_INV_1746_o> created at line 0
    Found 45-bit comparator greater for signal <BUS_0020_INV_1745_o> created at line 0
    Found 44-bit comparator greater for signal <BUS_0021_INV_1744_o> created at line 0
    Found 43-bit comparator greater for signal <BUS_0022_INV_1743_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0023_INV_1742_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0024_INV_1741_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0025_INV_1740_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0026_INV_1739_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0027_INV_1738_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0028_INV_1737_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0029_INV_1736_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0030_INV_1735_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0031_INV_1734_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0032_INV_1733_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_1732_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 996 Multiplexer(s).
Unit <div_32s_32s> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_20_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_20_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_20_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_20_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_20_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_20_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_20_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_20_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_20_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_20_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_20_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_20_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_20_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_20_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_20_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_20_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_20_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_20_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_20_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_20_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_20_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_20_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_20_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_20_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_20_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_20_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_20_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_20_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_20_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_20_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_20_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_20_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_20_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_21_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_21_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_21_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_21_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_21_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_21_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_21_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_21_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_21_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_21_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_21_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_21_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_21_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_21_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_21_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_21_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_21_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_21_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_21_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_21_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_21_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_21_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_21_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_21_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_21_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_21_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_21_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_21_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_21_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_21_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_21_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_21_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_22_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_22_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_22_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_22_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_22_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_22_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_22_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_22_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_22_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_22_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_22_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_22_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_22_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_22_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_22_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_22_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_22_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_22_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_22_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_22_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_22_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_22_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_22_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_22_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_22_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_22_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_22_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_22_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_22_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_22_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_22_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_22_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <EX_MEM_REG>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\EX_MEM_REG.v".
    Found 32-bit register for signal <MEM_ALU_Result>.
    Found 32-bit register for signal <MEM_RD2>.
    Found 32-bit register for signal <MEM_PC>.
    Found 32-bit register for signal <MEM_MDU_Result>.
    Found 1-bit register for signal <MEM_jump>.
    Found 32-bit register for signal <MEM_Instr>.
    Summary:
	inferred 161 D-type flip-flop(s).
Unit <EX_MEM_REG> synthesized.

Synthesizing Unit <M_BE>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\M_BE.v".
    Found 8-bit 4-to-1 multiplexer for signal <BTemp> created at line 27.
    Found 32-bit 7-to-1 multiplexer for signal <Dout> created at line 25.
    Summary:
	inferred   3 Multiplexer(s).
Unit <M_BE> synthesized.

Synthesizing Unit <MEM_WB_REG>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\MEM_WB_REG.v".
    Found 32-bit register for signal <WB_ALU_Result>.
    Found 32-bit register for signal <WB_DM_RD>.
    Found 32-bit register for signal <WB_PC>.
    Found 32-bit register for signal <WB_MDU_Result>.
    Found 1-bit register for signal <WB_jump>.
    Found 32-bit register for signal <WB_Instr>.
    Summary:
	inferred 161 D-type flip-flop(s).
Unit <MEM_WB_REG> synthesized.

Synthesizing Unit <Stall>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v".
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <MemToReg> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <RegDest> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <ALUop> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <imm16> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <imm26> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <rd> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <MDUop> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <BEop> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <DMop> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <ExtendSign> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <Jal_sign> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <RegWrite> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <MemWrite> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <RegSrc> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <Beq_sign> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <Bne_sign> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <Jr_sign> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <start> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <HIWrite> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <LOWrite> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <HIRead> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <LORead> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 32: Output port <jal> of the instance <D_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <MemToReg> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <ALUop> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <imm16> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <imm26> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <rs> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <rt> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <rd> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <MDUop> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <BEop> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <DMop> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <ExtendSign> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <Jal_sign> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <MemWrite> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <RegSrc> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <Beq_sign> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <Bne_sign> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <Jr_sign> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <start> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <HIWrite> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <LOWrite> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <HIRead> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <LORead> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <store> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <jal> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <jr> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <branch> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <MDU_c> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 56: Output port <MDU_t> of the instance <E_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <MemToReg> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <ALUop> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <imm16> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <imm26> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <rs> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <rt> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <rd> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <MDUop> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <BEop> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <DMop> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <ExtendSign> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <Jal_sign> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <MemWrite> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <RegSrc> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <Beq_sign> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <Bne_sign> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <Jr_sign> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <start> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <HIWrite> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <LOWrite> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <HIRead> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <LORead> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <store> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <cal_r> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <cal_i> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <jal> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <jr> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <branch> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <MDU_c> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <MDU_t> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Stall.v" line 74: Output port <MDU_f> of the instance <M_Stall_Control> is unconnected or connected to loadless signal.
    Found 5-bit comparator equal for signal <E_RegDest[4]_D_rs[4]_equal_9_o> created at line 85
    Found 2-bit comparator greater for signal <T_use_rs[1]_T_new_E[1]_LessThan_11_o> created at line 85
    Found 5-bit comparator equal for signal <E_RegDest[4]_D_rt[4]_equal_12_o> created at line 86
    Found 2-bit comparator greater for signal <T_use_rt[1]_T_new_E[1]_LessThan_14_o> created at line 86
    Found 5-bit comparator equal for signal <M_RegDest[4]_D_rs[4]_equal_15_o> created at line 88
    Found 2-bit comparator greater for signal <T_use_rs[1]_T_new_M[1]_LessThan_17_o> created at line 88
    Found 5-bit comparator equal for signal <M_RegDest[4]_D_rt[4]_equal_18_o> created at line 89
    Found 2-bit comparator greater for signal <T_use_rt[1]_T_new_M[1]_LessThan_20_o> created at line 89
    Summary:
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Stall> synthesized.

Synthesizing Unit <Forward>.
    Related source file is "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v".
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <MemToReg> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <RegDest> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <ALUop> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <imm16> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <imm26> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <rs> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <rt> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <rd> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <MDUop> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <BEop> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <DMop> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <ExtendSign> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <Jal_sign> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <RegWrite> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <MemWrite> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <RegSrc> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <Beq_sign> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <Bne_sign> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <Jr_sign> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <start> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <HIWrite> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <LOWrite> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <HIRead> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <LORead> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <load> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <store> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <cal_r> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <cal_i> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <jr> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <branch> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <MDU_c> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <MDU_t> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 31: Output port <MDU_f> of the instance <E_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <MemToReg> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <RegDest> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <ALUop> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <imm16> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <imm26> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <rs> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <rt> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <rd> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <MDUop> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <BEop> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <DMop> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <ExtendSign> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <Jal_sign> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <RegWrite> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <MemWrite> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <RegSrc> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <Beq_sign> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <Bne_sign> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <Jr_sign> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <start> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <HIWrite> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <LOWrite> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <HIRead> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <LORead> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <load> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <store> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <jr> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <branch> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <MDU_c> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 36: Output port <MDU_t> of the instance <M_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <MemToReg> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <RegDest> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <ALUop> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <imm16> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <imm26> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <rs> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <rt> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <rd> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <MDUop> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <BEop> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <DMop> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <ExtendSign> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <Jal_sign> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <RegWrite> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <MemWrite> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <RegSrc> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <Beq_sign> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <Bne_sign> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <Jr_sign> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <start> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <HIWrite> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <LOWrite> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <HIRead> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <LORead> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <store> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <jr> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <branch> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <MDU_c> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BUAA\STAR\CO_LAB\study\P6_FlowCpu\FlowCpu\Forward.v" line 45: Output port <MDU_t> of the instance <W_Forward_Control> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Forward> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 274
 32-bit adder                                          : 11
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 9
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 4-bit subtractor                                      : 1
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 8
 58-bit adder                                          : 8
 59-bit adder                                          : 8
 60-bit adder                                          : 8
 61-bit adder                                          : 8
 62-bit adder                                          : 8
 63-bit adder                                          : 8
 64-bit adder                                          : 8
# Registers                                            : 27
 1-bit register                                        : 3
 1024-bit register                                     : 1
 32-bit register                                       : 22
 4-bit register                                        : 1
# Latches                                              : 20
 1-bit latch                                           : 20
# Comparators                                          : 154
 2-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 15
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4318
 1-bit 2-to-1 multiplexer                              : 4063
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 60
 32-bit 2-to-1 multiplexer                             : 84
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 67
 5-bit 2-to-1 multiplexer                              : 30
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <EX_Instr_6> of sequential type is unconnected in block <id_ex_reg>.
WARNING:Xst:2677 - Node <EX_Instr_7> of sequential type is unconnected in block <id_ex_reg>.
WARNING:Xst:2677 - Node <EX_Instr_8> of sequential type is unconnected in block <id_ex_reg>.
WARNING:Xst:2677 - Node <EX_Instr_9> of sequential type is unconnected in block <id_ex_reg>.
WARNING:Xst:2677 - Node <EX_Instr_10> of sequential type is unconnected in block <id_ex_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_6> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_7> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_8> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_9> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_10> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_21> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_22> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_23> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_24> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <MEM_Instr_25> of sequential type is unconnected in block <ex_mem_reg>.
WARNING:Xst:2677 - Node <WB_Instr_6> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_7> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_8> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_9> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_10> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_21> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_22> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_23> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_24> of sequential type is unconnected in block <mem_wb_reg>.
WARNING:Xst:2677 - Node <WB_Instr_25> of sequential type is unconnected in block <mem_wb_reg>.

Synthesizing (advanced) Unit <E_MDU>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <E_MDU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 143
 32-bit adder                                          : 7
 32-bit adder carry in                                 : 130
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 1
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 1731
 Flip-Flops                                            : 1731
# Comparators                                          : 154
 2-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 15
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4348
 1-bit 2-to-1 multiplexer                              : 4095
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 60
 32-bit 2-to-1 multiplexer                             : 83
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 66
 5-bit 2-to-1 multiplexer                              : 30
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <EX_imm32_16> in Unit <ID_EX_REG> is equivalent to the following 15 FFs/Latches, which will be removed : <EX_imm32_17> <EX_imm32_18> <EX_imm32_19> <EX_imm32_20> <EX_imm32_21> <EX_imm32_22> <EX_imm32_23> <EX_imm32_24> <EX_imm32_25> <EX_imm32_26> <EX_imm32_27> <EX_imm32_28> <EX_imm32_29> <EX_imm32_30> <EX_imm32_31> 
WARNING:Xst:1293 - FF/Latch <EX_jump> has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rf_31_1023> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1022> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1021> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1020> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1019> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1018> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1017> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1016> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1015> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1014> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1013> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1012> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1011> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1010> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1009> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1008> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1007> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1006> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1005> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1004> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1003> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1002> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1001> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_1000> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_999> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_998> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_997> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_996> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_995> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_994> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_993> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_31_992> has a constant value of 0 in block <D_GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    MDUop_0 in unit <Control>
    MDUop_1 in unit <Control>


Optimizing unit <mips> ...

Optimizing unit <IF_ID_REG> ...

Optimizing unit <ID_EX_REG> ...

Optimizing unit <EX_MEM_REG> ...

Optimizing unit <MEM_WB_REG> ...

Optimizing unit <DataPath> ...

Optimizing unit <D_GRF> ...

Optimizing unit <E_MDU> ...

Optimizing unit <Control> ...

Optimizing unit <Stall> ...

Optimizing unit <E_ALU> ...
WARNING:Xst:2677 - Node <cpu/id_ex_reg/EX_Instr_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/id_ex_reg/EX_Instr_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/id_ex_reg/EX_Instr_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/id_ex_reg/EX_Instr_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/id_ex_reg/EX_Instr_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_jump> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/ex_mem_reg/MEM_Instr_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_jump> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/mem_wb_reg/WB_Instr_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/forward/E_Forward_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/forward/E_Forward_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/forward/M_Forward_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/forward/M_Forward_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/forward/W_Forward_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/forward/W_Forward_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/WB_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/WB_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/M_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/M_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/D_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/D_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/stall/D_Stall_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/stall/D_Stall_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/stall/E_Stall_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/stall/E_Stall_Control/MDUop_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/stall/M_Stall_Control/MDUop_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/stall/M_Stall_Control/MDUop_0> of sequential type is unconnected in block <mips>.
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_11> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_11> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_12> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_12> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_13> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_13> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_14> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_14> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_15> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_15> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_0> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_1> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_2> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_3> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_3> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_4> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_4> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/EX_imm32_5> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/EX_Instr_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 19.
FlipFlop cpu/ex_mem_reg/MEM_ALU_Result_0 has been replicated 1 time(s)
FlipFlop cpu/ex_mem_reg/MEM_ALU_Result_1 has been replicated 1 time(s)
FlipFlop cpu/ex_mem_reg/MEM_Instr_26 has been replicated 1 time(s)
FlipFlop cpu/ex_mem_reg/MEM_Instr_27 has been replicated 1 time(s)
FlipFlop cpu/ex_mem_reg/MEM_Instr_28 has been replicated 1 time(s)
FlipFlop cpu/ex_mem_reg/MEM_Instr_29 has been replicated 1 time(s)
FlipFlop cpu/ex_mem_reg/MEM_Instr_30 has been replicated 3 time(s)
FlipFlop cpu/ex_mem_reg/MEM_Instr_31 has been replicated 1 time(s)
FlipFlop cpu/mem_wb_reg/WB_Instr_30 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1660
 Flip-Flops                                            : 1660

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17894
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 114
#      LUT2                        : 55
#      LUT3                        : 1397
#      LUT4                        : 3767
#      LUT5                        : 3101
#      LUT6                        : 3188
#      MUXCY                       : 3796
#      MUXF7                       : 76
#      VCC                         : 1
#      XORCY                       : 2361
# FlipFlops/Latches                : 1662
#      FDR                         : 440
#      FDRE                        : 1218
#      FDSE                        : 2
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 267
#      IBUF                        : 65
#      OBUF                        : 202
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1662  out of  126576     1%  
 Number of Slice LUTs:                11659  out of  63288    18%  
    Number used as Logic:             11659  out of  63288    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13053
   Number with an unused Flip Flop:   11391  out of  13053    87%  
   Number with an unused LUT:          1394  out of  13053    10%  
   Number of fully used LUT-FF pairs:   268  out of  13053     2%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         268
 Number of bonded IOBs:                 268  out of    480    55%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      8  out of    180     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+-------------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)         | Load  |
--------------------------------------------------+-------------------------------+-------+
clk                                               | BUFGP                         | 1660  |
cpu/E_Control/MDUop_0_G(cpu/E_Control/MDUop_0_G:O)| NONE(*)(cpu/E_Control/MDUop_0)| 1     |
cpu/E_Control/MDUop_1_G(cpu/E_Control/MDUop_1_G:O)| NONE(*)(cpu/E_Control/MDUop_1)| 1     |
--------------------------------------------------+-------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 153.357ns (Maximum Frequency: 6.521MHz)
   Minimum input arrival time before clock: 7.190ns
   Maximum output required time after clock: 15.023ns
   Maximum combinational path delay: 7.297ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 153.357ns (frequency: 6.521MHz)
  Total number of paths / destination ports: 520013628157077830000000000000000000000000000000000000000 / 2977
-------------------------------------------------------------------------
Delay:               153.357ns (Levels of Logic = 452)
  Source:            cpu/mem_wb_reg/WB_Instr_31 (FF)
  Destination:       cpu/e_mdu/HI_temp_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpu/mem_wb_reg/WB_Instr_31 to cpu/e_mdu/HI_temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.525   1.612  cpu/mem_wb_reg/WB_Instr_31 (cpu/mem_wb_reg/WB_Instr_31)
     LUT6:I1->O           11   0.254   1.147  cpu/forward/W_Forward_Control/Mmux_ALUop311 (cpu/WB_Control/Mmux_ALUop31)
     LUT6:I4->O            1   0.250   0.910  cpu/WB_Control/Mmux_RegDest3_1 (cpu/WB_Control/Mmux_RegDest3)
     LUT6:I3->O            1   0.235   0.682  cpu/W_RegDest[4]_W_RegWrite_AND_16_o2 (cpu/W_RegDest[4]_W_RegWrite_AND_16_o2)
     LUT4:I3->O          121   0.254   2.274  cpu/W_RegDest[4]_W_RegWrite_AND_16_o3 (cpu/W_RegDest[4]_W_RegWrite_AND_16_o)
     LUT6:I5->O          159   0.254   2.481  cpu/Mmux_E_Forward_rt81 (cpu/E_Forward_rt<16>)
     LUT5:I3->O            2   0.250   0.726  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_lut<3>_SW0 (N2359)
     LUT3:I2->O            1   0.254   0.682  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_lut<3>_SW1_SW0 (N2791)
     LUT6:I5->O            1   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_lut<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_cy<5>)
     MUXCY:CI->O          39   0.235   1.637  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0002_INV_1830_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0002_INV_1830_o)
     LUT6:I5->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o1641 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4423_o)
     LUT5:I1->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<5>)
     MUXCY:CI->O          42   0.235   1.687  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0003_INV_1894_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0003_INV_1894_o)
     LUT5:I4->O            4   0.254   1.080  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o1971 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4486_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<6>)
     MUXCY:CI->O          48   0.023   1.788  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0004_INV_1957_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0004_INV_1957_o)
     LUT6:I5->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o11291 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4547_o)
     LUT5:I1->O            1   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_lut<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<6>)
     MUXCY:CI->O          69   0.235   1.968  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0005_INV_2019_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0005_INV_2019_o)
     LUT6:I5->O            4   0.254   1.080  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o11611 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4607_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<6>)
     MUXCY:CI->O          60   0.235   1.899  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0006_INV_2080_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0006_INV_2080_o)
     LUT6:I5->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o11941 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4667_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<6>)
     MUXCY:CI->O          64   0.235   1.930  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0007_INV_2140_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0007_INV_2140_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o12291 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4728_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<7>)
     MUXCY:CI->O          68   0.235   1.961  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0008_INV_2199_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0008_INV_2199_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o12621 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4786_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<7>)
     MUXCY:CI->O          77   0.023   2.031  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0009_INV_2257_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0009_INV_2257_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o12951 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4843_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<7>)
     MUXCY:CI->O          92   0.235   2.147  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0010_INV_2314_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0010_INV_2314_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o13261 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4897_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<8>)
     MUXCY:CI->O          92   0.235   2.147  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0011_INV_2370_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0011_INV_2370_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o13591 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_4952_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<8>)
     MUXCY:CI->O          96   0.235   2.178  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0012_INV_2425_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0012_INV_2425_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o13941 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5008_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<8>)
     MUXCY:CI->O         102   0.235   2.215  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0013_INV_2479_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0013_INV_2479_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o14271 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5061_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<9>)
     MUXCY:CI->O         109   0.023   2.237  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0014_INV_2532_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0014_INV_2532_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o14601 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5113_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<9>)
     MUXCY:CI->O         121   0.235   2.274  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0015_INV_2584_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0015_INV_2584_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o14911 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5162_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<9>)
     MUXCY:CI->O         124   0.235   2.283  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0016_INV_2635_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0016_INV_2635_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o15241 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5212_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<9>)
     MUXCY:CI->O         130   0.235   2.301  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0017_INV_2685_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0017_INV_2685_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o15591 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5263_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<10>)
     MUXCY:CI->O         134   0.235   2.314  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0018_INV_2734_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0018_INV_2734_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o15911 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5310_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<10>)
     MUXCY:CI->O         143   0.023   2.341  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0019_INV_2782_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0019_INV_2782_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o16251 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5358_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<10>)
     MUXCY:CI->O         149   0.235   2.360  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0020_INV_2829_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0020_INV_2829_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o16561 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5402_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<11>)
     MUXCY:CI->O         157   0.235   2.370  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0021_INV_2875_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0021_INV_2875_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o16891 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5447_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<11>)
     MUXCY:CI->O         160   0.235   2.374  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0022_INV_2920_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0022_INV_2920_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o17241 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5493_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<11>)
     MUXCY:CI->O         166   0.235   2.380  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0023_INV_2964_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0023_INV_2964_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o17561 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5535_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<12>)
     MUXCY:CI->O         174   0.023   2.388  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0024_INV_3007_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0024_INV_3007_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o17901 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5578_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<12>)
     MUXCY:CI->O         179   0.235   2.394  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0025_INV_3049_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0025_INV_3049_o)
     LUT5:I4->O            3   0.254   1.042  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o18211 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5617_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<12>)
     MUXCY:CI->O         192   0.235   2.408  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0026_INV_3090_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0026_INV_3090_o)
     LUT5:I4->O            4   0.254   1.080  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5659_o1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5770_o1)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_lutdi (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<12>)
     MUXCY:CI->O         200   0.235   2.416  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0027_INV_3130_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0027_INV_3130_o)
     LUT5:I4->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5697_o (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5697_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<13>)
     MUXCY:CI->O         193   0.023   2.409  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0028_INV_3169_o_cy<14> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0028_INV_3169_o)
     LUT5:I4->O            6   0.254   1.152  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5839_o2 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5770_o2)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<13>)
     MUXCY:CI->O         175   0.023   2.389  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0029_INV_3207_o_cy<14> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0029_INV_3207_o)
     LUT5:I4->O            6   0.254   1.152  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5840_o2 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5806_o2)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<13>)
     MUXCY:CI->O         143   0.235   2.341  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0030_INV_3244_o_cy<14> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0030_INV_3244_o)
     LUT5:I4->O            4   0.254   1.080  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5841_o2 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5841_o2)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_lutdi1 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<14> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<14>)
     MUXCY:CI->O         120   0.235   2.271  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0031_INV_3280_o_cy<15> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0031_INV_3280_o)
     LUT5:I4->O            5   0.254   1.117  cpu/e_mdu/SrcA[31]_SrcB[31]_mod_6/Mmux_a[31]_GND_22_o_MUX_7560_o110151 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5838_o)
     LUT4:I0->O            0   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_lutdi3 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<14> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<14>)
     MUXCY:CI->O         133   0.235   2.311  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0032_INV_3315_o_cy<15> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0032_INV_3315_o)
     LUT6:I5->O            2   0.254   1.002  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5873_o123 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5873_o122)
     LUT6:I2->O            1   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5873_o2_F (N2943)
     MUXF7:I0->O           2   0.163   0.954  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5873_o2 (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/a[31]_GND_20_o_MUX_5873_o)
     LUT4:I1->O            1   0.235   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_lut<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<14> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<14>)
     MUXCY:CI->O          68   0.235   1.961  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Mcompar_BUS_0033_INV_3349_o_cy<15> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/BUS_0033_INV_3349_o)
     LUT5:I4->O            1   0.254   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_lut<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.215   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<0> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<1> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<2> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<3> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<4> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<5> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<6> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<7> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<8> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<9> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<10> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<11> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<12> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<13> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<14> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<15> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<16> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<17> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<18> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<19> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<20> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<21> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<22> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<23> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<24> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<25> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<26> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<27> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<28> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<29> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<30> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.206   0.682  cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/Madd_GND_20_o_a[31]_add_70_OUT[31:0]_xor<31> (cpu/e_mdu/SrcA[31]_SrcB[31]_rem_4/GND_20_o_a[31]_add_70_OUT[31:0]<31>)
     LUT5:I4->O            1   0.254   0.000  cpu/e_mdu/Mmux__n0119504 (cpu/e_mdu/_n0119<31>)
     FDRE:D                    0.074          cpu/e_mdu/HI_temp_31
    ----------------------------------------
    Total                    153.357ns (38.871ns logic, 114.486ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1886 / 1724
-------------------------------------------------------------------------
Offset:              7.190ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       cpu/id_ex_reg/EX_PC_31 (FF)
  Destination Clock: clk rising

  Data Path: reset to cpu/id_ex_reg/EX_PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1532   1.328   2.855  reset_IBUF (reset_IBUF)
     LUT2:I0->O          129   0.250   2.297  cpu/reset_Stall_sign_OR_137_o1 (cpu/reset_Stall_sign_OR_137_o)
     FDR:R                     0.459          cpu/id_ex_reg/EX_RD2_0
    ----------------------------------------
    Total                      7.190ns (2.037ns logic, 5.153ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21983 / 202
-------------------------------------------------------------------------
Offset:              15.023ns (Levels of Logic = 8)
  Source:            cpu/mem_wb_reg/WB_Instr_31 (FF)
  Destination:       m_data_wdata<31> (PAD)
  Source Clock:      clk rising

  Data Path: cpu/mem_wb_reg/WB_Instr_31 to m_data_wdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.525   1.612  cpu/mem_wb_reg/WB_Instr_31 (cpu/mem_wb_reg/WB_Instr_31)
     LUT6:I1->O           11   0.254   1.147  cpu/forward/W_Forward_Control/Mmux_ALUop311 (cpu/WB_Control/Mmux_ALUop31)
     LUT6:I4->O           37   0.250   2.034  cpu/WB_Control/Mmux_RegDest3 (w_grf_addr_2_OBUF)
     LUT6:I1->O            1   0.254   0.682  cpu/W_RegDest[4]_W_RegWrite_AND_18_o2 (cpu/W_RegDest[4]_W_RegWrite_AND_18_o2)
     LUT4:I3->O           40   0.254   1.882  cpu/W_RegDest[4]_W_RegWrite_AND_18_o3 (cpu/W_RegDest[4]_W_RegWrite_AND_18_o)
     LUT6:I3->O            1   0.235   1.112  cpu/Mmux_m_data_wdata341 (cpu/Mmux_m_data_wdata34)
     LUT5:I0->O            1   0.254   0.682  cpu/Mmux_m_data_wdata342 (cpu/Mmux_m_data_wdata343)
     LUT6:I5->O            1   0.254   0.681  cpu/Mmux_m_data_wdata344 (m_data_wdata_24_OBUF)
     OBUF:I->O                 2.912          m_data_wdata_24_OBUF (m_data_wdata<24>)
    ----------------------------------------
    Total                     15.023ns (5.192ns logic, 9.831ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 49 / 32
-------------------------------------------------------------------------
Delay:               7.297ns (Levels of Logic = 4)
  Source:            m_data_rdata<31> (PAD)
  Destination:       m_data_wdata<31> (PAD)

  Data Path: m_data_rdata<31> to m_data_wdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.186  m_data_rdata_31_IBUF (m_data_rdata_31_IBUF)
     LUT5:I1->O            1   0.254   0.682  cpu/Mmux_m_data_wdata502 (cpu/Mmux_m_data_wdata501)
     LUT6:I5->O            1   0.254   0.681  cpu/Mmux_m_data_wdata504 (m_data_wdata_31_OBUF)
     OBUF:I->O                 2.912          m_data_wdata_31_OBUF (m_data_wdata<31>)
    ----------------------------------------
    Total                      7.297ns (4.748ns logic, 2.549ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk                    |  153.357|         |         |         |
cpu/E_Control/MDUop_0_G|         |    6.006|         |         |
cpu/E_Control/MDUop_1_G|         |    4.997|         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu/E_Control/MDUop_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.068|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu/E_Control/MDUop_1_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.068|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 65.00 secs
Total CPU time to Xst completion: 65.07 secs
 
--> 

Total memory usage is 4670744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  134 (   0 filtered)
Number of infos    :  297 (   0 filtered)

