# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../CPU.srcs/sources_1/new/RegBank.vhd" \
"../../../../CPU.srcs/sim_1/new/TB_RegBank.vhd" \

# Do not sort compile order
nosort
