
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c_fix.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c_fix.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:10: parameter 'FifoDepth' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:565: parameter 'I2C_INTR_STATE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:566: parameter 'I2C_INTR_ENABLE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:567: parameter 'I2C_INTR_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:568: parameter 'I2C_ALERT_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:569: parameter 'I2C_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:570: parameter 'I2C_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:571: parameter 'I2C_RDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:572: parameter 'I2C_FDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:573: parameter 'I2C_FIFO_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:574: parameter 'I2C_FIFO_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:575: parameter 'I2C_OVRD_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:576: parameter 'I2C_VAL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:577: parameter 'I2C_TIMING0_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:578: parameter 'I2C_TIMING1_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:579: parameter 'I2C_TIMING2_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:580: parameter 'I2C_TIMING3_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:581: parameter 'I2C_TIMING4_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:582: parameter 'I2C_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:583: parameter 'I2C_TARGET_ID_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:584: parameter 'I2C_ACQDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:585: parameter 'I2C_TXDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:586: parameter 'I2C_STRETCH_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:587: parameter 'I2C_HOST_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:590: parameter 'I2C_INTR_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:591: parameter 'I2C_INTR_TEST_FMT_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:592: parameter 'I2C_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:593: parameter 'I2C_INTR_TEST_FMT_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:594: parameter 'I2C_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:595: parameter 'I2C_INTR_TEST_NAK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:596: parameter 'I2C_INTR_TEST_SCL_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:597: parameter 'I2C_INTR_TEST_SDA_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:598: parameter 'I2C_INTR_TEST_STRETCH_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:599: parameter 'I2C_INTR_TEST_SDA_UNSTABLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:600: parameter 'I2C_INTR_TEST_TRANS_COMPLETE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:601: parameter 'I2C_INTR_TEST_TX_EMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:602: parameter 'I2C_INTR_TEST_TX_NONEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:603: parameter 'I2C_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:604: parameter 'I2C_INTR_TEST_ACQ_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:605: parameter 'I2C_INTR_TEST_ACK_STOP_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:606: parameter 'I2C_INTR_TEST_HOST_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:607: parameter 'I2C_ALERT_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:608: parameter 'I2C_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:609: parameter 'I2C_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:610: parameter 'I2C_STATUS_FMTEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:611: parameter 'I2C_STATUS_HOSTIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:612: parameter 'I2C_STATUS_TARGETIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:613: parameter 'I2C_STATUS_RXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:614: parameter 'I2C_STATUS_TXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:615: parameter 'I2C_STATUS_ACQEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:616: parameter 'I2C_RDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:617: parameter 'I2C_FIFO_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:618: parameter 'I2C_VAL_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:619: parameter 'I2C_ACQDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:649: parameter 'I2C_PERMIT' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fix.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_gf_mult.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_1p.sv:31: parameter 'Impl' becomes localparam in 'prim_ram_1p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_assert_dummy_macros.svh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top i2c_fix -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top i2c_fix

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] i2c_fix.sv:7: compiling module 'i2c_fix'
VERIFIC-INFO [VERI-1018] i2c_reg_top.sv:8: compiling module 'i2c_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=7)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] i2c_core.sv:7: compiling module 'i2c_core'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] i2c_fsm.sv:7: compiling module 'i2c_fsm'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module i2c_fix.
Importing module i2c_core.
Importing module i2c_fsm.
Importing module i2c_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Importing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=7).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.3.1. Analyzing design hierarchy..
Top module:  \i2c_fix
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \i2c_fix
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=7).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module i2c_reg_top.
<suppressed ~2 debug messages>
Optimizing module i2c_fsm.
<suppressed ~34 debug messages>
Optimizing module i2c_core.
<suppressed ~5 debug messages>
Optimizing module i2c_fix.

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module i2c_core.
Deleting now unused module i2c_fsm.
Deleting now unused module i2c_reg_top.
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Deleting now unused module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module tlul_adapter_reg(RegAw=7).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~157 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~1749 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 416 unused cells and 6542 unused wires.
<suppressed ~1704 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module i2c_fix...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~58 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$7788: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\i2c_core.\u_i2c_fsm.$verific$mux_637$i2c_fsm.sv:1019$2700: \i2c_core.u_i2c_fsm.state_q -> 6'011001
      Replacing known input bits on port A of cell $flatten\i2c_core.\u_i2c_fsm.$verific$mux_504$i2c_fsm.sv:752$2682: \i2c_core.u_i2c_fsm.state_q -> 6'000000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$7788: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$5940: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fmtfifo.$verific$mux_68$prim_fifo_sync.sv:141$6427.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8055.
    dead port 2/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8087.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8104.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8113.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8118.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8121.
Removed 7 multiplexer ports.
<suppressed ~128 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2527$2947 $flatten\u_reg.$verific$n2536$2956 $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2548$2968 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2554$2974 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2560$2980 $flatten\u_reg.$verific$n2563$2983 $flatten\u_reg.$verific$n2566$2986 $flatten\u_reg.$verific$n2569$2989 $flatten\u_reg.$verific$n2572$2992 $flatten\u_reg.$verific$n2575$2995 $flatten\u_reg.$verific$n2578$2998 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2590$3010 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$5979 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$5978 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$5976 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_reg$i2c_fsm.sv:181$2536 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stop_det_reg$i2c_fsm.sv:273$2580 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$state_q_reg$i2c_fsm.sv:1233$2754 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$start_det_reg$i2c_fsm.sv:261$2575 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$sda_i_q_reg$i2c_fsm.sv:236$2564 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_i_q_reg$i2c_fsm.sv:236$2563 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_high_cnt_reg$i2c_fsm.sv:301$2598 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$5975 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$fmt_watermark_q_reg$i2c_core.sv:242$1413 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$6068 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_nonempty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_trans_complete.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_stretch_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_unstable.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_scl_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_nak.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_host_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_acq_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_ack_stop.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$sda_rx_val_reg$i2c_core.sv:205$1381 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$scl_rx_val_reg$i2c_core.sv:205$1380 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$rx_watermark_q_reg$i2c_core.sv:242$1414 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$5977 ($aldff) from module i2c_fix.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 8 unused cells and 75 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~4 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 24 unused cells and 24 unused wires.
<suppressed ~25 debug messages>

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.15.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

yosys> opt_reduce

3.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.15.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_tx.q).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_acq.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($adff) from module i2c_fix (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($adff) from module i2c_fix (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($adff) from module i2c_fix (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n182$6733, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n75$6713, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n248$6715, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_nonempty.d, Q = \u_reg.u_intr_state_tx_nonempty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_empty.d, Q = \u_reg.u_intr_state_tx_empty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.trans_complete.d, Q = \u_reg.u_intr_state_trans_complete.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.stretch_timeout.d, Q = \u_reg.u_intr_state_stretch_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.sda_unstable.d, Q = \u_reg.u_intr_state_sda_unstable.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.sda_interference.d, Q = \u_reg.u_intr_state_sda_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.scl_interference.d, Q = \u_reg.u_intr_state_scl_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.nak.d, Q = \u_reg.u_intr_state_nak.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.host_timeout.d, Q = \u_reg.u_intr_state_host_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.fmt_watermark.d, Q = \u_reg.u_intr_state_fmt_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.fmt_overflow.d, Q = \u_reg.u_intr_state_fmt_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.acq_overflow.d, Q = \u_reg.u_intr_state_acq_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.ack_stop.d, Q = \u_reg.u_intr_state_ack_stop.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($adff) from module i2c_fix (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n141$6098, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n219$6104, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n141$6189, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n219$6195, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($adff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.tcount_d, Q = \i2c_core.u_i2c_fsm.tcount_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($adff) from module i2c_fix (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_tx_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($adff) from module i2c_fix (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_acq_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$state_q_reg$i2c_fsm.sv:1233$2754 ($adff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d, Q = \i2c_core.u_i2c_fsm.state_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n933$2387, Q = \i2c_core.u_i2c_fsm.read_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1081$2268, Q = \i2c_core.u_i2c_fsm.no_stop).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1445$2414, Q = \i2c_core.u_i2c_fsm.input_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1088$2270, Q = \i2c_core.u_i2c_fsm.host_ack).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1044$2395, Q = \i2c_core.u_i2c_fsm.byte_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n886$2383, Q = \i2c_core.u_i2c_fsm.bit_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1159$2403, Q = \i2c_core.u_i2c_fsm.bit_idx).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n141$6364, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n219$6370, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n141$6275, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n219$6281, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($adff) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($adff) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$5975 ($adff) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10215 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10215 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10214 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10213 ($adffe) from module i2c_fix.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 52 unused cells and 50 unused wires.
<suppressed ~55 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~17 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.17.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10383 ($ne).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10390 ($ne).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10395 ($ne).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10397 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10259 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10261 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10263 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10267 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10337 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10335 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10333 ($ne).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10331 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10329 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10325 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10323 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10321 ($ne).
Removed top 5 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10317 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10315 ($ne).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6743 ($eq).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10313 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10311 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10307 ($ne).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10305 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10303 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10301 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10299 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10297 ($ne).
Removed top 4 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_21$i2c_reg_top.sv:2654$5557 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_23$i2c_reg_top.sv:2655$5558 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_25$i2c_reg_top.sv:2656$5559 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_27$i2c_reg_top.sv:2657$5560 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_29$i2c_reg_top.sv:2658$5561 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_31$i2c_reg_top.sv:2659$5562 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_33$i2c_reg_top.sv:2660$5563 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_35$i2c_reg_top.sv:2661$5564 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_37$i2c_reg_top.sv:2662$5565 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_39$i2c_reg_top.sv:2663$5566 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_41$i2c_reg_top.sv:2664$5567 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_43$i2c_reg_top.sv:2665$5568 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_45$i2c_reg_top.sv:2666$5569 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_47$i2c_reg_top.sv:2667$5570 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_49$i2c_reg_top.sv:2668$5571 ($eq).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10291 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10289 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10287 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10285 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10283 ($ne).
Removed top 5 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10281 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10279 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10277 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10275 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10273 ($ne).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10271 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10269 ($ne).
Removed top 31 bits (of 32) from port A of cell i2c_fix.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 28 bits (of 32) from port Y of cell i2c_fix.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10295 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10293 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
Removed top 4 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508 ($sub).
Removed top 4 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 ($sub).
Removed top 1 bits (of 17) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
Removed top 1 bits (of 17) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
Removed top 8 bits (of 9) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
Removed top 19 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
Removed top 1 bits (of 18) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
Removed top 2 bits (of 18) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
Removed top 1 bits (of 18) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
Removed top 2 bits (of 18) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
Removed top 4 bits (of 6) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$mux_637$i2c_fsm.sv:1019$2700 ($mux).
Removed top 1 bits (of 6) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$mux_504$i2c_fsm.sv:752$2682 ($mux).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_438$i2c_fsm.sv:635$2650 ($eq).
Removed top 8 bits (of 9) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_388$i2c_fsm.sv:521$2639 ($eq).
Removed top 19 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_383$i2c_fsm.sv:506$2635 ($eq).
Removed top 1 bits (of 17) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511 ($add).
Removed top 31 bits (of 32) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
Removed top 3 bits (of 4) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
Removed top 30 bits (of 31) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10339 ($ne).
Removed top 2 bits (of 10) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$9521 ($mux).
Removed top 1 bits (of 10) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$9516 ($mux).
Removed top 2 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8687 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8679 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8678 ($mux).
Removed top 2 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8677 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8676 ($mux).
Removed top 2 bits (of 20) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$10182 ($mux).
Removed top 3 bits (of 20) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$10180 ($mux).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421 ($le).
Removed top 6 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427 ($le).
Removed top 4 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429 ($le).
Removed top 3 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_110$i2c_core.sv:260$1431 ($le).
Removed top 2 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433 ($le).
Removed top 2 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435 ($le).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415 ($le).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417 ($le).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_98$i2c_core.sv:249$1419 ($le).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
Removed top 1 bits (of 3) from mux cell i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$5940 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8710 ($mux).
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7796.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7801.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7816.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7826.
Removed top 1 bits (of 3) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$5904.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$7771.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$7776.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.$auto$bmuxmap.cc:58:execute$10198.
Removed top 8 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10021.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10054.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10071.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10080.
Removed top 9 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10123.
Removed top 4 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10140.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10149.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10154.
Removed top 60 bits (of 160) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10179.
Removed top 19 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$7984.
Removed top 9 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8017.
Removed top 4 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8034.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8043.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8048.
Removed top 29 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8122.
Removed top 14 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8155.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8172.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8181.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8186.
Removed top 15 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8224.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8241.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8250.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8255.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8310.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8319.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8324.
Removed top 23 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8329.
Removed top 11 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8362.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8379.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8388.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8393.
Removed top 20 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8398.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8431.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8448.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8457.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8462.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8467.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8500.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8517.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8526.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8531.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8595.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8600.
Removed top 23 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8605.
Removed top 11 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8638.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8655.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8664.
Removed top 40 bits (of 128) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8674.
Removed top 44 bits (of 64) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8707.
Removed top 10 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8724.
Removed top 4 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8733.
Removed top 10 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8743.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8776.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8793.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8802.
Removed top 48 bits (of 192) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8812.
Removed top 24 bits (of 96) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8845.
Removed top 12 bits (of 48) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8862.
Removed top 6 bits (of 24) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8871.
Removed top 14 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8881.
Removed top 7 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8914.
Removed top 3 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8931.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8940.
Removed top 10 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8950.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8983.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9000.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9009.
Removed top 10 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9019.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9052.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9069.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9078.
Removed top 30 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9088.
Removed top 14 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9121.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9138.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9147.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9152.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9157.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9190.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9216.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9226.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9285.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9295.
Removed top 14 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9328.
Removed top 6 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9345.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9354.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9359.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9364.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9397.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9423.
Removed top 25 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9433.
Removed top 12 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9466.
Removed top 6 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9483.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9492.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9497.
Removed top 100 bits (of 320) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9502.
Removed top 56 bits (of 160) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9535.
Removed top 26 bits (of 80) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9552.
Removed top 10 bits (of 40) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9561.
Removed top 4 bits (of 20) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9566.
Removed top 18 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9571.
Removed top 6 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9604.
Removed top 3 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9621.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9630.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9657.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9666.
Removed top 184 bits (of 256) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9676.
Removed top 88 bits (of 128) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9709.
Removed top 40 bits (of 64) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9726.
Removed top 16 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9735.
Removed top 8 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9740.
Removed top 23 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9745.
Removed top 11 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9778.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9795.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9804.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9809.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9864.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9873.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9878.
Removed top 31 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9883.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9916.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9933.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9942.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9947.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9952.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1741$2421.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1748$2422.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1755$2423.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1764$2424.
Removed top 4 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1915$2435.
Removed top 2 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1984$2441.
Removed top 3 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2146$2456.
Removed top 4 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2165$2458.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2204$2462.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2216$2463.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2347$2478.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2393$2483.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2471$2492.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2507$2495.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\u_reg.$verific$n1464$3016.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\u_reg.$verific$n1480$3017.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 151 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2c_fix:
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_116$i2c_fsm.sv:152$2513 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_137$i2c_fsm.sv:154$2516 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_78$i2c_fsm.sv:150$2510 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
  merging $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 into $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118.
  merging $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 into $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_137$i2c_fsm.sv:154$2516 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_116$i2c_fsm.sv:152$2513 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_78$i2c_fsm.sv:150$2510 into $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511.
  merging $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 into $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384.
  merging $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 into $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310.
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514: $auto$alumacc.cc:365:replace_macc$10549
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517: $auto$alumacc.cc:365:replace_macc$10550
  creating $macc cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384: $auto$alumacc.cc:365:replace_macc$10551
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511: $auto$alumacc.cc:365:replace_macc$10552
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508: $auto$alumacc.cc:365:replace_macc$10553
  creating $macc cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208: $auto$alumacc.cc:365:replace_macc$10554
  creating $macc cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118: $auto$alumacc.cc:365:replace_macc$10555
  creating $macc cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294: $auto$alumacc.cc:365:replace_macc$10556
  creating $alu model for $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_110$i2c_core.sv:260$1431 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_98$i2c_core.sv:249$1419 ($le): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_347$i2c_fsm.sv:437$2629 ($lt): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758 ($lt): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696 ($eq): merged with $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415.
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758: $auto$alumacc.cc:485:replace_alu$10568
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_347$i2c_fsm.sv:437$2629: $auto$alumacc.cc:485:replace_alu$10573
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_98$i2c_core.sv:249$1419: $auto$alumacc.cc:485:replace_alu$10578
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417: $auto$alumacc.cc:485:replace_alu$10591
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415, $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696: $auto$alumacc.cc:485:replace_alu$10604
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435: $auto$alumacc.cc:485:replace_alu$10617
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433: $auto$alumacc.cc:485:replace_alu$10626
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_110$i2c_core.sv:260$1431: $auto$alumacc.cc:485:replace_alu$10635
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429: $auto$alumacc.cc:485:replace_alu$10644
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427: $auto$alumacc.cc:485:replace_alu$10653
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421: $auto$alumacc.cc:485:replace_alu$10662
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310: $auto$alumacc.cc:485:replace_alu$10675
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318: $auto$alumacc.cc:485:replace_alu$10678
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116: $auto$alumacc.cc:485:replace_alu$10681
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292: $auto$alumacc.cc:485:replace_alu$10684
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400: $auto$alumacc.cc:485:replace_alu$10687
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408: $auto$alumacc.cc:485:replace_alu$10690
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232: $auto$alumacc.cc:485:replace_alu$10693
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382: $auto$alumacc.cc:485:replace_alu$10696
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134: $auto$alumacc.cc:485:replace_alu$10699
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515: $auto$alumacc.cc:485:replace_alu$10702
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533: $auto$alumacc.cc:485:replace_alu$10705
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505: $auto$alumacc.cc:485:replace_alu$10708
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587: $auto$alumacc.cc:485:replace_alu$10711
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595: $auto$alumacc.cc:485:replace_alu$10714
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504: $auto$alumacc.cc:485:replace_alu$10717
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509: $auto$alumacc.cc:485:replace_alu$10720
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142: $auto$alumacc.cc:485:replace_alu$10723
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512: $auto$alumacc.cc:485:replace_alu$10726
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521: $auto$alumacc.cc:485:replace_alu$10729
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538: $auto$alumacc.cc:485:replace_alu$10732
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555: $auto$alumacc.cc:485:replace_alu$10735
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506: $auto$alumacc.cc:485:replace_alu$10738
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206: $auto$alumacc.cc:485:replace_alu$10741
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224: $auto$alumacc.cc:485:replace_alu$10744
  created 35 $alu and 8 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 8 unused cells and 23 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== i2c_fix ===

   Number of wires:               3491
   Number of wire bits:          14941
   Number of public wires:        2681
   Number of public wire bits:    8823
   Number of memories:               3
   Number of memory bits:         1984
   Number of processes:              0
   Number of cells:               1188
     $adff                          47
     $adffe                         43
     $alu                           35
     $and                          128
     $eq                            46
     $logic_not                      6
     $macc                           8
     $memrd_v2                       3
     $memwr_v2                       3
     $mux                          527
     $ne                            49
     $not                           95
     $or                           101
     $pmux                           1
     $reduce_and                    18
     $reduce_bool                   17
     $reduce_or                     21
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing i2c_fix.i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c_fix.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c_fix.i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port address `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== i2c_fix ===

   Number of wires:               3491
   Number of wire bits:          14941
   Number of public wires:        2681
   Number of public wire bits:    8823
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1185
     $adff                          47
     $adffe                         43
     $alu                           35
     $and                          128
     $eq                            46
     $logic_not                      6
     $macc                           8
     $mem_v2                         3
     $mux                          527
     $ne                            49
     $not                           95
     $or                           101
     $pmux                           1
     $reduce_and                    18
     $reduce_bool                   17
     $reduce_or                     21
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~488 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~495 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.

yosys> stat

3.48. Printing statistics.

=== i2c_fix ===

   Number of wires:               4949
   Number of wire bits:          25520
   Number of public wires:        2873
   Number of public wire bits:   10807
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2258
     $adff                          47
     $adffe                         43
     $alu                           35
     $and                          584
     $dff                          192
     $eq                            82
     $logic_not                      6
     $macc                           8
     $mux                          915
     $ne                            49
     $not                           96
     $or                           103
     $reduce_and                    18
     $reduce_bool                   17
     $reduce_or                     23
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper maccmap for cells of type $macc.
  add \reg2hw_i.timing1.t_f.q (16 bits, unsigned)
  sub \reg2hw_i.timing3.thd_dat.q (16 bits, unsigned)
  add \reg2hw_i.timing0.tlow.q (16 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$12f939b61a2dcd484d76a40e620bc076ddd034fe\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
  add \reg2hw_i.timing1.t_r.q (16 bits, unsigned)
  add \reg2hw_i.timing1.t_f.q (16 bits, unsigned)
  add \reg2hw_i.timing0.thigh.q (16 bits, unsigned)
  add \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$84df4f461b7780303c64ee192b9537dfdd7d8349\_80_rs_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
  add \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \reg2hw_i.timing1.t_r.q (16 bits, unsigned)
  sub \reg2hw_i.timing2.tsu_sta.q (16 bits, unsigned)
  add \reg2hw_i.timing4.t_buf.q (16 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $adff.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_90_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_90_alu for cells of type $alu.
  add { $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 } (20 bits, unsigned)
  sub \reg2hw_i.timing3.thd_dat.q (16 bits, unsigned)
  sub \reg2hw_i.timing3.tsu_dat.q (16 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$7af1f06bbc40fd1ded04244783bd06e99b8f67a0\_80_rs_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$64dc82952ef3b857df44776bc67e51f1f48e7b0a\_80_rs_alu for cells of type $alu.
Using template $paramod$4bdb94ac02745db6fc41e2e497d9b9793cd51dc6\_90_alu for cells of type $alu.
  add \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$08b2a3505d8f2cd2b03f068ccaf5ce95d4eb0556\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010100 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$12350b8c8422a70d10b7db4eaae1202a7148b784\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010010 for cells of type $fa.
Using template $paramod$ab9f392bf4eec94510db0c153202b74c14e544c4\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$6dcbcb7e69b7afb1cc5abe381d368a271eec3889\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
No more expansions possible.
<suppressed ~6318 debug messages>

yosys> stat

3.50. Printing statistics.

=== i2c_fix ===

   Number of wires:               7499
   Number of wire bits:          75260
   Number of public wires:        2873
   Number of public wire bits:   10807
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15271
     $_AND_                       1693
     $_DFFE_PN0P_                  162
     $_DFFE_PN1P_                   23
     $_DFF_PN0_                    124
     $_DFF_PN1_                     14
     $_DFF_P_                     1984
     $_MUX_                       6788
     $_NOT_                        818
     $_OR_                        1236
     $_XOR_                       2208
     adder_carry                   221


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~3018 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~4050 debug messages>
Removed a total of 1350 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25244 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30064
        $auto$simplemap.cc:86:simplemap_bitop$26990

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25243 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30063
        $auto$simplemap.cc:86:simplemap_bitop$26989

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25242 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30062
        $auto$simplemap.cc:86:simplemap_bitop$26988

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25241 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30061
        $auto$simplemap.cc:86:simplemap_bitop$26987

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25240 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30060
        $auto$simplemap.cc:86:simplemap_bitop$26986

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25043 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28843
        $auto$simplemap.cc:86:simplemap_bitop$27380

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25042 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28842
        $auto$simplemap.cc:86:simplemap_bitop$27379

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25041 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28841
        $auto$simplemap.cc:86:simplemap_bitop$27378

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25040 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28840
        $auto$simplemap.cc:86:simplemap_bitop$27377

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$25039 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28839
        $auto$simplemap.cc:86:simplemap_bitop$27376

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22334 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28807
        $auto$simplemap.cc:86:simplemap_bitop$26048

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22333 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28806
        $auto$simplemap.cc:86:simplemap_bitop$26047

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22332 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28805
        $auto$simplemap.cc:86:simplemap_bitop$26046

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22331 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28804
        $auto$simplemap.cc:86:simplemap_bitop$26045

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22330 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$28803
        $auto$simplemap.cc:86:simplemap_bitop$26044

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22099 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$29313
        $auto$simplemap.cc:86:simplemap_bitop$27581

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22098 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$29312
        $auto$simplemap.cc:86:simplemap_bitop$27580

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22097 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$29311
        $auto$simplemap.cc:86:simplemap_bitop$27579

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22096 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$29310
        $auto$simplemap.cc:86:simplemap_bitop$27578

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$22095 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$29309
        $auto$simplemap.cc:86:simplemap_bitop$27577


yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$22504 ($_DFFE_PN0P_) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d [0], Q = \i2c_core.u_i2c_fsm.state_q [0]).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 194 unused cells and 2767 unused wires.
<suppressed ~195 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~32 debug messages>

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30908 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30154
        $auto$simplemap.cc:86:simplemap_bitop$28479

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30914 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30155
        $auto$simplemap.cc:86:simplemap_bitop$28478

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30923 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30194
        $auto$simplemap.cc:86:simplemap_bitop$28890

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30929 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30195
        $auto$simplemap.cc:86:simplemap_bitop$28889

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30938 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30214
        $auto$simplemap.cc:86:simplemap_bitop$30028

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30944 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30215
        $auto$simplemap.cc:86:simplemap_bitop$30027

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30953 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30174
        $auto$simplemap.cc:86:simplemap_bitop$28668

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30959 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30175
        $auto$simplemap.cc:86:simplemap_bitop$28667


yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$25846 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [9]).
Adding EN signal on $auto$ff.cc:262:slice$25845 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [8]).
Adding EN signal on $auto$ff.cc:262:slice$25844 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$25843 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$25842 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$25841 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$25840 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$25839 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$25838 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25837 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$25444 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [9]).
Adding EN signal on $auto$ff.cc:262:slice$25443 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [8]).
Adding EN signal on $auto$ff.cc:262:slice$25442 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [7]).
Adding EN signal on $auto$ff.cc:262:slice$25441 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [6]).
Adding EN signal on $auto$ff.cc:262:slice$25440 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [5]).
Adding EN signal on $auto$ff.cc:262:slice$25439 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [4]).
Adding EN signal on $auto$ff.cc:262:slice$25438 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [3]).
Adding EN signal on $auto$ff.cc:262:slice$25437 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [2]).
Adding EN signal on $auto$ff.cc:262:slice$25436 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25435 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41] [0]).
Adding EN signal on $auto$ff.cc:262:slice$25434 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [9]).
Adding EN signal on $auto$ff.cc:262:slice$25433 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [8]).
Adding EN signal on $auto$ff.cc:262:slice$25432 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [7]).
Adding EN signal on $auto$ff.cc:262:slice$25431 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [6]).
Adding EN signal on $auto$ff.cc:262:slice$25430 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [5]).
Adding EN signal on $auto$ff.cc:262:slice$25429 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [4]).
Adding EN signal on $auto$ff.cc:262:slice$25428 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [3]).
Adding EN signal on $auto$ff.cc:262:slice$25427 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [2]).
Adding EN signal on $auto$ff.cc:262:slice$25426 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25425 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44] [0]).
Adding EN signal on $auto$ff.cc:262:slice$25424 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [9]).
Adding EN signal on $auto$ff.cc:262:slice$25423 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [8]).
Adding EN signal on $auto$ff.cc:262:slice$25422 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [7]).
Adding EN signal on $auto$ff.cc:262:slice$25421 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [6]).
Adding EN signal on $auto$ff.cc:262:slice$25420 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [5]).
Adding EN signal on $auto$ff.cc:262:slice$25419 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [4]).
Adding EN signal on $auto$ff.cc:262:slice$25418 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [3]).
Adding EN signal on $auto$ff.cc:262:slice$25417 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [2]).
Adding EN signal on $auto$ff.cc:262:slice$25416 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25415 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43] [0]).
Adding EN signal on $auto$ff.cc:262:slice$25189 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [9]).
Adding EN signal on $auto$ff.cc:262:slice$25188 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [8]).
Adding EN signal on $auto$ff.cc:262:slice$25187 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$25186 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$25185 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$25184 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$25183 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$25182 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$25181 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25180 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24968 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24967 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24966 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24965 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24964 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24963 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24962 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24961 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24960 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24959 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24957 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24956 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24955 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24954 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24953 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24952 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24951 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24950 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24949 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24948 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24714 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24713 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24712 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24711 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24710 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24709 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24708 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24707 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24706 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24705 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24704 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24703 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24702 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24701 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24700 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24699 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24698 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24697 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24696 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24695 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24683 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24682 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24681 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24680 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24679 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24678 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24677 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24676 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24675 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24674 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24651 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24650 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24649 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24648 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24647 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24646 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24645 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24644 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24643 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24642 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24641 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24640 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24639 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24638 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24637 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24636 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24635 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24634 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24633 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24632 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24626 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24625 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24624 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24623 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24622 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24621 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24620 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24619 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24618 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24617 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24592 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24591 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24590 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24589 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24588 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24587 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24586 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24585 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24584 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24583 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24560 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24559 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24558 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24557 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24556 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24555 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24554 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24553 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24552 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24551 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24447 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24446 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24445 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24444 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24443 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24442 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24441 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24440 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24439 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24438 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24433 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24432 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24431 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24430 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24429 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24428 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24427 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24426 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24425 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24424 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24080 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24079 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24078 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24077 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24076 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24075 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24074 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24073 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24072 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24071 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24069 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24068 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24067 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24066 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24065 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24064 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24063 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24062 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24061 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24060 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24059 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24058 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24057 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24056 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24055 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24054 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24053 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24052 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24051 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24050 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24044 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24043 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24042 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24041 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24040 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24039 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24038 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24037 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24036 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24035 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24033 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [9]).
Adding EN signal on $auto$ff.cc:262:slice$24032 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [8]).
Adding EN signal on $auto$ff.cc:262:slice$24031 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$24030 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$24029 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$24028 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$24027 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24026 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24025 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24024 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23956 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23955 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23954 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23953 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23952 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23951 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23950 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23949 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23948 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23947 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23945 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23944 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23943 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23942 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23941 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23940 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23939 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23938 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23937 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23936 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23787 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23786 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23785 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23784 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23783 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23782 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23781 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23780 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23779 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23778 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23767 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23766 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23765 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23764 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23763 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23762 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23761 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23760 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23759 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23758 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23694 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23693 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23692 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23691 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23690 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23689 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23688 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23687 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23686 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23685 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23684 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23683 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23682 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23681 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23680 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23679 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23678 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23677 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23676 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23675 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23674 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23673 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23672 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23671 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23670 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23669 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23668 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23667 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23666 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23665 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23662 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23661 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23660 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23659 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23658 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23657 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23656 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23655 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23654 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23653 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23651 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23650 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23649 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23648 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23647 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23646 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23645 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23644 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23643 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23642 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23583 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23582 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23581 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23580 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23579 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23578 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23577 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23576 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23575 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23574 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23208 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [9]).
Adding EN signal on $auto$ff.cc:262:slice$23207 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [8]).
Adding EN signal on $auto$ff.cc:262:slice$23206 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [7]).
Adding EN signal on $auto$ff.cc:262:slice$23205 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [6]).
Adding EN signal on $auto$ff.cc:262:slice$23204 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [5]).
Adding EN signal on $auto$ff.cc:262:slice$23203 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [4]).
Adding EN signal on $auto$ff.cc:262:slice$23202 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23201 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23200 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23199 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34] [0]).
Adding EN signal on $auto$ff.cc:262:slice$22266 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [9]).
Adding EN signal on $auto$ff.cc:262:slice$22265 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [8]).
Adding EN signal on $auto$ff.cc:262:slice$22264 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$22263 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$22262 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$22261 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$22260 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$22259 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$22258 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$22257 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$21074 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [12]).
Adding EN signal on $auto$ff.cc:262:slice$21073 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [11]).
Adding EN signal on $auto$ff.cc:262:slice$21072 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [10]).
Adding EN signal on $auto$ff.cc:262:slice$21071 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [9]).
Adding EN signal on $auto$ff.cc:262:slice$21070 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [8]).
Adding EN signal on $auto$ff.cc:262:slice$21069 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [7]).
Adding EN signal on $auto$ff.cc:262:slice$21068 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [6]).
Adding EN signal on $auto$ff.cc:262:slice$21067 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [5]).
Adding EN signal on $auto$ff.cc:262:slice$21066 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [4]).
Adding EN signal on $auto$ff.cc:262:slice$21065 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [3]).
Adding EN signal on $auto$ff.cc:262:slice$21064 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [2]).
Adding EN signal on $auto$ff.cc:262:slice$21063 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [1]).
Adding EN signal on $auto$ff.cc:262:slice$21062 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63] [0]).
Adding EN signal on $auto$ff.cc:262:slice$21061 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [12]).
Adding EN signal on $auto$ff.cc:262:slice$21060 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [11]).
Adding EN signal on $auto$ff.cc:262:slice$21059 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [10]).
Adding EN signal on $auto$ff.cc:262:slice$21058 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [9]).
Adding EN signal on $auto$ff.cc:262:slice$21057 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [8]).
Adding EN signal on $auto$ff.cc:262:slice$21056 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [7]).
Adding EN signal on $auto$ff.cc:262:slice$21055 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [6]).
Adding EN signal on $auto$ff.cc:262:slice$21054 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [5]).
Adding EN signal on $auto$ff.cc:262:slice$21053 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [4]).
Adding EN signal on $auto$ff.cc:262:slice$21052 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [3]).
Adding EN signal on $auto$ff.cc:262:slice$21051 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [2]).
Adding EN signal on $auto$ff.cc:262:slice$21050 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [1]).
Adding EN signal on $auto$ff.cc:262:slice$21049 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62] [0]).
Adding EN signal on $auto$ff.cc:262:slice$21048 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [12]).
Adding EN signal on $auto$ff.cc:262:slice$21047 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [11]).
Adding EN signal on $auto$ff.cc:262:slice$21046 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [10]).
Adding EN signal on $auto$ff.cc:262:slice$21045 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [9]).
Adding EN signal on $auto$ff.cc:262:slice$21044 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [8]).
Adding EN signal on $auto$ff.cc:262:slice$21043 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [7]).
Adding EN signal on $auto$ff.cc:262:slice$21042 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [6]).
Adding EN signal on $auto$ff.cc:262:slice$21041 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [5]).
Adding EN signal on $auto$ff.cc:262:slice$21040 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [4]).
Adding EN signal on $auto$ff.cc:262:slice$21039 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [3]).
Adding EN signal on $auto$ff.cc:262:slice$21038 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [2]).
Adding EN signal on $auto$ff.cc:262:slice$21037 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [1]).
Adding EN signal on $auto$ff.cc:262:slice$21036 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61] [0]).
Adding EN signal on $auto$ff.cc:262:slice$21035 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [12]).
Adding EN signal on $auto$ff.cc:262:slice$21034 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [11]).
Adding EN signal on $auto$ff.cc:262:slice$21033 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [10]).
Adding EN signal on $auto$ff.cc:262:slice$21032 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [9]).
Adding EN signal on $auto$ff.cc:262:slice$21031 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [8]).
Adding EN signal on $auto$ff.cc:262:slice$21030 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [7]).
Adding EN signal on $auto$ff.cc:262:slice$21029 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [6]).
Adding EN signal on $auto$ff.cc:262:slice$21028 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [5]).
Adding EN signal on $auto$ff.cc:262:slice$21027 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [4]).
Adding EN signal on $auto$ff.cc:262:slice$21026 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [3]).
Adding EN signal on $auto$ff.cc:262:slice$21025 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [2]).
Adding EN signal on $auto$ff.cc:262:slice$21024 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [1]).
Adding EN signal on $auto$ff.cc:262:slice$21023 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60] [0]).
Adding EN signal on $auto$ff.cc:262:slice$21022 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [12]).
Adding EN signal on $auto$ff.cc:262:slice$21021 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [11]).
Adding EN signal on $auto$ff.cc:262:slice$21020 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [10]).
Adding EN signal on $auto$ff.cc:262:slice$21019 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [9]).
Adding EN signal on $auto$ff.cc:262:slice$21018 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [8]).
Adding EN signal on $auto$ff.cc:262:slice$21017 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [7]).
Adding EN signal on $auto$ff.cc:262:slice$21016 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [6]).
Adding EN signal on $auto$ff.cc:262:slice$21015 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [5]).
Adding EN signal on $auto$ff.cc:262:slice$21014 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [4]).
Adding EN signal on $auto$ff.cc:262:slice$21013 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [3]).
Adding EN signal on $auto$ff.cc:262:slice$21012 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [2]).
Adding EN signal on $auto$ff.cc:262:slice$21011 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [1]).
Adding EN signal on $auto$ff.cc:262:slice$21010 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59] [0]).
Adding EN signal on $auto$ff.cc:262:slice$21009 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [12]).
Adding EN signal on $auto$ff.cc:262:slice$21008 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [11]).
Adding EN signal on $auto$ff.cc:262:slice$21007 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [10]).
Adding EN signal on $auto$ff.cc:262:slice$21006 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [9]).
Adding EN signal on $auto$ff.cc:262:slice$21005 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [8]).
Adding EN signal on $auto$ff.cc:262:slice$21004 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [7]).
Adding EN signal on $auto$ff.cc:262:slice$21003 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [6]).
Adding EN signal on $auto$ff.cc:262:slice$21002 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [5]).
Adding EN signal on $auto$ff.cc:262:slice$21001 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [4]).
Adding EN signal on $auto$ff.cc:262:slice$21000 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20999 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20998 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20997 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20996 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20995 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20994 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20993 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20992 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20991 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20990 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20989 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20988 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20987 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20986 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20985 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20984 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20983 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20982 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20981 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20980 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20979 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20978 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20977 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20976 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20975 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20974 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20973 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20972 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20971 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20970 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20969 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20968 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20967 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20966 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20965 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20964 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20963 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20962 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20961 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20960 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20959 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20958 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20957 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20956 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20955 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20954 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20953 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20952 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20951 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20950 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20949 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20948 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20947 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20946 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20945 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20944 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20943 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20942 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20941 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20940 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20939 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20938 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20937 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20936 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20935 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20934 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20933 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20932 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20931 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20930 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20929 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20928 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20927 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20926 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20925 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20924 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20923 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20922 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20921 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20920 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20919 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20918 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20917 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20916 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20915 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20914 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20913 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20912 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20911 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20910 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20909 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20908 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20907 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20906 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20905 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20904 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20903 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20902 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20901 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20900 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20899 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20898 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20897 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20896 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20895 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20894 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20893 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20892 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20891 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20890 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20889 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20888 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20887 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20886 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20885 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20884 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20883 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20882 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20881 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20880 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20879 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20878 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20877 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20876 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20875 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20874 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20873 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20872 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20871 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20870 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20869 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20868 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20867 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20866 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20865 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20864 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20863 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20862 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20861 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20860 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20859 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20858 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20857 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20856 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20855 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20854 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20853 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20852 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20851 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20850 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20849 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20848 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20847 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20846 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20845 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20844 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20843 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20842 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20841 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20840 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20839 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20838 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20837 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20836 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20835 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20834 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20833 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20832 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20831 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20830 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20829 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20828 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20827 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20826 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20825 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20824 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20823 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20822 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20821 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20820 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20819 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20818 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20817 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20816 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20815 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20814 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20813 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20812 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20811 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20810 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20809 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20808 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20807 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20806 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20805 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20804 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20803 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20802 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20801 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20800 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20799 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20798 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20797 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20796 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20795 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20794 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20793 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20792 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20791 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20790 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20789 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20788 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20787 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20786 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20785 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20784 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20783 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20782 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20781 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20780 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20779 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20778 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20777 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20776 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20775 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20774 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20773 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20772 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20771 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20770 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20769 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20768 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20767 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20766 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20765 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20764 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20763 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20762 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20761 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20760 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20759 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20758 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20757 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20756 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20755 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20754 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20753 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20752 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20751 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20750 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20749 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20748 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20747 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20746 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20745 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20744 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20743 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20742 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20741 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20740 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20739 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20738 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20737 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20736 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20735 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20734 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20733 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20732 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20731 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20730 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20729 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20728 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20727 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20726 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20725 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20724 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20723 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20722 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20721 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20720 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20719 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20718 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20717 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20716 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20715 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20714 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20713 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20712 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20711 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20710 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20709 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20708 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20707 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20706 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20705 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20704 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20703 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20702 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20701 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20700 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20699 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20698 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20697 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20696 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20695 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20694 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20693 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20692 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20691 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20690 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20689 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20688 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20687 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20686 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20685 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20684 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20683 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20682 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20681 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20680 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20679 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20678 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20677 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20676 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20675 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20674 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20673 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20672 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20671 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20670 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20669 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20668 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20667 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20666 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20665 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20664 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20663 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20662 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20661 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20660 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20659 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20658 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20657 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20656 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20655 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20654 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20653 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20652 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20651 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20650 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20649 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20648 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20647 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20646 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20645 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20644 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20643 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20642 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20641 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20640 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20639 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20638 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20637 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20636 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20635 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20634 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20633 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20632 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20631 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20630 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20629 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20628 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20627 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20626 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20625 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20624 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20623 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20622 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20621 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20620 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20619 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20618 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20617 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20616 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20615 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20614 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20613 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20612 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20611 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20610 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20609 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20608 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20607 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20606 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20605 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20604 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20603 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20602 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20601 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20600 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20599 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20598 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20597 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20596 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20595 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20594 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20593 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20592 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20591 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20590 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20589 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20588 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20587 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20586 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20585 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20584 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20583 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20582 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20581 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20580 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20579 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20578 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20577 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20576 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20575 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20574 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20573 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20572 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20571 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20570 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20569 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20568 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20567 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20566 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20565 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20564 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20563 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20562 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20561 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20560 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20559 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20558 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20557 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20556 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20555 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20554 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20553 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20552 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20551 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20550 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20549 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20548 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20547 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20546 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20545 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20544 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20543 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20542 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20541 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20540 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20539 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20538 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20537 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20536 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20535 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20534 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20533 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20532 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20531 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20530 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20529 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20528 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20527 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20526 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20525 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20524 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20523 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20522 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20521 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20520 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20519 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20518 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20517 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20516 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20515 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20514 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20513 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20512 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20511 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20510 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20509 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20508 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20507 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20506 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20505 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20504 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20503 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20502 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20501 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20500 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20499 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20498 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20497 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20496 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20495 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20494 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20493 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20492 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20491 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20490 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20489 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20488 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20487 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20486 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20485 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20484 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20483 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20482 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20481 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20480 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20479 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20478 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20477 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20476 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20475 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20474 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20473 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20472 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20471 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20470 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20469 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20468 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20467 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20466 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20465 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20464 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20463 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20462 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20461 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20460 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20459 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20458 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20457 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20456 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20455 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20454 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20453 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20452 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20451 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20450 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20449 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20448 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20447 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20446 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20445 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20444 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20443 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20442 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20441 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20440 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20439 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20438 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20437 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20436 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20435 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20434 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20433 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20432 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20431 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20430 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20429 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20428 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20427 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20426 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20425 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20424 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20423 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20422 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20421 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20420 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20419 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20418 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20417 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20416 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20415 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20414 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20413 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20412 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20411 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20410 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20409 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20408 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20407 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20406 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20405 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20404 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20403 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20402 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20401 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20400 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20399 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20398 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20397 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20396 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20395 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20394 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20393 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20392 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20391 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20390 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20389 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20388 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20387 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20386 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20385 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20384 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20383 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20382 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20381 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20380 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20379 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20378 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20377 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20376 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20375 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20374 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20373 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20372 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20371 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20370 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20369 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20368 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20367 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20366 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20365 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20364 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20363 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20362 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20361 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20360 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20359 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20358 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20357 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20356 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20355 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20354 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20353 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20352 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20351 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20350 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20349 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20348 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20347 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20346 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20345 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20344 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20343 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20342 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20341 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20340 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20339 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20338 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20337 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20336 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20335 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20334 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20333 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20332 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20331 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20330 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20329 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20328 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20327 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20326 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20325 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20324 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20323 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20322 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20321 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20320 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20319 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20318 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20317 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20316 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20315 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20314 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20313 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20312 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20311 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20310 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20309 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20308 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20307 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20306 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20305 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20304 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20303 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20302 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20301 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20300 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20299 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20298 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20297 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20296 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20295 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20294 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20293 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20292 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20291 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20290 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20289 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20288 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20287 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20286 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20285 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20284 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20283 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20282 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20281 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20280 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20279 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20278 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20277 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20276 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20275 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20274 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20273 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20272 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20271 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20270 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20269 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20268 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20267 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20266 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20265 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20264 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20263 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20262 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20261 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20260 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20259 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20258 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20257 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20256 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20255 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [12], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$20254 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [11], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$20253 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [10], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$20252 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [9], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$20251 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [8], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$20250 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [7], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$20249 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [6], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$20248 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [5], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$20247 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [4], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$20246 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [3], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20245 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [2], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20244 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [1], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20243 ($_DFF_P_) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata [0], Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$19339 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [9]).
Adding EN signal on $auto$ff.cc:262:slice$19338 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [8]).
Adding EN signal on $auto$ff.cc:262:slice$19337 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [7]).
Adding EN signal on $auto$ff.cc:262:slice$19336 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [6]).
Adding EN signal on $auto$ff.cc:262:slice$19335 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [5]).
Adding EN signal on $auto$ff.cc:262:slice$19334 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [4]).
Adding EN signal on $auto$ff.cc:262:slice$19333 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [3]).
Adding EN signal on $auto$ff.cc:262:slice$19332 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [2]).
Adding EN signal on $auto$ff.cc:262:slice$19331 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [1]).
Adding EN signal on $auto$ff.cc:262:slice$19330 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18556 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$18555 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$18554 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$18553 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$18552 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$18551 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$18550 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18549 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18548 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18547 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18404 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [9]).
Adding EN signal on $auto$ff.cc:262:slice$18403 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [8]).
Adding EN signal on $auto$ff.cc:262:slice$18402 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [7]).
Adding EN signal on $auto$ff.cc:262:slice$18401 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [6]).
Adding EN signal on $auto$ff.cc:262:slice$18400 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [5]).
Adding EN signal on $auto$ff.cc:262:slice$18399 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [4]).
Adding EN signal on $auto$ff.cc:262:slice$18398 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18397 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18396 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18395 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18224 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$18223 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$18222 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$18221 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$18220 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$18219 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$18218 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18217 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18216 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18215 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17428 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [9]).
Adding EN signal on $auto$ff.cc:262:slice$17427 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [8]).
Adding EN signal on $auto$ff.cc:262:slice$17426 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17425 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17424 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17423 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17422 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17421 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17420 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17419 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17399 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [9]).
Adding EN signal on $auto$ff.cc:262:slice$17398 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [8]).
Adding EN signal on $auto$ff.cc:262:slice$17397 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17396 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17395 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17394 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17393 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17392 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17391 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17390 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17351 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [9]).
Adding EN signal on $auto$ff.cc:262:slice$17350 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [8]).
Adding EN signal on $auto$ff.cc:262:slice$17349 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17348 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17347 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17346 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17345 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17344 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17343 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17342 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17322 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [9]).
Adding EN signal on $auto$ff.cc:262:slice$17321 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [8]).
Adding EN signal on $auto$ff.cc:262:slice$17320 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17319 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17318 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17317 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17316 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17315 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17314 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17313 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17272 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [9]).
Adding EN signal on $auto$ff.cc:262:slice$17271 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [8]).
Adding EN signal on $auto$ff.cc:262:slice$17270 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17269 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17268 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17267 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17266 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17265 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17264 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17263 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17243 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [9]).
Adding EN signal on $auto$ff.cc:262:slice$17242 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [8]).
Adding EN signal on $auto$ff.cc:262:slice$17241 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17240 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17239 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17238 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17237 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17236 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17235 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17234 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16911 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16910 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16909 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16908 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16907 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16906 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16905 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16904 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16903 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16902 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16862 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16861 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16860 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16859 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16858 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16857 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16856 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16855 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16854 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16853 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16711 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16710 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16709 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16708 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16707 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16706 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16705 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16704 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16703 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16702 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16647 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16646 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16645 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16644 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16643 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16642 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16641 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16640 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16639 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16638 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16594 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16593 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16592 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16591 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16590 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16589 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16588 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16587 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16586 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16585 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16565 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16564 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16563 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16562 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16561 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16560 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16559 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16558 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16557 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16556 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16515 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16514 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16513 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16512 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16511 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16510 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16509 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16508 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16507 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16506 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16486 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16485 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16484 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16483 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16482 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16481 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16480 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16479 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16478 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16477 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16438 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16437 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16436 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16435 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16434 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16433 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16432 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16431 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16430 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16429 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16409 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [9]).
Adding EN signal on $auto$ff.cc:262:slice$16408 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [8]).
Adding EN signal on $auto$ff.cc:262:slice$16407 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [7]).
Adding EN signal on $auto$ff.cc:262:slice$16406 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [6]).
Adding EN signal on $auto$ff.cc:262:slice$16405 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [5]).
Adding EN signal on $auto$ff.cc:262:slice$16404 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [4]).
Adding EN signal on $auto$ff.cc:262:slice$16403 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16402 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16401 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16400 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14438 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14437 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14436 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14435 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14434 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14433 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14432 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14431 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14430 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14429 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14428 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14427 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14426 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14425 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14424 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14423 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14422 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14421 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14420 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14419 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14418 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14417 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14416 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14415 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14414 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14413 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14412 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14411 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14410 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14409 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14408 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14407 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14406 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14405 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14404 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14403 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14402 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14401 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14400 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14399 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14398 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14397 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14396 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14395 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14394 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14393 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14392 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14391 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14390 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14389 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14388 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14387 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14386 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14385 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14384 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14383 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14382 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14381 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14380 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14379 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14378 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14377 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14376 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14375 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14374 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14373 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14372 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14371 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14370 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14369 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14368 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14367 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14366 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14365 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14364 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14363 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14362 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14361 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14360 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14359 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14358 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14357 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14356 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14355 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14354 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14353 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14352 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14351 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14350 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14349 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14348 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14347 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14346 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14345 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14344 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14343 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14342 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14341 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14340 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14339 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14338 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14337 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14336 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14335 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14334 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14333 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14332 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14331 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14330 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14329 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14328 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14327 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14326 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14325 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14324 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14323 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14322 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14321 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14320 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14319 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14318 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14317 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14316 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14315 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14314 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14313 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14312 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14311 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14310 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14309 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14308 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14307 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14306 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14305 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14304 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14303 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14302 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14301 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14300 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14299 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14298 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14297 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14296 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14295 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14294 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14293 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14292 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14291 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14290 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14289 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14288 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14287 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14286 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14285 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14284 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14283 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14282 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14281 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14280 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14279 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14278 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14277 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14276 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14275 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14274 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14273 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14272 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14271 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14270 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14269 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14268 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14267 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14266 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14265 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14264 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14263 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14262 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14261 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14260 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14259 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14258 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14257 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14256 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14255 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14254 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14253 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14252 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14251 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14250 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14249 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14248 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14247 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14246 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14245 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14244 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14243 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14242 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14241 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14240 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14239 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14238 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14237 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14236 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14235 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14234 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14233 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14232 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14231 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14230 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14229 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14228 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14227 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14226 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14225 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14224 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14223 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14222 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14221 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14220 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14219 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14218 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14217 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14216 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14215 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14214 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14213 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14212 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14211 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14210 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14209 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14208 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14207 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14206 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14205 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14204 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14203 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14202 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14201 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14200 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14199 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14198 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14197 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14196 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14195 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14194 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14193 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14192 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14191 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14190 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14189 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14188 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14187 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14186 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14185 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14184 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14183 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14182 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14181 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14180 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14179 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14178 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14177 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14176 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14175 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14174 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14173 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14172 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14171 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14170 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14169 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14168 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14167 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14166 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14165 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14164 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14163 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14162 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14161 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14160 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14159 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14158 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14157 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14156 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14155 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14154 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14153 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14152 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14151 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14150 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14149 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14148 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14147 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14146 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14145 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14144 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14143 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14142 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14141 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14140 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14139 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14138 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14137 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14136 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14135 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14017 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14016 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14015 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14014 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14013 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14012 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14011 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14010 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14009 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14008 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [6]).
Adding EN signal on $auto$ff.cc:262:slice$14007 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [5]).
Adding EN signal on $auto$ff.cc:262:slice$14006 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [4]).
Adding EN signal on $auto$ff.cc:262:slice$14005 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14004 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14003 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14002 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14001 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [7]).
Adding EN signal on $auto$ff.cc:262:slice$14000 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13999 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13998 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13997 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13996 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13995 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13994 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13993 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13992 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13991 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13990 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13989 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13988 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13987 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13986 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13985 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13984 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13983 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13982 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13981 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13980 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13979 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13978 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13977 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13976 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13975 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13974 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13973 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13972 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13971 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13970 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13969 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13968 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13967 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13966 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13965 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13964 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13963 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13962 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13961 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13960 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13959 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13958 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13957 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13956 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13955 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13954 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13953 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13952 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13951 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13950 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13949 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13948 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13947 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13946 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13945 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13944 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13943 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13942 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13941 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13940 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13939 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13938 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13937 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13936 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13935 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13934 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13933 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13932 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13931 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13930 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13929 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13928 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13927 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13926 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13925 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13924 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13923 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13922 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13921 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13920 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13919 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13918 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13917 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13916 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13915 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13914 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13913 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13912 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13911 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13910 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13909 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13908 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13907 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13906 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13905 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13904 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13903 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13902 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13901 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13900 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13899 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13898 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13897 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13896 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13895 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13894 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13893 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13892 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13891 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13890 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13889 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13888 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13887 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13886 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13885 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13884 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13883 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13882 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13881 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13880 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13879 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13878 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13877 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13876 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13875 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13874 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13873 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13872 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13871 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13870 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13869 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13868 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13867 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13866 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13865 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13864 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13863 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13862 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13861 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13860 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13859 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13858 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13857 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13856 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13855 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13854 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13853 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13852 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13851 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13850 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13849 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13848 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13847 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13846 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13845 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13844 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13843 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13842 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13841 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13840 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13839 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13838 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13837 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13836 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13835 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13834 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13833 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13832 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13831 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13830 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13829 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13828 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13827 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13826 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13825 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13824 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13823 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13822 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13821 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13820 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13819 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13818 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13817 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [7], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13816 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [6], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13815 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [5], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13814 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [4], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13813 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [3], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13812 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [2], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13811 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [1], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13810 ($_DFF_P_) from module i2c_fix (D = \i2c_core.rx_fifo_wdata [0], Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13311 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13310 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13309 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13308 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13307 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13306 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13305 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13304 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13303 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13302 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13291 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13290 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13289 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13288 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13287 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13286 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13285 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13284 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13283 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13282 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13281 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13280 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13279 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13278 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13277 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13276 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13275 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13274 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13273 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13272 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13271 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13270 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13269 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13268 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13267 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13266 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13265 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13264 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13263 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13262 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13261 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13260 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13259 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13258 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13257 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13256 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13255 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13254 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13253 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13252 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13249 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13248 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13247 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13246 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13245 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13244 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13243 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13242 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13241 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13240 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13239 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13238 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13237 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13236 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13235 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13234 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13233 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13232 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13231 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13230 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13229 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13228 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13227 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13226 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13225 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13224 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13223 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13222 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13221 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13220 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13209 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13208 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13207 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13206 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13205 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13204 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13203 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13202 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13201 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13200 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13189 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [9], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [9]).
Adding EN signal on $auto$ff.cc:262:slice$13188 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [8], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [8]).
Adding EN signal on $auto$ff.cc:262:slice$13187 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [7], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [7]).
Adding EN signal on $auto$ff.cc:262:slice$13186 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [6], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [6]).
Adding EN signal on $auto$ff.cc:262:slice$13185 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [5], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [5]).
Adding EN signal on $auto$ff.cc:262:slice$13184 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [4], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [4]).
Adding EN signal on $auto$ff.cc:262:slice$13183 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [3], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13182 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [2], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13181 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [1], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13180 ($_DFF_P_) from module i2c_fix (D = \i2c_core.acq_fifo_wdata [0], Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54] [0]).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 1984 unused cells and 197 unused wires.
<suppressed ~1985 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys> opt_reduce

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.70. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30996 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30163
        $auto$simplemap.cc:86:simplemap_bitop$28470

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$30999 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30164
        $auto$simplemap.cc:86:simplemap_bitop$28469

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$31002 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30203
        $auto$simplemap.cc:86:simplemap_bitop$28897

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$31005 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30204
        $auto$simplemap.cc:86:simplemap_bitop$28896

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$31008 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30223
        $auto$simplemap.cc:86:simplemap_bitop$30040

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$31011 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30224
        $auto$simplemap.cc:86:simplemap_bitop$30042

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$31014 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30183
        $auto$simplemap.cc:86:simplemap_bitop$28875

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$31017 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$30184
        $auto$simplemap.cc:86:simplemap_bitop$28874


yosys> opt_dff

3.71. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys> opt_reduce

3.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.77. Executing OPT_SHARE pass.

yosys> opt_dff

3.78. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 5

yosys> opt -fast -full

3.88. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.88.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~702 debug messages>

yosys> opt_merge

3.88.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

yosys> opt_dff

3.88.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$25815 ($_DFFE_PN0P_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$22115 ($_DFFE_PN0P_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).

yosys> opt_clean

3.88.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

3.88.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.88.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~36 debug messages>

yosys> opt_merge

3.88.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_dff

3.88.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.88.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.88.10. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.89. Executing TECHMAP pass (map to technology primitives).

3.89.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.89.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~83 debug messages>

yosys> opt -sat

3.90. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.90.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.90.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.90.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.90.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.90.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.90.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.90.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.90.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.91. Executing ABC pass (technology mapping using ABC).

3.91.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$33045, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$33034, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485, arst={ }, srst={ }
  54 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11980, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11986, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11992, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11998, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12004, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12010, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12022, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12028, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12034, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12040, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12046, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12052, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12058, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12064, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12072, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12078, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12084, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12090, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12096, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12102, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12108, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12114, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12126, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12132, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12138, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12144, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12150, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12156, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12162, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12168, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12176, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12182, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12188, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12194, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12200, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11167, arst={ }, srst={ }
  293 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$30985, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10398, arst=!\rst_ni, srst={ }
  85 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10247, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10244, arst=!\rst_ni, srst={ }
  1196 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10253, arst=!\rst_ni, srst={ }
  297 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10250, arst=!\rst_ni, srst={ }
  90 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10368, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10365, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10362, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10359, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10356, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10353, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10346, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10343, arst=!\rst_ni, srst={ }
  876 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  587 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10340, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10374, arst=!\rst_ni, srst={ }
  453 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10371, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  365 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10377, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10241, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10220, arst=!\rst_ni, srst={ }
  537 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=\i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }

3.91.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$33045, asynchronously reset by !\rst_ni
Extracted 19 gates and 30 wires to a netlist network with 10 inputs and 8 outputs.

3.91.2.1. Executing ABC.

3.91.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$33034, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 6 outputs.

3.91.3.1. Executing ABC.

3.91.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 23 outputs.

3.91.4.1. Executing ABC.

3.91.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.5.1. Executing ABC.

3.91.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.91.6.1. Executing ABC.

3.91.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.7.1. Executing ABC.

3.91.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.91.8.1. Executing ABC.

3.91.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.9.1. Executing ABC.

3.91.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.91.10.1. Executing ABC.

3.91.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.11.1. Executing ABC.

3.91.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.12.1. Executing ABC.

3.91.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.13.1. Executing ABC.

3.91.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663
Extracted 28 gates and 52 wires to a netlist network with 23 inputs and 19 outputs.

3.91.14.1. Executing ABC.

3.91.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.15.1. Executing ABC.

3.91.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.91.16.1. Executing ABC.

3.91.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.17.1. Executing ABC.

3.91.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.91.18.1. Executing ABC.

3.91.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.19.1. Executing ABC.

3.91.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.91.20.1. Executing ABC.

3.91.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.21.1. Executing ABC.

3.91.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.22.1. Executing ABC.

3.91.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.23.1. Executing ABC.

3.91.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.24.1. Executing ABC.

3.91.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.25.1. Executing ABC.

3.91.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.26.1. Executing ABC.

3.91.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.27.1. Executing ABC.

3.91.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.28.1. Executing ABC.

3.91.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.29.1. Executing ABC.

3.91.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.91.30.1. Executing ABC.

3.91.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.31.1. Executing ABC.

3.91.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.32.1. Executing ABC.

3.91.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.33.1. Executing ABC.

3.91.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.34.1. Executing ABC.

3.91.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.35.1. Executing ABC.

3.91.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.36.1. Executing ABC.

3.91.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.37.1. Executing ABC.

3.91.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.38.1. Executing ABC.

3.91.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.39.1. Executing ABC.

3.91.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.40.1. Executing ABC.

3.91.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.41.1. Executing ABC.

3.91.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.42.1. Executing ABC.

3.91.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.43.1. Executing ABC.

3.91.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.44.1. Executing ABC.

3.91.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.45.1. Executing ABC.

3.91.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.91.46.1. Executing ABC.

3.91.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.47.1. Executing ABC.

3.91.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.48.1. Executing ABC.

3.91.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.49.1. Executing ABC.

3.91.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.50.1. Executing ABC.

3.91.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.51.1. Executing ABC.

3.91.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.52.1. Executing ABC.

3.91.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.53.1. Executing ABC.

3.91.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.54.1. Executing ABC.

3.91.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.55.1. Executing ABC.

3.91.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.56.1. Executing ABC.

3.91.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.57.1. Executing ABC.

3.91.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.58.1. Executing ABC.

3.91.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.59.1. Executing ABC.

3.91.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.60.1. Executing ABC.

3.91.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.61.1. Executing ABC.

3.91.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.91.62.1. Executing ABC.

3.91.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.63.1. Executing ABC.

3.91.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.64.1. Executing ABC.

3.91.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.65.1. Executing ABC.

3.91.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.66.1. Executing ABC.

3.91.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.67.1. Executing ABC.

3.91.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.68.1. Executing ABC.

3.91.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.69.1. Executing ABC.

3.91.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.70.1. Executing ABC.

3.91.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.71.1. Executing ABC.

3.91.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.72.1. Executing ABC.

3.91.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.73.1. Executing ABC.

3.91.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.74.1. Executing ABC.

3.91.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.75.1. Executing ABC.

3.91.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.91.76.1. Executing ABC.

3.91.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.91.77.1. Executing ABC.

3.91.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.78.1. Executing ABC.

3.91.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.79.1. Executing ABC.

3.91.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.80.1. Executing ABC.

3.91.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.81.1. Executing ABC.

3.91.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.82.1. Executing ABC.

3.91.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.83.1. Executing ABC.

3.91.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.84.1. Executing ABC.

3.91.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.85.1. Executing ABC.

3.91.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.91.86.1. Executing ABC.

3.91.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.87.1. Executing ABC.

3.91.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.88.1. Executing ABC.

3.91.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.89.1. Executing ABC.

3.91.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.90.1. Executing ABC.

3.91.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.91.1. Executing ABC.

3.91.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.92.1. Executing ABC.

3.91.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.93.1. Executing ABC.

3.91.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.91.94.1. Executing ABC.

3.91.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.95.1. Executing ABC.

3.91.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.96.1. Executing ABC.

3.91.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.97.1. Executing ABC.

3.91.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890
Extracted 54 gates and 100 wires to a netlist network with 45 inputs and 39 outputs.

3.91.98.1. Executing ABC.

3.91.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.99.1. Executing ABC.

3.91.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.91.100.1. Executing ABC.

3.91.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.101.1. Executing ABC.

3.91.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.91.102.1. Executing ABC.

3.91.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.103.1. Executing ABC.

3.91.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.91.104.1. Executing ABC.

3.91.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.105.1. Executing ABC.

3.91.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.106.1. Executing ABC.

3.91.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.107.1. Executing ABC.

3.91.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11980
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.108.1. Executing ABC.

3.91.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11986
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.109.1. Executing ABC.

3.91.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11992
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.110.1. Executing ABC.

3.91.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11998
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.111.1. Executing ABC.

3.91.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12004
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.112.1. Executing ABC.

3.91.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12010
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.113.1. Executing ABC.

3.91.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12022
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.91.114.1. Executing ABC.

3.91.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12028
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.115.1. Executing ABC.

3.91.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12034
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.116.1. Executing ABC.

3.91.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12040
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.117.1. Executing ABC.

3.91.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12046
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.118.1. Executing ABC.

3.91.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12052
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.119.1. Executing ABC.

3.91.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12058
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.120.1. Executing ABC.

3.91.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12064
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.121.1. Executing ABC.

3.91.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12072
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.122.1. Executing ABC.

3.91.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12078
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.123.1. Executing ABC.

3.91.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12084
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.124.1. Executing ABC.

3.91.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12090
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.125.1. Executing ABC.

3.91.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12096
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.126.1. Executing ABC.

3.91.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12102
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.127.1. Executing ABC.

3.91.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12108
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.128.1. Executing ABC.

3.91.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12114
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.129.1. Executing ABC.

3.91.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12126
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.91.130.1. Executing ABC.

3.91.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12132
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.131.1. Executing ABC.

3.91.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12138
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.132.1. Executing ABC.

3.91.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12144
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.133.1. Executing ABC.

3.91.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12150
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.134.1. Executing ABC.

3.91.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12156
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.135.1. Executing ABC.

3.91.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12162
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.136.1. Executing ABC.

3.91.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12168
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.137.1. Executing ABC.

3.91.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12176
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.138.1. Executing ABC.

3.91.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12182
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.139.1. Executing ABC.

3.91.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12188
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.140.1. Executing ABC.

3.91.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12194
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.141.1. Executing ABC.

3.91.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12200
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.142.1. Executing ABC.

3.91.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.143.1. Executing ABC.

3.91.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.144.1. Executing ABC.

3.91.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.145.1. Executing ABC.

3.91.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.91.146.1. Executing ABC.

3.91.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.147.1. Executing ABC.

3.91.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.148.1. Executing ABC.

3.91.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.149.1. Executing ABC.

3.91.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.150.1. Executing ABC.

3.91.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.151.1. Executing ABC.

3.91.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.152.1. Executing ABC.

3.91.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.153.1. Executing ABC.

3.91.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.154.1. Executing ABC.

3.91.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.155.1. Executing ABC.

3.91.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.156.1. Executing ABC.

3.91.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.157.1. Executing ABC.

3.91.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.158.1. Executing ABC.

3.91.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.159.1. Executing ABC.

3.91.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.91.160.1. Executing ABC.

3.91.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.91.161.1. Executing ABC.

3.91.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.162.1. Executing ABC.

3.91.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.163.1. Executing ABC.

3.91.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.164.1. Executing ABC.

3.91.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.165.1. Executing ABC.

3.91.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.166.1. Executing ABC.

3.91.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.167.1. Executing ABC.

3.91.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.168.1. Executing ABC.

3.91.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.169.1. Executing ABC.

3.91.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.170.1. Executing ABC.

3.91.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.171.1. Executing ABC.

3.91.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.172.1. Executing ABC.

3.91.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.173.1. Executing ABC.

3.91.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.174.1. Executing ABC.

3.91.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.91.175.1. Executing ABC.

3.91.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.176.1. Executing ABC.

3.91.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.177.1. Executing ABC.

3.91.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.178.1. Executing ABC.

3.91.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.179.1. Executing ABC.

3.91.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.180.1. Executing ABC.

3.91.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.181.1. Executing ABC.

3.91.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.182.1. Executing ABC.

3.91.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.183.1. Executing ABC.

3.91.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.184.1. Executing ABC.

3.91.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.185.1. Executing ABC.

3.91.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.186.1. Executing ABC.

3.91.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.187.1. Executing ABC.

3.91.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.188.1. Executing ABC.

3.91.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.91.189.1. Executing ABC.

3.91.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.190.1. Executing ABC.

3.91.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.191.1. Executing ABC.

3.91.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.192.1. Executing ABC.

3.91.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.193.1. Executing ABC.

3.91.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.194.1. Executing ABC.

3.91.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11167
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.91.195.1. Executing ABC.

3.91.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$30985, asynchronously reset by !\rst_ni
Extracted 262 gates and 456 wires to a netlist network with 192 inputs and 169 outputs.

3.91.196.1. Executing ABC.

3.91.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 5 outputs.

3.91.197.1. Executing ABC.

3.91.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10398, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.91.198.1. Executing ABC.

3.91.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10247, asynchronously reset by !\rst_ni
Extracted 85 gates and 103 wires to a netlist network with 17 inputs and 41 outputs.

3.91.199.1. Executing ABC.

3.91.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10244, asynchronously reset by !\rst_ni
Extracted 56 gates and 67 wires to a netlist network with 10 inputs and 16 outputs.

3.91.200.1. Executing ABC.

3.91.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10253, asynchronously reset by !\rst_ni
Extracted 1038 gates and 1368 wires to a netlist network with 329 inputs and 200 outputs.

3.91.201.1. Executing ABC.

yosys> abc -dff

3.92. Executing ABC pass (technology mapping using ABC).

3.92.1. Summary of detected clock domains:
  11 cells in clk=\clk_i, en=$abc$40017$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$40025$auto$opt_dff.cc:219:make_patterns_logic$10398, arst=!\rst_ni, srst={ }
  157 cells in clk=\clk_i, en=$abc$39771$auto$opt_dff.cc:219:make_patterns_logic$30985, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10220, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$39639$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$39210$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$39342$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$38060$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39474$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$39705$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$39672$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$39606$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$39573$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$39540$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39507$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39441$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39408$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39375$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39309$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$39276$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$39243$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$39177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$39144$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$38522$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$38714$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$38480$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37849$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$38648$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$38681$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$38780$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$38846$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$39044$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$38564$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$38747$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$38813$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$38879$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$38912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$38945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$38978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$39011$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$38438$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38396$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$38354$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38312$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$38270$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$38228$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$38186$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38144$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$38102$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$38018$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37975$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37933$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$39077$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37891$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=\i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$38606$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10346, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10365, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10353, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10356, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10359, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10362, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10368, arst=!\rst_ni, srst={ }
  559 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10250, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$40138$auto$opt_dff.cc:194:make_patterns_logic$10244, arst=!\rst_ni, srst={ }
  67 cells in clk=\clk_i, en=$abc$40067$auto$opt_dff.cc:194:make_patterns_logic$10247, arst=!\rst_ni, srst={ }
  740 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10340, arst=!\rst_ni, srst={ }
  85 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10374, arst=!\rst_ni, srst={ }
  841 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10371, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  496 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10377, arst=!\rst_ni, srst={ }
  66 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10241, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10343, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$39738$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11167, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  534 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$39111$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255, arst={ }, srst={ }
  871 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33142$auto$opt_dff.cc:219:make_patterns_logic$33045, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$33163$auto$opt_dff.cc:219:make_patterns_logic$33034, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33222$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$33255$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33289$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$33322$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33356$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$33389$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33423$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33456$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$33489$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$33522$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33559$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$33586$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33614$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$33641$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33669$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$33696$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$33724$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33751$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33778$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33805$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33832$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33859$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33886$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33913$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33940$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33967$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33995$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34022$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34049$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34076$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34103$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34130$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$34157$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34184$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34211$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34238$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34265$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34292$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34319$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34346$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34373$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34400$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34428$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34455$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34482$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34509$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34536$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34563$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$34590$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34617$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34644$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34671$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34698$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34725$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34752$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34779$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34806$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34833$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34861$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34888$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34915$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34942$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34969$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34996$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$35023$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35050$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35077$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35104$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35131$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35158$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35185$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35212$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35239$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35266$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35299$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35332$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35365$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35398$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35431$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35464$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35497$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35530$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35564$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35597$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35630$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35663$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35696$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35729$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$35762$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35795$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35829$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$35862$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$35895$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485, arst={ }, srst={ }
  37 cells in clk=\clk_i, en=$abc$35928$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$35996$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$36038$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36081$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$36123$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36166$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$36208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$36251$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36293$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36335$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36377$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11980, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36419$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11986, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36461$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11992, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36503$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11998, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36545$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12004, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36587$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12010, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36629$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12022, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36672$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12028, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36714$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12034, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36756$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12040, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36798$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12046, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12052, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36882$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12058, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$36924$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12064, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36966$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12072, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37008$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12078, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37050$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12084, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37092$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12090, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37134$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12096, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37176$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12102, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37218$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12108, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37260$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12114, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37302$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12126, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37345$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12132, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37387$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12138, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37429$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12144, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37471$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12150, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37513$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12156, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37555$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12162, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$37597$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12168, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37639$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12176, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37681$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12182, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37723$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12188, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37765$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12194, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$37807$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12200, arst={ }, srst={ }
  1240 cells in clk=\clk_i, en=$abc$40186$auto$opt_dff.cc:194:make_patterns_logic$10253, arst=!\rst_ni, srst={ }

3.92.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40017$auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 5 outputs.

3.92.2.1. Executing ABC.

3.92.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40025$auto$opt_dff.cc:219:make_patterns_logic$10398, asynchronously reset by !\rst_ni
Extracted 33 gates and 38 wires to a netlist network with 5 inputs and 9 outputs.

3.92.3.1. Executing ABC.

3.92.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39771$auto$opt_dff.cc:219:make_patterns_logic$30985, asynchronously reset by !\rst_ni
Extracted 157 gates and 289 wires to a netlist network with 131 inputs and 103 outputs.

3.92.4.1. Executing ABC.

3.92.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.5.1. Executing ABC.

3.92.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.6.1. Executing ABC.

3.92.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10220, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.92.7.1. Executing ABC.

3.92.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.92.8.1. Executing ABC.

3.92.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39639$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 12 outputs.

3.92.9.1. Executing ABC.

3.92.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39210$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.92.10.1. Executing ABC.

3.92.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39342$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 12 outputs.

3.92.11.1. Executing ABC.

3.92.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38060$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.92.12.1. Executing ABC.

3.92.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39474$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.92.13.1. Executing ABC.

3.92.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39705$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 12 outputs.

3.92.14.1. Executing ABC.

3.92.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39672$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.92.15.1. Executing ABC.

3.92.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39606$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.92.16.1. Executing ABC.

3.92.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39573$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.92.17.1. Executing ABC.

3.92.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39540$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.92.18.1. Executing ABC.

3.92.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39507$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.92.19.1. Executing ABC.

3.92.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39441$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.92.20.1. Executing ABC.

3.92.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39408$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.92.21.1. Executing ABC.

3.92.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39375$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 12 outputs.

3.92.22.1. Executing ABC.

3.92.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39309$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 12 outputs.

3.92.23.1. Executing ABC.

3.92.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39276$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.92.24.1. Executing ABC.

3.92.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39243$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.92.25.1. Executing ABC.

3.92.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 12 outputs.

3.92.26.1. Executing ABC.

3.92.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39144$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.92.27.1. Executing ABC.

3.92.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.92.28.1. Executing ABC.

3.92.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38522$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.29.1. Executing ABC.

3.92.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38714$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 12 outputs.

3.92.30.1. Executing ABC.

3.92.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38480$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 18 outputs.

3.92.31.1. Executing ABC.

3.92.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37849$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.92.32.1. Executing ABC.

3.92.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38648$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 12 outputs.

3.92.33.1. Executing ABC.

3.92.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38681$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 12 outputs.

3.92.34.1. Executing ABC.

3.92.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38780$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.92.35.1. Executing ABC.

3.92.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38846$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.92.36.1. Executing ABC.

3.92.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39044$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 11 outputs.

3.92.37.1. Executing ABC.

3.92.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38564$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.92.38.1. Executing ABC.

3.92.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38747$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.92.39.1. Executing ABC.

3.92.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38813$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.92.40.1. Executing ABC.

3.92.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38879$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.92.41.1. Executing ABC.

3.92.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 12 outputs.

3.92.42.1. Executing ABC.

3.92.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.92.43.1. Executing ABC.

3.92.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 12 outputs.

3.92.44.1. Executing ABC.

3.92.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39011$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.92.45.1. Executing ABC.

3.92.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38438$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.46.1. Executing ABC.

3.92.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38396$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.92.47.1. Executing ABC.

3.92.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38354$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.48.1. Executing ABC.

3.92.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38312$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.92.49.1. Executing ABC.

3.92.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38270$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.50.1. Executing ABC.

3.92.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38228$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.92.51.1. Executing ABC.

3.92.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38186$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.52.1. Executing ABC.

3.92.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38144$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.92.53.1. Executing ABC.

3.92.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38102$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.54.1. Executing ABC.

3.92.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38018$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 16 outputs.

3.92.55.1. Executing ABC.

3.92.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37975$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 15 outputs.

3.92.56.1. Executing ABC.

3.92.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37933$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.57.1. Executing ABC.

3.92.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39077$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.92.58.1. Executing ABC.

3.92.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37891$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.59.1. Executing ABC.

3.92.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 42 gates and 113 wires to a netlist network with 70 inputs and 32 outputs.

3.92.60.1. Executing ABC.

3.92.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.92.61.1. Executing ABC.

3.92.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.62.1. Executing ABC.

3.92.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38606$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.63.1. Executing ABC.

3.92.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.64.1. Executing ABC.

3.92.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10346, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.92.65.1. Executing ABC.

3.92.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10365, asynchronously reset by !\rst_ni
Extracted 22 gates and 26 wires to a netlist network with 3 inputs and 3 outputs.

3.92.66.1. Executing ABC.

3.92.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10353, asynchronously reset by !\rst_ni
Extracted 76 gates and 108 wires to a netlist network with 30 inputs and 54 outputs.

3.92.67.1. Executing ABC.

3.92.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10356, asynchronously reset by !\rst_ni
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 8 outputs.

3.92.68.1. Executing ABC.

3.92.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10359, asynchronously reset by !\rst_ni
Extracted 95 gates and 106 wires to a netlist network with 11 inputs and 2 outputs.

3.92.69.1. Executing ABC.

3.92.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10362, asynchronously reset by !\rst_ni
Extracted 40 gates and 61 wires to a netlist network with 20 inputs and 12 outputs.

3.92.70.1. Executing ABC.

3.92.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10368, asynchronously reset by !\rst_ni
Extracted 88 gates and 111 wires to a netlist network with 22 inputs and 41 outputs.

3.92.71.1. Executing ABC.

3.92.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10250, asynchronously reset by !\rst_ni
Extracted 559 gates and 1081 wires to a netlist network with 521 inputs and 25 outputs.

3.92.72.1. Executing ABC.

3.92.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40138$auto$opt_dff.cc:194:make_patterns_logic$10244, asynchronously reset by !\rst_ni
Extracted 43 gates and 50 wires to a netlist network with 7 inputs and 15 outputs.

3.92.73.1. Executing ABC.

3.92.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40067$auto$opt_dff.cc:194:make_patterns_logic$10247, asynchronously reset by !\rst_ni
Extracted 67 gates and 81 wires to a netlist network with 14 inputs and 41 outputs.

3.92.74.1. Executing ABC.

3.92.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10340, asynchronously reset by !\rst_ni
Extracted 709 gates and 893 wires to a netlist network with 182 inputs and 119 outputs.

3.92.75.1. Executing ABC.

3.92.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10374, asynchronously reset by !\rst_ni
Extracted 85 gates and 101 wires to a netlist network with 15 inputs and 40 outputs.

3.92.76.1. Executing ABC.

3.92.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10371, asynchronously reset by !\rst_ni
Extracted 841 gates and 1650 wires to a netlist network with 808 inputs and 31 outputs.

3.92.77.1. Executing ABC.

3.92.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10384, asynchronously reset by !\rst_ni
Extracted 19 gates and 31 wires to a netlist network with 11 inputs and 6 outputs.

3.92.78.1. Executing ABC.

3.92.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10377, asynchronously reset by !\rst_ni
Extracted 496 gates and 956 wires to a netlist network with 459 inputs and 27 outputs.

3.92.79.1. Executing ABC.

3.92.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10241, asynchronously reset by !\rst_ni
Extracted 66 gates and 81 wires to a netlist network with 14 inputs and 23 outputs.

3.92.80.1. Executing ABC.

3.92.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.92.81.1. Executing ABC.

3.92.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.92.82.1. Executing ABC.

3.92.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10343, asynchronously reset by !\rst_ni
Extracted 25 gates and 31 wires to a netlist network with 5 inputs and 10 outputs.

3.92.83.1. Executing ABC.

3.92.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39738$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11167
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.84.1. Executing ABC.

3.92.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.85.1. Executing ABC.

3.92.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.86.1. Executing ABC.

3.92.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.87.1. Executing ABC.

3.92.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.92.88.1. Executing ABC.

3.92.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.92.89.1. Executing ABC.

3.92.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.92.90.1. Executing ABC.

3.92.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.92.91.1. Executing ABC.

3.92.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 534 gates and 654 wires to a netlist network with 118 inputs and 60 outputs.

3.92.92.1. Executing ABC.

3.92.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39111$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.92.93.1. Executing ABC.

3.92.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 871 gates and 1041 wires to a netlist network with 168 inputs and 194 outputs.

3.92.94.1. Executing ABC.

3.92.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33142$auto$opt_dff.cc:219:make_patterns_logic$33045, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 10 outputs.

3.92.95.1. Executing ABC.

3.92.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33163$auto$opt_dff.cc:219:make_patterns_logic$33034, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 7 outputs.

3.92.96.1. Executing ABC.

3.92.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.92.97.1. Executing ABC.

3.92.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33222$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.98.1. Executing ABC.

3.92.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33255$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.92.99.1. Executing ABC.

3.92.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33289$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.100.1. Executing ABC.

3.92.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33322$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.92.101.1. Executing ABC.

3.92.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33356$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.102.1. Executing ABC.

3.92.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33389$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.92.103.1. Executing ABC.

3.92.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33423$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.104.1. Executing ABC.

3.92.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33456$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.105.1. Executing ABC.

3.92.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33489$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.92.106.1. Executing ABC.

3.92.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33522$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.107.1. Executing ABC.

3.92.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33559$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.108.1. Executing ABC.

3.92.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33586$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.109.1. Executing ABC.

3.92.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33614$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.110.1. Executing ABC.

3.92.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33641$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.111.1. Executing ABC.

3.92.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33669$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.112.1. Executing ABC.

3.92.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33696$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.113.1. Executing ABC.

3.92.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33724$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.114.1. Executing ABC.

3.92.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33751$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.115.1. Executing ABC.

3.92.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33778$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.116.1. Executing ABC.

3.92.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33805$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.117.1. Executing ABC.

3.92.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33832$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.118.1. Executing ABC.

3.92.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33859$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.119.1. Executing ABC.

3.92.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33886$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.120.1. Executing ABC.

3.92.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33913$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.121.1. Executing ABC.

3.92.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33940$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.122.1. Executing ABC.

3.92.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33967$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.123.1. Executing ABC.

3.92.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33995$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.124.1. Executing ABC.

3.92.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34022$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.125.1. Executing ABC.

3.92.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34049$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.126.1. Executing ABC.

3.92.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34076$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.127.1. Executing ABC.

3.92.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34103$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.128.1. Executing ABC.

3.92.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34130$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.129.1. Executing ABC.

3.92.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34157$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.130.1. Executing ABC.

3.92.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34184$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.131.1. Executing ABC.

3.92.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34211$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.132.1. Executing ABC.

3.92.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34238$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.133.1. Executing ABC.

3.92.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34265$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.134.1. Executing ABC.

3.92.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34292$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.135.1. Executing ABC.

3.92.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34319$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.136.1. Executing ABC.

3.92.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34346$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.137.1. Executing ABC.

3.92.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34373$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.138.1. Executing ABC.

3.92.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34400$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.139.1. Executing ABC.

3.92.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34428$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.140.1. Executing ABC.

3.92.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34455$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.141.1. Executing ABC.

3.92.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34482$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.142.1. Executing ABC.

3.92.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34509$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.143.1. Executing ABC.

3.92.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34536$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.144.1. Executing ABC.

3.92.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34563$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.145.1. Executing ABC.

3.92.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34590$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.146.1. Executing ABC.

3.92.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34617$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.147.1. Executing ABC.

3.92.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34644$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.148.1. Executing ABC.

3.92.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34671$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.149.1. Executing ABC.

3.92.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34698$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.150.1. Executing ABC.

3.92.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34725$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.151.1. Executing ABC.

3.92.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34752$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.152.1. Executing ABC.

3.92.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34779$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.153.1. Executing ABC.

3.92.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34806$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.154.1. Executing ABC.

3.92.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34833$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.155.1. Executing ABC.

3.92.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34861$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.156.1. Executing ABC.

3.92.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34888$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.157.1. Executing ABC.

3.92.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34915$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.158.1. Executing ABC.

3.92.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34942$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.159.1. Executing ABC.

3.92.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34969$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.160.1. Executing ABC.

3.92.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34996$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.161.1. Executing ABC.

3.92.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35023$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.92.162.1. Executing ABC.

3.92.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35050$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.163.1. Executing ABC.

3.92.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35077$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.164.1. Executing ABC.

3.92.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35104$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.165.1. Executing ABC.

3.92.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35131$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.166.1. Executing ABC.

3.92.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35158$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.167.1. Executing ABC.

3.92.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35185$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.168.1. Executing ABC.

3.92.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35212$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.169.1. Executing ABC.

3.92.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35239$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.92.170.1. Executing ABC.

3.92.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35266$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.171.1. Executing ABC.

3.92.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35299$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.172.1. Executing ABC.

3.92.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35332$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.173.1. Executing ABC.

3.92.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35365$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.174.1. Executing ABC.

3.92.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35398$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.175.1. Executing ABC.

3.92.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35431$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.176.1. Executing ABC.

3.92.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35464$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.177.1. Executing ABC.

3.92.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35497$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.178.1. Executing ABC.

3.92.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35530$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.179.1. Executing ABC.

3.92.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35564$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.180.1. Executing ABC.

3.92.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35597$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.181.1. Executing ABC.

3.92.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35630$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.182.1. Executing ABC.

3.92.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35663$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.183.1. Executing ABC.

3.92.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35696$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.184.1. Executing ABC.

3.92.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35729$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.185.1. Executing ABC.

3.92.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35762$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.92.186.1. Executing ABC.

3.92.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35795$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.187.1. Executing ABC.

3.92.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35829$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.92.188.1. Executing ABC.

3.92.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35862$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.92.189.1. Executing ABC.

3.92.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35895$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.92.190.1. Executing ABC.

3.92.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35928$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890
Extracted 37 gates and 64 wires to a netlist network with 27 inputs and 23 outputs.

3.92.191.1. Executing ABC.

3.92.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35996$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.192.1. Executing ABC.

3.92.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36038$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.92.193.1. Executing ABC.

3.92.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36081$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.194.1. Executing ABC.

3.92.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36123$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.92.195.1. Executing ABC.

3.92.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36166$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.196.1. Executing ABC.

3.92.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.92.197.1. Executing ABC.

3.92.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36251$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.92.198.1. Executing ABC.

3.92.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36293$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.199.1. Executing ABC.

3.92.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36335$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.200.1. Executing ABC.

3.92.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36377$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11980
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.92.201.1. Executing ABC.

yosys> abc -dff

3.93. Executing ABC pass (technology mapping using ABC).

3.93.1. Summary of detected clock domains:
  8 cells in clk=\clk_i, en=$abc$41269$abc$40017$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$41315$abc$39771$auto$opt_dff.cc:219:make_patterns_logic$30985, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=$abc$41474$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$41480$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$41486$auto$opt_dff.cc:194:make_patterns_logic$10220, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$41493$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$41502$abc$39639$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$41536$abc$39210$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$41569$abc$39342$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$41645$abc$39474$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$41678$abc$39705$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$41712$abc$39672$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$41745$abc$39606$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$41778$abc$39573$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$41811$abc$39540$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$41844$abc$39507$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$41877$abc$39441$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$41910$abc$39408$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$41943$abc$39375$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$41977$abc$39309$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42011$abc$39276$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$42044$abc$39243$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$42077$abc$39177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$42144$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$42193$abc$38714$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$42227$abc$38480$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$42316$abc$38648$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$42350$abc$38681$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$42384$abc$38780$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$42417$abc$38846$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$42450$abc$39044$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42528$abc$38747$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42561$abc$38813$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$42594$abc$38879$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$42627$abc$38912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42661$abc$38945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$42694$abc$38978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$42728$abc$39011$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$42761$abc$38438$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$42803$abc$38396$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$42846$abc$38354$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$42888$abc$38312$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$42930$abc$38270$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$42972$abc$38228$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$43014$abc$38186$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$43056$abc$38144$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43098$abc$38102$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$43140$abc$38018$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$43184$abc$37975$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$43269$abc$39077$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$43344$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$43389$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$42483$abc$38564$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$43396$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$43444$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$43450$auto$opt_dff.cc:194:make_patterns_logic$10346, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$43455$auto$opt_dff.cc:194:make_patterns_logic$10365, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$43551$auto$opt_dff.cc:219:make_patterns_logic$10356, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$43638$auto$opt_dff.cc:194:make_patterns_logic$10362, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=$abc$43688$auto$opt_dff.cc:194:make_patterns_logic$10368, arst=!\rst_ni, srst={ }
  561 cells in clk=\clk_i, en=$abc$43764$auto$opt_dff.cc:194:make_patterns_logic$10250, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$44818$abc$40138$auto$opt_dff.cc:194:make_patterns_logic$10244, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$41281$abc$40025$auto$opt_dff.cc:219:make_patterns_logic$10398, arst=!\rst_ni, srst={ }
  441 cells in clk=\clk_i, en=$abc$44936$auto$opt_dff.cc:219:make_patterns_logic$10340, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$45575$auto$opt_dff.cc:194:make_patterns_logic$10374, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$47298$auto$opt_dff.cc:219:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  636 cells in clk=\clk_i, en=$abc$47314$auto$opt_dff.cc:194:make_patterns_logic$10377, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$41603$abc$38060$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43227$abc$37933$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$42273$abc$37849$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$42151$abc$38522$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43302$abc$37891$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42111$abc$39144$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261, arst={ }, srst={ }
  52 cells in clk=\clk_i, en=$abc$48238$auto$opt_dff.cc:194:make_patterns_logic$10241, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$48294$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$48302$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$48310$auto$opt_dff.cc:194:make_patterns_logic$10343, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$44865$abc$40067$auto$opt_dff.cc:194:make_patterns_logic$10247, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$43402$abc$38606$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$48370$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$48376$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$48382$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$48388$u_reg.intg_err, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$48615$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$48622$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$48628$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  435 cells in clk=\clk_i, en=$abc$43566$auto$opt_dff.cc:194:make_patterns_logic$10359, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=$abc$43475$auto$opt_dff.cc:219:make_patterns_logic$10353, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$48337$abc$39738$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11167, arst={ }, srst={ }
  675 cells in clk=\clk_i, en=$abc$45649$auto$opt_dff.cc:194:make_patterns_logic$10371, arst=!\rst_ni, srst={ }
  683 cells in clk=\clk_i, en=$abc$48638$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$49175$abc$39111$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255, arst={ }, srst={ }
  1300 cells in clk=\clk_i, en=$abc$40186$auto$opt_dff.cc:194:make_patterns_logic$10253, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$50133$abc$33142$auto$opt_dff.cc:219:make_patterns_logic$33045, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$50146$abc$33163$auto$opt_dff.cc:219:make_patterns_logic$33034, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$50156$abc$33177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$50190$abc$33222$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$50223$abc$33255$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$50257$abc$33289$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$50290$abc$33322$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$50324$abc$33356$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50357$abc$33389$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50391$abc$33423$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$50424$abc$33456$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$50457$abc$33489$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50490$abc$33522$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$50518$abc$33559$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50545$abc$33586$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50573$abc$33614$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50600$abc$33641$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50628$abc$33669$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50655$abc$33696$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$50683$abc$33724$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50711$abc$33751$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50738$abc$33778$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50765$abc$33805$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50792$abc$33832$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50819$abc$33859$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50846$abc$33886$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50873$abc$33913$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50900$abc$33940$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50927$abc$33967$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50954$abc$33995$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50981$abc$34022$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51008$abc$34049$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51035$abc$34076$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51062$abc$34103$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51089$abc$34130$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$51116$abc$34157$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51144$abc$34184$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51171$abc$34211$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51198$abc$34238$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51225$abc$34265$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51252$abc$34292$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51279$abc$34319$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51306$abc$34346$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51333$abc$34373$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51360$abc$34400$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51387$abc$34428$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51414$abc$34455$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51441$abc$34482$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51468$abc$34509$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51495$abc$34536$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51522$abc$34563$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$51549$abc$34590$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51577$abc$34617$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51604$abc$34644$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51631$abc$34671$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51658$abc$34698$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51685$abc$34725$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51712$abc$34752$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51739$abc$34779$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51766$abc$34806$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51793$abc$34833$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51820$abc$34861$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51847$abc$34888$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51874$abc$34915$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51901$abc$34942$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51928$abc$34969$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51955$abc$34996$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$51982$abc$35023$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$52010$abc$35050$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52037$abc$35077$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$52064$abc$35104$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$52091$abc$35131$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$52118$abc$35158$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52145$abc$35185$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$52172$abc$35212$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$52199$abc$35239$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$52226$abc$35266$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$52259$abc$35299$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$52292$abc$35332$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$52325$abc$35365$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$52358$abc$35398$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$52391$abc$35431$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$52424$abc$35464$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$52457$abc$35497$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$52490$abc$35530$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$52523$abc$35564$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$52556$abc$35597$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$52589$abc$35630$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$52622$abc$35663$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$52655$abc$35696$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$52688$abc$35729$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$52721$abc$35762$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$52755$abc$35795$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$52788$abc$35829$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$52821$abc$35862$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$52855$abc$35895$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485, arst={ }, srst={ }
  269 cells in clk=\clk_i, en=$abc$52889$abc$35928$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$52940$abc$35996$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$52982$abc$36038$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$53025$abc$36081$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$53067$abc$36123$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$53110$abc$36166$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$53152$abc$36208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$53195$abc$36251$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$53238$abc$36293$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$53280$abc$36335$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36419$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11986, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36461$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11992, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36503$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11998, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36545$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12004, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36587$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12010, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36629$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12022, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36672$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12028, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36714$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12034, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$36756$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12040, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36798$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12046, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12052, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36882$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12058, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$36924$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12064, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36966$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12072, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37008$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12078, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37050$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12084, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37092$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12090, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37134$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12096, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37176$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12102, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37218$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12108, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37260$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12114, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37302$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12126, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37345$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12132, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37387$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12138, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37429$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12144, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37471$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12150, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37513$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12156, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37555$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12162, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$37597$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12168, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37639$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12176, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37681$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12182, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37723$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12188, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37765$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12194, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$37807$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12200, arst={ }, srst={ }
  882 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$53322$abc$36377$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11980, arst={ }, srst={ }

3.93.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41269$abc$40017$auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.93.2.1. Executing ABC.

3.93.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41315$abc$39771$auto$opt_dff.cc:219:make_patterns_logic$30985, asynchronously reset by !\rst_ni
Extracted 224 gates and 394 wires to a netlist network with 170 inputs and 108 outputs.

3.93.3.1. Executing ABC.

3.93.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41474$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 44 gates and 113 wires to a netlist network with 69 inputs and 31 outputs.

3.93.4.1. Executing ABC.

3.93.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41480$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 3 outputs.

3.93.5.1. Executing ABC.

3.93.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41486$auto$opt_dff.cc:194:make_patterns_logic$10220, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.93.6.1. Executing ABC.

3.93.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41493$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.93.7.1. Executing ABC.

3.93.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41502$abc$39639$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 12 outputs.

3.93.8.1. Executing ABC.

3.93.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41536$abc$39210$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 12 outputs.

3.93.9.1. Executing ABC.

3.93.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41569$abc$39342$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 11 outputs.

3.93.10.1. Executing ABC.

3.93.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41645$abc$39474$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 12 outputs.

3.93.11.1. Executing ABC.

3.93.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41678$abc$39705$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 12 outputs.

3.93.12.1. Executing ABC.

3.93.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41712$abc$39672$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.93.13.1. Executing ABC.

3.93.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41745$abc$39606$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.93.14.1. Executing ABC.

3.93.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41778$abc$39573$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.93.15.1. Executing ABC.

3.93.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41811$abc$39540$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 12 outputs.

3.93.16.1. Executing ABC.

3.93.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41844$abc$39507$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.93.17.1. Executing ABC.

3.93.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41877$abc$39441$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.93.18.1. Executing ABC.

3.93.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41910$abc$39408$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.93.19.1. Executing ABC.

3.93.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41943$abc$39375$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.93.20.1. Executing ABC.

3.93.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41977$abc$39309$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 11 outputs.

3.93.21.1. Executing ABC.

3.93.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42011$abc$39276$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.93.22.1. Executing ABC.

3.93.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42044$abc$39243$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.93.23.1. Executing ABC.

3.93.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42077$abc$39177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 12 outputs.

3.93.24.1. Executing ABC.

3.93.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42144$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.93.25.1. Executing ABC.

3.93.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42193$abc$38714$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 11 outputs.

3.93.26.1. Executing ABC.

3.93.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42227$abc$38480$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 14 outputs.

3.93.27.1. Executing ABC.

3.93.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42316$abc$38648$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 12 outputs.

3.93.28.1. Executing ABC.

3.93.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42350$abc$38681$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 11 outputs.

3.93.29.1. Executing ABC.

3.93.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42384$abc$38780$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 12 outputs.

3.93.30.1. Executing ABC.

3.93.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42417$abc$38846$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.93.31.1. Executing ABC.

3.93.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42450$abc$39044$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 12 outputs.

3.93.32.1. Executing ABC.

3.93.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42528$abc$38747$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.93.33.1. Executing ABC.

3.93.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42561$abc$38813$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 12 outputs.

3.93.34.1. Executing ABC.

3.93.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42594$abc$38879$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 12 outputs.

3.93.35.1. Executing ABC.

3.93.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42627$abc$38912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 11 outputs.

3.93.36.1. Executing ABC.

3.93.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42661$abc$38945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 13 outputs.

3.93.37.1. Executing ABC.

3.93.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42694$abc$38978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 11 outputs.

3.93.38.1. Executing ABC.

3.93.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42728$abc$39011$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.93.39.1. Executing ABC.

3.93.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42761$abc$38438$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 15 outputs.

3.93.40.1. Executing ABC.

3.93.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42803$abc$38396$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 14 outputs.

3.93.41.1. Executing ABC.

3.93.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42846$abc$38354$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 17 outputs.

3.93.42.1. Executing ABC.

3.93.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42888$abc$38312$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 14 outputs.

3.93.43.1. Executing ABC.

3.93.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42930$abc$38270$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 14 outputs.

3.93.44.1. Executing ABC.

3.93.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42972$abc$38228$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 14 outputs.

3.93.45.1. Executing ABC.

3.93.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43014$abc$38186$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 15 outputs.

3.93.46.1. Executing ABC.

3.93.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43056$abc$38144$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 14 outputs.

3.93.47.1. Executing ABC.

3.93.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43098$abc$38102$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 14 outputs.

3.93.48.1. Executing ABC.

3.93.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43140$abc$38018$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 15 outputs.

3.93.49.1. Executing ABC.

3.93.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43184$abc$37975$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 14 outputs.

3.93.50.1. Executing ABC.

3.93.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43269$abc$39077$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.93.51.1. Executing ABC.

3.93.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43344$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 50 gates and 126 wires to a netlist network with 76 inputs and 34 outputs.

3.93.52.1. Executing ABC.

3.93.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43389$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.93.53.1. Executing ABC.

3.93.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42483$abc$38564$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 14 outputs.

3.93.54.1. Executing ABC.

3.93.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43396$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 3 outputs.

3.93.55.1. Executing ABC.

3.93.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43444$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.93.56.1. Executing ABC.

3.93.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43450$auto$opt_dff.cc:194:make_patterns_logic$10346, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.93.57.1. Executing ABC.

3.93.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43455$auto$opt_dff.cc:194:make_patterns_logic$10365, asynchronously reset by !\rst_ni
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 3 outputs.

3.93.58.1. Executing ABC.

3.93.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43551$auto$opt_dff.cc:219:make_patterns_logic$10356, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.93.59.1. Executing ABC.

3.93.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43638$auto$opt_dff.cc:194:make_patterns_logic$10362, asynchronously reset by !\rst_ni
Extracted 70 gates and 114 wires to a netlist network with 44 inputs and 10 outputs.

3.93.60.1. Executing ABC.

3.93.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43688$auto$opt_dff.cc:194:make_patterns_logic$10368, asynchronously reset by !\rst_ni
Extracted 71 gates and 86 wires to a netlist network with 15 inputs and 39 outputs.

3.93.61.1. Executing ABC.

3.93.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43764$auto$opt_dff.cc:194:make_patterns_logic$10250, asynchronously reset by !\rst_ni
Extracted 561 gates and 1003 wires to a netlist network with 442 inputs and 107 outputs.

3.93.62.1. Executing ABC.

3.93.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44818$abc$40138$auto$opt_dff.cc:194:make_patterns_logic$10244, asynchronously reset by !\rst_ni
Extracted 45 gates and 53 wires to a netlist network with 8 inputs and 16 outputs.

3.93.63.1. Executing ABC.

3.93.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41281$abc$40025$auto$opt_dff.cc:219:make_patterns_logic$10398, asynchronously reset by !\rst_ni
Extracted 38 gates and 50 wires to a netlist network with 12 inputs and 8 outputs.

3.93.64.1. Executing ABC.

3.93.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44936$auto$opt_dff.cc:219:make_patterns_logic$10340, asynchronously reset by !\rst_ni
Extracted 441 gates and 587 wires to a netlist network with 146 inputs and 98 outputs.

3.93.65.1. Executing ABC.

3.93.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45575$auto$opt_dff.cc:194:make_patterns_logic$10374, asynchronously reset by !\rst_ni
Extracted 72 gates and 90 wires to a netlist network with 18 inputs and 43 outputs.

3.93.66.1. Executing ABC.

3.93.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47298$auto$opt_dff.cc:219:make_patterns_logic$10384, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.93.67.1. Executing ABC.

3.93.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47314$auto$opt_dff.cc:194:make_patterns_logic$10377, asynchronously reset by !\rst_ni
Extracted 636 gates and 1085 wires to a netlist network with 449 inputs and 93 outputs.

3.93.68.1. Executing ABC.

3.93.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41603$abc$38060$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 15 outputs.

3.93.69.1. Executing ABC.

3.93.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43227$abc$37933$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 14 outputs.

3.93.70.1. Executing ABC.

3.93.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42273$abc$37849$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 15 outputs.

3.93.71.1. Executing ABC.

3.93.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42151$abc$38522$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 15 outputs.

3.93.72.1. Executing ABC.

3.93.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43302$abc$37891$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 14 outputs.

3.93.73.1. Executing ABC.

3.93.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42111$abc$39144$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.93.74.1. Executing ABC.

3.93.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48238$auto$opt_dff.cc:194:make_patterns_logic$10241, asynchronously reset by !\rst_ni
Extracted 52 gates and 67 wires to a netlist network with 15 inputs and 22 outputs.

3.93.75.1. Executing ABC.

3.93.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48294$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.93.76.1. Executing ABC.

3.93.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48302$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.93.77.1. Executing ABC.

3.93.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48310$auto$opt_dff.cc:194:make_patterns_logic$10343, asynchronously reset by !\rst_ni
Extracted 29 gates and 35 wires to a netlist network with 6 inputs and 10 outputs.

3.93.78.1. Executing ABC.

3.93.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44865$abc$40067$auto$opt_dff.cc:194:make_patterns_logic$10247, asynchronously reset by !\rst_ni
Extracted 72 gates and 88 wires to a netlist network with 16 inputs and 40 outputs.

3.93.79.1. Executing ABC.

3.93.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43402$abc$38606$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 14 outputs.

3.93.80.1. Executing ABC.

3.93.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48370$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 2 outputs.

3.93.81.1. Executing ABC.

3.93.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48376$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.93.82.1. Executing ABC.

3.93.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48382$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.93.83.1. Executing ABC.

3.93.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48388$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.93.84.1. Executing ABC.

3.93.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48615$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.93.85.1. Executing ABC.

3.93.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48622$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.93.86.1. Executing ABC.

3.93.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48628$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.93.87.1. Executing ABC.

3.93.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43566$auto$opt_dff.cc:194:make_patterns_logic$10359, asynchronously reset by !\rst_ni
Extracted 435 gates and 703 wires to a netlist network with 268 inputs and 13 outputs.

3.93.88.1. Executing ABC.

3.93.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43475$auto$opt_dff.cc:219:make_patterns_logic$10353, asynchronously reset by !\rst_ni
Extracted 81 gates and 128 wires to a netlist network with 47 inputs and 59 outputs.

3.93.89.1. Executing ABC.

3.93.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48337$abc$39738$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11167
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.93.90.1. Executing ABC.

3.93.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45649$auto$opt_dff.cc:194:make_patterns_logic$10371, asynchronously reset by !\rst_ni
Extracted 675 gates and 1234 wires to a netlist network with 559 inputs and 191 outputs.

3.93.91.1. Executing ABC.

3.93.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48638$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 683 gates and 925 wires to a netlist network with 242 inputs and 58 outputs.

3.93.92.1. Executing ABC.

3.93.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49175$abc$39111$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.93.93.1. Executing ABC.

3.93.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40186$auto$opt_dff.cc:194:make_patterns_logic$10253, asynchronously reset by !\rst_ni
Extracted 1142 gates and 1519 wires to a netlist network with 377 inputs and 200 outputs.

3.93.94.1. Executing ABC.

3.93.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50133$abc$33142$auto$opt_dff.cc:219:make_patterns_logic$33045, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.93.95.1. Executing ABC.

3.93.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50146$abc$33163$auto$opt_dff.cc:219:make_patterns_logic$33034, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.93.96.1. Executing ABC.

3.93.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50156$abc$33177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 13 outputs.

3.93.97.1. Executing ABC.

3.93.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50190$abc$33222$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.98.1. Executing ABC.

3.93.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50223$abc$33255$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.93.99.1. Executing ABC.

3.93.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50257$abc$33289$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.93.100.1. Executing ABC.

3.93.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50290$abc$33322$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.101.1. Executing ABC.

3.93.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50324$abc$33356$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.102.1. Executing ABC.

3.93.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50357$abc$33389$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.93.103.1. Executing ABC.

3.93.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50391$abc$33423$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.93.104.1. Executing ABC.

3.93.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50424$abc$33456$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 11 outputs.

3.93.105.1. Executing ABC.

3.93.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50457$abc$33489$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 11 outputs.

3.93.106.1. Executing ABC.

3.93.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50490$abc$33522$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 9 outputs.

3.93.107.1. Executing ABC.

3.93.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50518$abc$33559$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 25 outputs.

3.93.108.1. Executing ABC.

3.93.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50545$abc$33586$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.109.1. Executing ABC.

3.93.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50573$abc$33614$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.110.1. Executing ABC.

3.93.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50600$abc$33641$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.111.1. Executing ABC.

3.93.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50628$abc$33669$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.112.1. Executing ABC.

3.93.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50655$abc$33696$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.113.1. Executing ABC.

3.93.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50683$abc$33724$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.93.114.1. Executing ABC.

3.93.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50711$abc$33751$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.115.1. Executing ABC.

3.93.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50738$abc$33778$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.116.1. Executing ABC.

3.93.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50765$abc$33805$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.117.1. Executing ABC.

3.93.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50792$abc$33832$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.118.1. Executing ABC.

3.93.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50819$abc$33859$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.119.1. Executing ABC.

3.93.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50846$abc$33886$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.120.1. Executing ABC.

3.93.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50873$abc$33913$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.121.1. Executing ABC.

3.93.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50900$abc$33940$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.122.1. Executing ABC.

3.93.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50927$abc$33967$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.123.1. Executing ABC.

3.93.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50954$abc$33995$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.124.1. Executing ABC.

3.93.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50981$abc$34022$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.125.1. Executing ABC.

3.93.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51008$abc$34049$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.126.1. Executing ABC.

3.93.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51035$abc$34076$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.127.1. Executing ABC.

3.93.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51062$abc$34103$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.128.1. Executing ABC.

3.93.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51089$abc$34130$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.129.1. Executing ABC.

3.93.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51116$abc$34157$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.93.130.1. Executing ABC.

3.93.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51144$abc$34184$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.131.1. Executing ABC.

3.93.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51171$abc$34211$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.132.1. Executing ABC.

3.93.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51198$abc$34238$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.133.1. Executing ABC.

3.93.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51225$abc$34265$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.134.1. Executing ABC.

3.93.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51252$abc$34292$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.135.1. Executing ABC.

3.93.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51279$abc$34319$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.136.1. Executing ABC.

3.93.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51306$abc$34346$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.137.1. Executing ABC.

3.93.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51333$abc$34373$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.138.1. Executing ABC.

3.93.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51360$abc$34400$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.139.1. Executing ABC.

3.93.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51387$abc$34428$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.140.1. Executing ABC.

3.93.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51414$abc$34455$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.141.1. Executing ABC.

3.93.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51441$abc$34482$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.142.1. Executing ABC.

3.93.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51468$abc$34509$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.143.1. Executing ABC.

3.93.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51495$abc$34536$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.144.1. Executing ABC.

3.93.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51522$abc$34563$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.145.1. Executing ABC.

3.93.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51549$abc$34590$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.93.146.1. Executing ABC.

3.93.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51577$abc$34617$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.147.1. Executing ABC.

3.93.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51604$abc$34644$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.148.1. Executing ABC.

3.93.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51631$abc$34671$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.149.1. Executing ABC.

3.93.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51658$abc$34698$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.150.1. Executing ABC.

3.93.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51685$abc$34725$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.151.1. Executing ABC.

3.93.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51712$abc$34752$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.152.1. Executing ABC.

3.93.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51739$abc$34779$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.153.1. Executing ABC.

3.93.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51766$abc$34806$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.154.1. Executing ABC.

3.93.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51793$abc$34833$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.155.1. Executing ABC.

3.93.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51820$abc$34861$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.156.1. Executing ABC.

3.93.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51847$abc$34888$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.157.1. Executing ABC.

3.93.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51874$abc$34915$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.158.1. Executing ABC.

3.93.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51901$abc$34942$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.159.1. Executing ABC.

3.93.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51928$abc$34969$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.160.1. Executing ABC.

3.93.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51955$abc$34996$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.161.1. Executing ABC.

3.93.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51982$abc$35023$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.93.162.1. Executing ABC.

3.93.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52010$abc$35050$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.93.163.1. Executing ABC.

3.93.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52037$abc$35077$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.164.1. Executing ABC.

3.93.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52064$abc$35104$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.93.165.1. Executing ABC.

3.93.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52091$abc$35131$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.166.1. Executing ABC.

3.93.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52118$abc$35158$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.93.167.1. Executing ABC.

3.93.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52145$abc$35185$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.93.168.1. Executing ABC.

3.93.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52172$abc$35212$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.93.169.1. Executing ABC.

3.93.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52199$abc$35239$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.93.170.1. Executing ABC.

3.93.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52226$abc$35266$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.171.1. Executing ABC.

3.93.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52259$abc$35299$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.172.1. Executing ABC.

3.93.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52292$abc$35332$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 11 outputs.

3.93.173.1. Executing ABC.

3.93.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52325$abc$35365$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 11 outputs.

3.93.174.1. Executing ABC.

3.93.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52358$abc$35398$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.175.1. Executing ABC.

3.93.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52391$abc$35431$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.176.1. Executing ABC.

3.93.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52424$abc$35464$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.93.177.1. Executing ABC.

3.93.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52457$abc$35497$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.93.178.1. Executing ABC.

3.93.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52490$abc$35530$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.93.179.1. Executing ABC.

3.93.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52523$abc$35564$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 11 outputs.

3.93.180.1. Executing ABC.

3.93.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52556$abc$35597$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.93.181.1. Executing ABC.

3.93.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52589$abc$35630$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.93.182.1. Executing ABC.

3.93.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52622$abc$35663$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 12 outputs.

3.93.183.1. Executing ABC.

3.93.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52655$abc$35696$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.93.184.1. Executing ABC.

3.93.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52688$abc$35729$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.93.185.1. Executing ABC.

3.93.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52721$abc$35762$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.93.186.1. Executing ABC.

3.93.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52755$abc$35795$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 12 outputs.

3.93.187.1. Executing ABC.

3.93.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52788$abc$35829$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 12 outputs.

3.93.188.1. Executing ABC.

3.93.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52821$abc$35862$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 12 outputs.

3.93.189.1. Executing ABC.

3.93.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52855$abc$35895$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 12 outputs.

3.93.190.1. Executing ABC.

3.93.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52889$abc$35928$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890
Extracted 269 gates and 460 wires to a netlist network with 191 inputs and 22 outputs.

3.93.191.1. Executing ABC.

3.93.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52940$abc$35996$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.93.192.1. Executing ABC.

3.93.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52982$abc$36038$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 14 outputs.

3.93.193.1. Executing ABC.

3.93.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53025$abc$36081$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 14 outputs.

3.93.194.1. Executing ABC.

3.93.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53067$abc$36123$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.93.195.1. Executing ABC.

3.93.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53110$abc$36166$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.93.196.1. Executing ABC.

3.93.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53152$abc$36208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 15 outputs.

3.93.197.1. Executing ABC.

3.93.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53195$abc$36251$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 15 outputs.

3.93.198.1. Executing ABC.

3.93.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53238$abc$36293$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.93.199.1. Executing ABC.

3.93.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53280$abc$36335$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.93.200.1. Executing ABC.

3.93.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36419$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11986
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 14 outputs.

3.93.201.1. Executing ABC.

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  6 cells in clk=\clk_i, en=$abc$53364$abc$41269$abc$40017$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  240 cells in clk=\clk_i, en=$abc$53373$abc$41315$abc$39771$auto$opt_dff.cc:219:make_patterns_logic$30985, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=$abc$53620$abc$41474$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$53665$abc$41480$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$53676$abc$41486$auto$opt_dff.cc:194:make_patterns_logic$10220, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$53683$abc$41493$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$53692$abc$41502$abc$39639$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$53727$abc$41536$abc$39210$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$53761$abc$41569$abc$39342$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$53794$abc$41645$abc$39474$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$53828$abc$41678$abc$39705$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$53863$abc$41712$abc$39672$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$53896$abc$41745$abc$39606$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$53929$abc$41778$abc$39573$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$53962$abc$41811$abc$39540$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$53996$abc$41844$abc$39507$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$54029$abc$41877$abc$39441$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$54062$abc$41910$abc$39408$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$54095$abc$41943$abc$39375$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$54128$abc$41977$abc$39309$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$54161$abc$42011$abc$39276$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$54194$abc$42044$abc$39243$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$54227$abc$42077$abc$39177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$54261$abc$42144$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$54267$abc$42193$abc$38714$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$54342$abc$42316$abc$38648$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$54376$abc$42350$abc$38681$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$54409$abc$42384$abc$38780$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$54443$abc$42417$abc$38846$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$54476$abc$42450$abc$39044$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$54510$abc$42528$abc$38747$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$54543$abc$42561$abc$38813$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$54577$abc$42594$abc$38879$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$54611$abc$42627$abc$38912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$54644$abc$42661$abc$38945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$54679$abc$42694$abc$38978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$54712$abc$42728$abc$39011$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$54745$abc$42761$abc$38438$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$54788$abc$42803$abc$38396$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$54830$abc$42846$abc$38354$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$54875$abc$42888$abc$38312$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$54917$abc$42930$abc$38270$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$54959$abc$42972$abc$38228$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$55001$abc$43014$abc$38186$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$55044$abc$43056$abc$38144$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252, arst={ }, srst={ }
  31 cells in clk=\clk_i, en=$abc$55086$abc$43098$abc$38102$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$55128$abc$43140$abc$38018$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$55246$abc$43344$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$55297$abc$43389$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$54300$abc$42227$abc$38480$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$53322$abc$36377$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11980, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$55346$abc$43396$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$55356$abc$43444$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$55364$abc$43450$auto$opt_dff.cc:194:make_patterns_logic$10346, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$55372$abc$43455$auto$opt_dff.cc:194:make_patterns_logic$10365, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$55391$abc$43551$auto$opt_dff.cc:219:make_patterns_logic$10356, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$55404$abc$43638$auto$opt_dff.cc:194:make_patterns_logic$10362, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$55482$abc$43688$auto$opt_dff.cc:194:make_patterns_logic$10368, arst=!\rst_ni, srst={ }
  476 cells in clk=\clk_i, en=$abc$55559$abc$43764$auto$opt_dff.cc:194:make_patterns_logic$10250, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$56160$abc$44818$abc$40138$auto$opt_dff.cc:194:make_patterns_logic$10244, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$55171$abc$43184$abc$37975$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228, arst={ }, srst={ }
  37 cells in clk=\clk_i, en=$abc$56209$abc$41281$abc$40025$auto$opt_dff.cc:219:make_patterns_logic$10398, arst=!\rst_ni, srst={ }
  508 cells in clk=\clk_i, en=$abc$56247$abc$44936$auto$opt_dff.cc:219:make_patterns_logic$10340, arst=!\rst_ni, srst={ }
  66 cells in clk=\clk_i, en=$abc$56684$abc$45575$auto$opt_dff.cc:194:make_patterns_logic$10374, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$56759$abc$47298$auto$opt_dff.cc:219:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  577 cells in clk=\clk_i, en=$abc$56766$abc$47314$auto$opt_dff.cc:194:make_patterns_logic$10377, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$57536$abc$41603$abc$38060$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$57579$abc$43227$abc$37933$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$57621$abc$42273$abc$37849$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$57664$abc$42151$abc$38522$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$55213$abc$43269$abc$39077$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$57707$abc$43302$abc$37891$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$55304$abc$42483$abc$38564$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314, arst={ }, srst={ }
  52 cells in clk=\clk_i, en=$abc$57782$abc$48238$auto$opt_dff.cc:194:make_patterns_logic$10241, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$57839$abc$48294$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$57846$abc$48302$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$57853$abc$48310$auto$opt_dff.cc:194:make_patterns_logic$10343, arst=!\rst_ni, srst={ }
  65 cells in clk=\clk_i, en=$abc$57883$abc$44865$abc$40067$auto$opt_dff.cc:194:make_patterns_logic$10247, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$57962$abc$43402$abc$38606$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$58004$abc$48370$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$58021$abc$48376$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$58028$abc$48382$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$58035$abc$48388$u_reg.intg_err, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$58261$abc$48615$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$58269$abc$48622$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$58276$abc$48628$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  580 cells in clk=\clk_i, en=$abc$58288$abc$43566$auto$opt_dff.cc:194:make_patterns_logic$10359, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$57749$abc$42111$abc$39144$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261, arst={ }, srst={ }
  83 cells in clk=\clk_i, en=$abc$58786$abc$43475$auto$opt_dff.cc:219:make_patterns_logic$10353, arst=!\rst_ni, srst={ }
  564 cells in clk=\clk_i, en=$abc$58912$abc$45649$auto$opt_dff.cc:194:make_patterns_logic$10371, arst=!\rst_ni, srst={ }
  900 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$60334$abc$49175$abc$39111$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255, arst={ }, srst={ }
  1324 cells in clk=\clk_i, en=$abc$60367$abc$40186$auto$opt_dff.cc:194:make_patterns_logic$10253, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$61513$abc$50133$abc$33142$auto$opt_dff.cc:219:make_patterns_logic$33045, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$61525$abc$50146$abc$33163$auto$opt_dff.cc:219:make_patterns_logic$33034, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$61535$abc$50156$abc$33177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$61574$abc$50190$abc$33222$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$61607$abc$50223$abc$33255$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$61640$abc$50257$abc$33289$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$61673$abc$50290$abc$33322$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$61706$abc$50324$abc$33356$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$61739$abc$50357$abc$33389$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$61772$abc$50391$abc$33423$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$61805$abc$50424$abc$33456$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$61838$abc$50457$abc$33489$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$61871$abc$50490$abc$33522$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$61898$abc$50518$abc$33559$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$61941$abc$50545$abc$33586$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$61968$abc$50573$abc$33614$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$61995$abc$50600$abc$33641$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62022$abc$50628$abc$33669$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62049$abc$50655$abc$33696$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$62076$abc$50683$abc$33724$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62104$abc$50711$abc$33751$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62131$abc$50738$abc$33778$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62158$abc$50765$abc$33805$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62185$abc$50792$abc$33832$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62212$abc$50819$abc$33859$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62239$abc$50846$abc$33886$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62266$abc$50873$abc$33913$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62293$abc$50900$abc$33940$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62320$abc$50927$abc$33967$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62347$abc$50954$abc$33995$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62374$abc$50981$abc$34022$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62401$abc$51008$abc$34049$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62428$abc$51035$abc$34076$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62455$abc$51062$abc$34103$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62482$abc$51089$abc$34130$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$62509$abc$51116$abc$34157$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62537$abc$51144$abc$34184$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62564$abc$51171$abc$34211$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62591$abc$51198$abc$34238$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62618$abc$51225$abc$34265$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62645$abc$51252$abc$34292$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62672$abc$51279$abc$34319$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62699$abc$51306$abc$34346$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62726$abc$51333$abc$34373$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62753$abc$51360$abc$34400$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62780$abc$51387$abc$34428$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62807$abc$51414$abc$34455$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62834$abc$51441$abc$34482$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62861$abc$51468$abc$34509$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62888$abc$51495$abc$34536$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$62915$abc$51522$abc$34563$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$62942$abc$51549$abc$34590$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62970$abc$51577$abc$34617$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$62997$abc$51604$abc$34644$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63024$abc$51631$abc$34671$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63051$abc$51658$abc$34698$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63078$abc$51685$abc$34725$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63105$abc$51712$abc$34752$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63132$abc$51739$abc$34779$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63159$abc$51766$abc$34806$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63186$abc$51793$abc$34833$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63213$abc$51820$abc$34861$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63240$abc$51847$abc$34888$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63267$abc$51874$abc$34915$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63294$abc$51901$abc$34942$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63321$abc$51928$abc$34969$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63348$abc$51955$abc$34996$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$63375$abc$51982$abc$35023$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$63403$abc$52010$abc$35050$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63431$abc$52037$abc$35077$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$63458$abc$52064$abc$35104$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$63486$abc$52091$abc$35131$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$63513$abc$52118$abc$35158$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$63541$abc$52145$abc$35185$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$63568$abc$52172$abc$35212$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$63596$abc$52199$abc$35239$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$63623$abc$52226$abc$35266$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$63656$abc$52259$abc$35299$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$63689$abc$52292$abc$35332$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$63722$abc$52325$abc$35365$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$63755$abc$52358$abc$35398$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$63788$abc$52391$abc$35431$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$63821$abc$52424$abc$35464$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$63854$abc$52457$abc$35497$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$63888$abc$52490$abc$35530$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$63921$abc$52523$abc$35564$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$63954$abc$52556$abc$35597$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$63987$abc$52589$abc$35630$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$64020$abc$52622$abc$35663$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$64054$abc$52655$abc$35696$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$64087$abc$52688$abc$35729$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$64120$abc$52721$abc$35762$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$64154$abc$52755$abc$35795$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$64188$abc$52788$abc$35829$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$64222$abc$52821$abc$35862$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$64256$abc$52855$abc$35895$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485, arst={ }, srst={ }
  428 cells in clk=\clk_i, en=$abc$64290$abc$52889$abc$35928$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$64611$abc$52940$abc$35996$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$64653$abc$52982$abc$36038$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$64695$abc$53025$abc$36081$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$64737$abc$53067$abc$36123$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$64780$abc$53110$abc$36166$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$64822$abc$53152$abc$36208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$64865$abc$53195$abc$36251$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$64908$abc$53238$abc$36293$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$64951$abc$53280$abc$36335$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36461$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11992, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36503$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11998, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36545$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12004, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36587$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12010, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36629$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12022, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36672$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12028, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36714$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12034, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$36756$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12040, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36798$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12046, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12052, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36882$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12058, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$36924$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12064, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36966$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12072, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37008$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12078, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37050$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12084, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37092$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12090, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37134$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12096, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37176$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12102, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37218$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12108, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37260$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12114, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37302$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12126, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37345$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12132, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37387$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12138, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37429$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12144, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37471$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12150, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37513$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12156, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37555$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12162, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$37597$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12168, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37639$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12176, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37681$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12182, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37723$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12188, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37765$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12194, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$37807$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12200, arst={ }, srst={ }
  730 cells in clk=\clk_i, en=$abc$59621$abc$48638$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$58879$abc$48337$abc$39738$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11167, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$64993$abc$36419$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11986, arst={ }, srst={ }

3.94.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53364$abc$41269$abc$40017$auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.94.2.1. Executing ABC.

3.94.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53373$abc$41315$abc$39771$auto$opt_dff.cc:219:make_patterns_logic$30985, asynchronously reset by !\rst_ni
Extracted 240 gates and 417 wires to a netlist network with 177 inputs and 100 outputs.

3.94.3.1. Executing ABC.

3.94.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53620$abc$41474$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 44 gates and 113 wires to a netlist network with 69 inputs and 31 outputs.

3.94.4.1. Executing ABC.

3.94.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53665$abc$41480$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 3 outputs.

3.94.5.1. Executing ABC.

3.94.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53676$abc$41486$auto$opt_dff.cc:194:make_patterns_logic$10220, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.94.6.1. Executing ABC.

3.94.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53683$abc$41493$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.94.7.1. Executing ABC.

3.94.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53692$abc$41502$abc$39639$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$11421
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 11 outputs.

3.94.8.1. Executing ABC.

3.94.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53727$abc$41536$abc$39210$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$11273
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 12 outputs.

3.94.9.1. Executing ABC.

3.94.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53761$abc$41569$abc$39342$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$11299
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 12 outputs.

3.94.10.1. Executing ABC.

3.94.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53794$abc$41645$abc$39474$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$11335
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 11 outputs.

3.94.11.1. Executing ABC.

3.94.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53828$abc$41678$abc$39705$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$11409
Extracted 23 gates and 45 wires to a netlist network with 22 inputs and 11 outputs.

3.94.12.1. Executing ABC.

3.94.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53863$abc$41712$abc$39672$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$11427
Extracted 23 gates and 45 wires to a netlist network with 22 inputs and 12 outputs.

3.94.13.1. Executing ABC.

3.94.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53896$abc$41745$abc$39606$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11139
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.94.14.1. Executing ABC.

3.94.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53929$abc$41778$abc$39573$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$11329
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 12 outputs.

3.94.15.1. Executing ABC.

3.94.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53962$abc$41811$abc$39540$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$11323
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 11 outputs.

3.94.16.1. Executing ABC.

3.94.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53996$abc$41844$abc$39507$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$11341
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.94.17.1. Executing ABC.

3.94.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54029$abc$41877$abc$39441$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$11317
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 12 outputs.

3.94.18.1. Executing ABC.

3.94.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54062$abc$41910$abc$39408$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$11311
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 12 outputs.

3.94.19.1. Executing ABC.

3.94.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54095$abc$41943$abc$39375$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$11305
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 11 outputs.

3.94.20.1. Executing ABC.

3.94.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54128$abc$41977$abc$39309$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$11291
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 11 outputs.

3.94.21.1. Executing ABC.

3.94.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54161$abc$42011$abc$39276$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$11285
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.94.22.1. Executing ABC.

3.94.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54194$abc$42044$abc$39243$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$11279
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 11 outputs.

3.94.23.1. Executing ABC.

3.94.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54227$abc$42077$abc$39177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$11267
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 14 outputs.

3.94.24.1. Executing ABC.

3.94.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54261$abc$42144$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.94.25.1. Executing ABC.

3.94.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54267$abc$42193$abc$38714$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11147
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 11 outputs.

3.94.26.1. Executing ABC.

3.94.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54342$abc$42316$abc$38648$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11159
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 11 outputs.

3.94.27.1. Executing ABC.

3.94.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54376$abc$42350$abc$38681$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$11365
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 12 outputs.

3.94.28.1. Executing ABC.

3.94.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54409$abc$42384$abc$38780$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11185
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 11 outputs.

3.94.29.1. Executing ABC.

3.94.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54443$abc$42417$abc$38846$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11201
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 12 outputs.

3.94.30.1. Executing ABC.

3.94.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54476$abc$42450$abc$39044$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$11237
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 11 outputs.

3.94.31.1. Executing ABC.

3.94.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54510$abc$42528$abc$38747$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11177
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 12 outputs.

3.94.32.1. Executing ABC.

3.94.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54543$abc$42561$abc$38813$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11195
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 11 outputs.

3.94.33.1. Executing ABC.

3.94.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54577$abc$42594$abc$38879$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11207
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 11 outputs.

3.94.34.1. Executing ABC.

3.94.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54611$abc$42627$abc$38912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$11213
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 11 outputs.

3.94.35.1. Executing ABC.

3.94.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54644$abc$42661$abc$38945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11219
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 12 outputs.

3.94.36.1. Executing ABC.

3.94.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54679$abc$42694$abc$38978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$11225
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 11 outputs.

3.94.37.1. Executing ABC.

3.94.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54712$abc$42728$abc$39011$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$11231
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.94.38.1. Executing ABC.

3.94.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54745$abc$42761$abc$38438$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$12296
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 14 outputs.

3.94.39.1. Executing ABC.

3.94.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54788$abc$42803$abc$38396$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$12290
Extracted 32 gates and 55 wires to a netlist network with 23 inputs and 17 outputs.

3.94.40.1. Executing ABC.

3.94.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54830$abc$42846$abc$38354$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$12284
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 14 outputs.

3.94.41.1. Executing ABC.

3.94.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54875$abc$42888$abc$38312$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$12278
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 15 outputs.

3.94.42.1. Executing ABC.

3.94.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54917$abc$42930$abc$38270$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$12270
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 14 outputs.

3.94.43.1. Executing ABC.

3.94.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54959$abc$42972$abc$38228$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$12264
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 15 outputs.

3.94.44.1. Executing ABC.

3.94.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55001$abc$43014$abc$38186$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$12258
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 15 outputs.

3.94.45.1. Executing ABC.

3.94.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55044$abc$43056$abc$38144$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$12252
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 14 outputs.

3.94.46.1. Executing ABC.

3.94.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55086$abc$43098$abc$38102$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$12246
Extracted 31 gates and 54 wires to a netlist network with 23 inputs and 17 outputs.

3.94.47.1. Executing ABC.

3.94.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55128$abc$43140$abc$38018$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$12234
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 15 outputs.

3.94.48.1. Executing ABC.

3.94.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55246$abc$43344$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 50 gates and 126 wires to a netlist network with 76 inputs and 34 outputs.

3.94.49.1. Executing ABC.

3.94.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55297$abc$43389$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.94.50.1. Executing ABC.

3.94.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54300$abc$42227$abc$38480$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$12302
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 14 outputs.

3.94.51.1. Executing ABC.

3.94.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53322$abc$36377$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$11980
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 15 outputs.

3.94.52.1. Executing ABC.

3.94.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55346$abc$43396$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 2 outputs.

3.94.53.1. Executing ABC.

3.94.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55356$abc$43444$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.94.54.1. Executing ABC.

3.94.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55364$abc$43450$auto$opt_dff.cc:194:make_patterns_logic$10346, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.94.55.1. Executing ABC.

3.94.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55372$abc$43455$auto$opt_dff.cc:194:make_patterns_logic$10365, asynchronously reset by !\rst_ni
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 3 outputs.

3.94.56.1. Executing ABC.

3.94.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55391$abc$43551$auto$opt_dff.cc:219:make_patterns_logic$10356, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 7 outputs.

3.94.57.1. Executing ABC.

3.94.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55404$abc$43638$auto$opt_dff.cc:194:make_patterns_logic$10362, asynchronously reset by !\rst_ni
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 8 outputs.

3.94.58.1. Executing ABC.

3.94.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55482$abc$43688$auto$opt_dff.cc:194:make_patterns_logic$10368, asynchronously reset by !\rst_ni
Extracted 70 gates and 86 wires to a netlist network with 16 inputs and 41 outputs.

3.94.59.1. Executing ABC.

3.94.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55559$abc$43764$auto$opt_dff.cc:194:make_patterns_logic$10250, asynchronously reset by !\rst_ni
Extracted 476 gates and 891 wires to a netlist network with 415 inputs and 154 outputs.

3.94.60.1. Executing ABC.

3.94.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56160$abc$44818$abc$40138$auto$opt_dff.cc:194:make_patterns_logic$10244, asynchronously reset by !\rst_ni
Extracted 46 gates and 55 wires to a netlist network with 9 inputs and 16 outputs.

3.94.61.1. Executing ABC.

3.94.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55171$abc$43184$abc$37975$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$12228
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 14 outputs.

3.94.62.1. Executing ABC.

3.94.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56209$abc$41281$abc$40025$auto$opt_dff.cc:219:make_patterns_logic$10398, asynchronously reset by !\rst_ni
Extracted 37 gates and 49 wires to a netlist network with 12 inputs and 8 outputs.

3.94.63.1. Executing ABC.

3.94.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56247$abc$44936$auto$opt_dff.cc:219:make_patterns_logic$10340, asynchronously reset by !\rst_ni
Extracted 508 gates and 705 wires to a netlist network with 197 inputs and 99 outputs.

3.94.64.1. Executing ABC.

3.94.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56684$abc$45575$auto$opt_dff.cc:194:make_patterns_logic$10374, asynchronously reset by !\rst_ni
Extracted 66 gates and 79 wires to a netlist network with 13 inputs and 40 outputs.

3.94.65.1. Executing ABC.

3.94.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56759$abc$47298$auto$opt_dff.cc:219:make_patterns_logic$10384, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.94.66.1. Executing ABC.

3.94.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56766$abc$47314$auto$opt_dff.cc:194:make_patterns_logic$10377, asynchronously reset by !\rst_ni
Extracted 577 gates and 987 wires to a netlist network with 410 inputs and 111 outputs.

3.94.67.1. Executing ABC.

3.94.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57536$abc$41603$abc$38060$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$12240
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 14 outputs.

3.94.68.1. Executing ABC.

3.94.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57579$abc$43227$abc$37933$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12218
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 15 outputs.

3.94.69.1. Executing ABC.

3.94.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57621$abc$42273$abc$37849$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12206
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 14 outputs.

3.94.70.1. Executing ABC.

3.94.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57664$abc$42151$abc$38522$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$12308
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.94.71.1. Executing ABC.

3.94.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55213$abc$43269$abc$39077$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$11249
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 11 outputs.

3.94.72.1. Executing ABC.

3.94.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57707$abc$43302$abc$37891$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12212
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 14 outputs.

3.94.73.1. Executing ABC.

3.94.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55304$abc$42483$abc$38564$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$12314
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 14 outputs.

3.94.74.1. Executing ABC.

3.94.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57782$abc$48238$auto$opt_dff.cc:194:make_patterns_logic$10241, asynchronously reset by !\rst_ni
Extracted 52 gates and 66 wires to a netlist network with 14 inputs and 22 outputs.

3.94.75.1. Executing ABC.

3.94.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57839$abc$48294$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.94.76.1. Executing ABC.

3.94.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57846$abc$48302$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.94.77.1. Executing ABC.

3.94.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57853$abc$48310$auto$opt_dff.cc:194:make_patterns_logic$10343, asynchronously reset by !\rst_ni
Extracted 31 gates and 38 wires to a netlist network with 7 inputs and 12 outputs.

3.94.78.1. Executing ABC.

3.94.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57883$abc$44865$abc$40067$auto$opt_dff.cc:194:make_patterns_logic$10247, asynchronously reset by !\rst_ni
Extracted 65 gates and 77 wires to a netlist network with 12 inputs and 41 outputs.

3.94.79.1. Executing ABC.

3.94.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57962$abc$43402$abc$38606$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$12320
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 14 outputs.

3.94.80.1. Executing ABC.

3.94.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58004$abc$48370$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 3 outputs.

3.94.81.1. Executing ABC.

3.94.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58021$abc$48376$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.94.82.1. Executing ABC.

3.94.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58028$abc$48382$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.94.83.1. Executing ABC.

3.94.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58035$abc$48388$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.94.84.1. Executing ABC.

3.94.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58261$abc$48615$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.94.85.1. Executing ABC.

3.94.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58269$abc$48622$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.94.86.1. Executing ABC.

3.94.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58276$abc$48628$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.94.87.1. Executing ABC.

3.94.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58288$abc$43566$auto$opt_dff.cc:194:make_patterns_logic$10359, asynchronously reset by !\rst_ni
Extracted 580 gates and 905 wires to a netlist network with 325 inputs and 14 outputs.

3.94.88.1. Executing ABC.

3.94.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57749$abc$42111$abc$39144$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$11261
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.94.89.1. Executing ABC.

3.94.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58786$abc$43475$auto$opt_dff.cc:219:make_patterns_logic$10353, asynchronously reset by !\rst_ni
Extracted 83 gates and 132 wires to a netlist network with 49 inputs and 60 outputs.

3.94.90.1. Executing ABC.

3.94.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58912$abc$45649$auto$opt_dff.cc:194:make_patterns_logic$10371, asynchronously reset by !\rst_ni
Extracted 564 gates and 1085 wires to a netlist network with 521 inputs and 246 outputs.

3.94.91.1. Executing ABC.

3.94.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 900 gates and 1114 wires to a netlist network with 214 inputs and 197 outputs.

3.94.92.1. Executing ABC.

3.94.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60334$abc$49175$abc$39111$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$11255
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.94.93.1. Executing ABC.

3.94.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60367$abc$40186$auto$opt_dff.cc:194:make_patterns_logic$10253, asynchronously reset by !\rst_ni
Extracted 1166 gates and 1553 wires to a netlist network with 387 inputs and 200 outputs.

3.94.94.1. Executing ABC.

3.94.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61513$abc$50133$abc$33142$auto$opt_dff.cc:219:make_patterns_logic$33045, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 9 outputs.

3.94.95.1. Executing ABC.

3.94.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61525$abc$50146$abc$33163$auto$opt_dff.cc:219:make_patterns_logic$33034, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.94.96.1. Executing ABC.

3.94.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61535$abc$50156$abc$33177$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$11491
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 12 outputs.

3.94.97.1. Executing ABC.

3.94.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61574$abc$50190$abc$33222$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$11497
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.98.1. Executing ABC.

3.94.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61607$abc$50223$abc$33255$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$11505
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 11 outputs.

3.94.99.1. Executing ABC.

3.94.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61640$abc$50257$abc$33289$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$11511
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 11 outputs.

3.94.100.1. Executing ABC.

3.94.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61673$abc$50290$abc$33322$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$11517
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.101.1. Executing ABC.

3.94.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61706$abc$50324$abc$33356$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$11523
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.102.1. Executing ABC.

3.94.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61739$abc$50357$abc$33389$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$11529
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.103.1. Executing ABC.

3.94.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61772$abc$50391$abc$33423$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$11535
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.104.1. Executing ABC.

3.94.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61805$abc$50424$abc$33456$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$11541
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 11 outputs.

3.94.105.1. Executing ABC.

3.94.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61838$abc$50457$abc$33489$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$11547
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.106.1. Executing ABC.

3.94.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61871$abc$50490$abc$33522$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$12663
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 9 outputs.

3.94.107.1. Executing ABC.

3.94.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61898$abc$50518$abc$33559$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$12673
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 9 outputs.

3.94.108.1. Executing ABC.

3.94.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61941$abc$50545$abc$33586$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$12685
Extracted 36 gates and 53 wires to a netlist network with 17 inputs and 27 outputs.

3.94.109.1. Executing ABC.

3.94.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61968$abc$50573$abc$33614$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$12693
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.110.1. Executing ABC.

3.94.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61995$abc$50600$abc$33641$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$12705
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.111.1. Executing ABC.

3.94.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62022$abc$50628$abc$33669$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$12713
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.112.1. Executing ABC.

3.94.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62049$abc$50655$abc$33696$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$12723
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.113.1. Executing ABC.

3.94.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62076$abc$50683$abc$33724$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$12731
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.94.114.1. Executing ABC.

3.94.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62104$abc$50711$abc$33751$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$12741
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.115.1. Executing ABC.

3.94.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62131$abc$50738$abc$33778$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$12747
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.116.1. Executing ABC.

3.94.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62158$abc$50765$abc$33805$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$12753
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.117.1. Executing ABC.

3.94.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62185$abc$50792$abc$33832$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$12759
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.118.1. Executing ABC.

3.94.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62212$abc$50819$abc$33859$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$12765
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.119.1. Executing ABC.

3.94.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62239$abc$50846$abc$33886$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$12771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.120.1. Executing ABC.

3.94.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62266$abc$50873$abc$33913$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$12777
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.121.1. Executing ABC.

3.94.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62293$abc$50900$abc$33940$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$12783
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.122.1. Executing ABC.

3.94.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62320$abc$50927$abc$33967$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$12795
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.123.1. Executing ABC.

3.94.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62347$abc$50954$abc$33995$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$12801
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.124.1. Executing ABC.

3.94.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62374$abc$50981$abc$34022$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$12807
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.125.1. Executing ABC.

3.94.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62401$abc$51008$abc$34049$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$12813
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.126.1. Executing ABC.

3.94.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62428$abc$51035$abc$34076$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$12819
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.127.1. Executing ABC.

3.94.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62455$abc$51062$abc$34103$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$12825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.128.1. Executing ABC.

3.94.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62482$abc$51089$abc$34130$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$12831
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.129.1. Executing ABC.

3.94.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62509$abc$51116$abc$34157$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$12837
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.94.130.1. Executing ABC.

3.94.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62537$abc$51144$abc$34184$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$12845
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.131.1. Executing ABC.

3.94.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62564$abc$51171$abc$34211$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$12851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.132.1. Executing ABC.

3.94.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62591$abc$51198$abc$34238$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$12857
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.133.1. Executing ABC.

3.94.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62618$abc$51225$abc$34265$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$12863
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.134.1. Executing ABC.

3.94.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62645$abc$51252$abc$34292$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$12869
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.135.1. Executing ABC.

3.94.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62672$abc$51279$abc$34319$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$12875
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.136.1. Executing ABC.

3.94.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62699$abc$51306$abc$34346$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$12881
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.137.1. Executing ABC.

3.94.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62726$abc$51333$abc$34373$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$12887
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.138.1. Executing ABC.

3.94.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62753$abc$51360$abc$34400$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$12899
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.139.1. Executing ABC.

3.94.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62780$abc$51387$abc$34428$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$12905
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.140.1. Executing ABC.

3.94.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62807$abc$51414$abc$34455$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$12911
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.141.1. Executing ABC.

3.94.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62834$abc$51441$abc$34482$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$12917
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.142.1. Executing ABC.

3.94.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62861$abc$51468$abc$34509$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$12923
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.143.1. Executing ABC.

3.94.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62888$abc$51495$abc$34536$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$12929
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.144.1. Executing ABC.

3.94.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62915$abc$51522$abc$34563$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$12935
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.145.1. Executing ABC.

3.94.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62942$abc$51549$abc$34590$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$12941
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.94.146.1. Executing ABC.

3.94.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62970$abc$51577$abc$34617$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$12949
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.147.1. Executing ABC.

3.94.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62997$abc$51604$abc$34644$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$12955
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.148.1. Executing ABC.

3.94.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63024$abc$51631$abc$34671$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$12961
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.149.1. Executing ABC.

3.94.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63051$abc$51658$abc$34698$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$12967
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.150.1. Executing ABC.

3.94.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63078$abc$51685$abc$34725$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$12973
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.151.1. Executing ABC.

3.94.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63105$abc$51712$abc$34752$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$12979
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.152.1. Executing ABC.

3.94.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63132$abc$51739$abc$34779$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$12985
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.153.1. Executing ABC.

3.94.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63159$abc$51766$abc$34806$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$12991
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.154.1. Executing ABC.

3.94.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63186$abc$51793$abc$34833$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$13001
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.155.1. Executing ABC.

3.94.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63213$abc$51820$abc$34861$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$13007
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.156.1. Executing ABC.

3.94.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63240$abc$51847$abc$34888$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$13013
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.157.1. Executing ABC.

3.94.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63267$abc$51874$abc$34915$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$13019
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.158.1. Executing ABC.

3.94.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63294$abc$51901$abc$34942$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$13025
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.159.1. Executing ABC.

3.94.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63321$abc$51928$abc$34969$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$13031
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.160.1. Executing ABC.

3.94.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63348$abc$51955$abc$34996$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$13037
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.161.1. Executing ABC.

3.94.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63375$abc$51982$abc$35023$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$13043
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.94.162.1. Executing ABC.

3.94.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63403$abc$52010$abc$35050$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$13051
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.94.163.1. Executing ABC.

3.94.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63431$abc$52037$abc$35077$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$13057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.164.1. Executing ABC.

3.94.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63458$abc$52064$abc$35104$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$13063
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.94.165.1. Executing ABC.

3.94.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63486$abc$52091$abc$35131$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$13069
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 9 outputs.

3.94.166.1. Executing ABC.

3.94.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63513$abc$52118$abc$35158$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$13075
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.94.167.1. Executing ABC.

3.94.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63541$abc$52145$abc$35185$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$13081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.94.168.1. Executing ABC.

3.94.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63568$abc$52172$abc$35212$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$13087
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.94.169.1. Executing ABC.

3.94.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63596$abc$52199$abc$35239$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$13093
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.94.170.1. Executing ABC.

3.94.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63623$abc$52226$abc$35266$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$11473
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.171.1. Executing ABC.

3.94.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63656$abc$52259$abc$35299$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$11467
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.172.1. Executing ABC.

3.94.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63689$abc$52292$abc$35332$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$11461
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.173.1. Executing ABC.

3.94.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63722$abc$52325$abc$35365$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$11455
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.174.1. Executing ABC.

3.94.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63755$abc$52358$abc$35398$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$11445
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.175.1. Executing ABC.

3.94.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63788$abc$52391$abc$35431$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$11439
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.176.1. Executing ABC.

3.94.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63821$abc$52424$abc$35464$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$11433
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.94.177.1. Executing ABC.

3.94.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63854$abc$52457$abc$35497$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$11415
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 12 outputs.

3.94.178.1. Executing ABC.

3.94.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63888$abc$52490$abc$35530$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$11359
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 11 outputs.

3.94.179.1. Executing ABC.

3.94.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63921$abc$52523$abc$35564$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$11353
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 11 outputs.

3.94.180.1. Executing ABC.

3.94.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63954$abc$52556$abc$35597$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$11403
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.94.181.1. Executing ABC.

3.94.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63987$abc$52589$abc$35630$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$11395
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 11 outputs.

3.94.182.1. Executing ABC.

3.94.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64020$abc$52622$abc$35663$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$11389
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 13 outputs.

3.94.183.1. Executing ABC.

3.94.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64054$abc$52655$abc$35696$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$11383
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 11 outputs.

3.94.184.1. Executing ABC.

3.94.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64087$abc$52688$abc$35729$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$11377
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 12 outputs.

3.94.185.1. Executing ABC.

3.94.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64120$abc$52721$abc$35762$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$11371
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 12 outputs.

3.94.186.1. Executing ABC.

3.94.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64154$abc$52755$abc$35795$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11117
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 12 outputs.

3.94.187.1. Executing ABC.

3.94.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64188$abc$52788$abc$35829$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$11479
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 12 outputs.

3.94.188.1. Executing ABC.

3.94.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64222$abc$52821$abc$35862$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11127
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 12 outputs.

3.94.189.1. Executing ABC.

3.94.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64256$abc$52855$abc$35895$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$11485
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 12 outputs.

3.94.190.1. Executing ABC.

3.94.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64290$abc$52889$abc$35928$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$11890
Extracted 428 gates and 693 wires to a netlist network with 265 inputs and 22 outputs.

3.94.191.1. Executing ABC.

3.94.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64611$abc$52940$abc$35996$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$11900
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.94.192.1. Executing ABC.

3.94.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64653$abc$52982$abc$36038$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$11912
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 14 outputs.

3.94.193.1. Executing ABC.

3.94.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64695$abc$53025$abc$36081$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$11920
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 14 outputs.

3.94.194.1. Executing ABC.

3.94.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64737$abc$53067$abc$36123$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$11932
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.94.195.1. Executing ABC.

3.94.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64780$abc$53110$abc$36166$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$11940
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.94.196.1. Executing ABC.

3.94.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64822$abc$53152$abc$36208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$11950
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 15 outputs.

3.94.197.1. Executing ABC.

3.94.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64865$abc$53195$abc$36251$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$11958
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 15 outputs.

3.94.198.1. Executing ABC.

3.94.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64908$abc$53238$abc$36293$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$11968
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.94.199.1. Executing ABC.

3.94.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$64951$abc$53280$abc$36335$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$11974
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.94.200.1. Executing ABC.

3.94.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36461$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$11992
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.94.201.1. Executing ABC.

yosys> opt_ffinv

3.95. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.96. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.96.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~94 debug messages>

yosys> opt_merge -nomux

3.96.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~789 debug messages>
Removed a total of 263 cells.

yosys> opt_muxtree

3.96.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.96.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.96.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 56841 unused wires.
<suppressed ~360 debug messages>

yosys> opt_expr

3.96.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~1 debug messages>

3.96.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.96.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.96.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.96.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.96.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.96.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.96.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.96.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.96.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.96.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.96.23. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.97. Executing BMUXMAP pass.

yosys> demuxmap

3.98. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_fjaH4d/abc_tmp_1.scr

3.99. Executing ABC pass (technology mapping using ABC).

3.99.1. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Extracted 8269 gates and 11153 wires to a netlist network with 2884 inputs and 792 outputs.

3.99.1.1. Executing ABC.
DE:   #PIs = 2884  #Luts =  2516  Max Lvl =  18  Avg Lvl =   4.86  [   0.91 sec. at Pass 0]
DE:   #PIs = 2884  #Luts =  2063  Max Lvl =  17  Avg Lvl =   4.63  [  40.49 sec. at Pass 1]
DE:   #PIs = 2884  #Luts =  2011  Max Lvl =  17  Avg Lvl =   4.48  [   8.22 sec. at Pass 2]
DE:   #PIs = 2884  #Luts =  1999  Max Lvl =  17  Avg Lvl =   4.34  [  17.77 sec. at Pass 3]
DE:   #PIs = 2884  #Luts =  1990  Max Lvl =  19  Avg Lvl =   4.39  [  13.55 sec. at Pass 4]
DE:   #PIs = 2884  #Luts =  1986  Max Lvl =  16  Avg Lvl =   4.43  [  17.98 sec. at Pass 5]
DE:   #PIs = 2884  #Luts =  1984  Max Lvl =  16  Avg Lvl =   4.45  [  15.22 sec. at Pass 6]
DE:   #PIs = 2884  #Luts =  1983  Max Lvl =  16  Avg Lvl =   4.41  [  20.05 sec. at Pass 7]
DE:   #PIs = 2884  #Luts =  1976  Max Lvl =  16  Avg Lvl =   4.33  [  13.18 sec. at Pass 8]
DE:   #PIs = 2884  #Luts =  1976  Max Lvl =  16  Avg Lvl =   4.33  [  22.00 sec. at Pass 9]
DE:   #PIs = 2884  #Luts =  1971  Max Lvl =  14  Avg Lvl =   4.45  [  14.81 sec. at Pass 10]
DE:   #PIs = 2884  #Luts =  1971  Max Lvl =  14  Avg Lvl =   4.45  [  22.84 sec. at Pass 11]
DE:   #PIs = 2884  #Luts =  1971  Max Lvl =  14  Avg Lvl =   4.45  [  17.28 sec. at Pass 12]
DE:   #PIs = 2884  #Luts =  1966  Max Lvl =  16  Avg Lvl =   4.28  [  24.20 sec. at Pass 13]
DE:   #PIs = 2884  #Luts =  1966  Max Lvl =  16  Avg Lvl =   4.28  [  15.61 sec. at Pass 14]
DE:   #PIs = 2884  #Luts =  1965  Max Lvl =  16  Avg Lvl =   4.26  [  18.35 sec. at Pass 15]
DE:   #PIs = 2884  #Luts =  1965  Max Lvl =  15  Avg Lvl =   4.27  [  13.01 sec. at Pass 16]
DE:   #PIs = 2884  #Luts =  1964  Max Lvl =  15  Avg Lvl =   4.36  [  17.59 sec. at Pass 17]
DE:   #PIs = 2884  #Luts =  1964  Max Lvl =  15  Avg Lvl =   4.36  [   9.95 sec. at Pass 18]
DE:   #PIs = 2884  #Luts =  1964  Max Lvl =  15  Avg Lvl =   4.36  [  14.27 sec. at Pass 19]
DE:   #PIs = 2884  #Luts =  1963  Max Lvl =  15  Avg Lvl =   4.29  [   9.90 sec. at Pass 20]
DE:   #PIs = 2884  #Luts =  1957  Max Lvl =  14  Avg Lvl =   4.26  [  17.09 sec. at Pass 21]
DE:   #PIs = 2884  #Luts =  1955  Max Lvl =  14  Avg Lvl =   4.25  [   2.53 sec. at Pass 22]

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.105. Executing OPT_SHARE pass.

yosys> opt_dff

3.106. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 11037 unused wires.
<suppressed ~68 debug messages>

yosys> opt_expr

3.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.109. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.110. Printing statistics.

=== i2c_fix ===

   Number of wires:               5879
   Number of wire bits:          12889
   Number of public wires:        2447
   Number of public wire bits:    8763
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4479
     $_DFFE_PN0P_                  185
     $_DFFE_PP_                   1984
     $_DFF_PN0_                    137
     $_DFF_PN1_                      1
     $lut                         1951
     adder_carry                   221


yosys> shregmap -minlen 8 -maxlen 20

3.111. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.112. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.113. Printing statistics.

=== i2c_fix ===

   Number of wires:               5879
   Number of wire bits:          12889
   Number of public wires:        2447
   Number of public wire bits:    8763
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4479
     $_DFFE_PN0P_                  185
     $_DFFE_PP0P_                 1984
     $_DFF_PN0_                    137
     $_DFF_PN1_                      1
     $lut                         1951
     adder_carry                   221


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.114. Executing TECHMAP pass (map to technology primitives).

3.114.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.114.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.114.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~6378 debug messages>

yosys> opt_expr -mux_undef

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~54940 debug messages>

yosys> simplemap

3.116. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge

3.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~36294 debug messages>
Removed a total of 12098 cells.

yosys> opt_dff -nodffe -nosdff

3.119. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 17068 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.121. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.121.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~3444 debug messages>

yosys> opt_merge -nomux

3.121.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.121.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.121.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.121.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.121.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.121.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.121.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.121.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.121.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.121.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.121.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.121.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.121.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_fjaH4d/abc_tmp_2.scr

3.122. Executing ABC pass (technology mapping using ABC).

3.122.1. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Extracted 9580 gates and 12465 wires to a netlist network with 2883 inputs and 788 outputs.

3.122.1.1. Executing ABC.
DE:   #PIs = 2883  #Luts =  1960  Max Lvl =  15  Avg Lvl =   4.40  [   1.16 sec. at Pass 0]
DE:   #PIs = 2883  #Luts =  1955  Max Lvl =  12  Avg Lvl =   4.34  [  34.92 sec. at Pass 1]
DE:   #PIs = 2883  #Luts =  1952  Max Lvl =  12  Avg Lvl =   4.22  [  10.34 sec. at Pass 2]
DE:   #PIs = 2883  #Luts =  1951  Max Lvl =  12  Avg Lvl =   4.01  [  14.99 sec. at Pass 3]
DE:   #PIs = 2883  #Luts =  1951  Max Lvl =  12  Avg Lvl =   4.01  [  10.95 sec. at Pass 4]
DE:   #PIs = 2883  #Luts =  1951  Max Lvl =  12  Avg Lvl =   4.01  [  18.33 sec. at Pass 5]
DE:   #PIs = 2883  #Luts =  1951  Max Lvl =  12  Avg Lvl =   4.01  [  10.20 sec. at Pass 6]
DE:   #PIs = 2883  #Luts =  1951  Max Lvl =  12  Avg Lvl =   4.01  [   2.52 sec. at Pass 7]

yosys> opt_expr

3.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.128. Executing OPT_SHARE pass.

yosys> opt_dff

3.129. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 10386 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.132. Executing HIERARCHY pass (managing design hierarchy).

3.132.1. Analyzing design hierarchy..
Top module:  \i2c_fix

3.132.2. Analyzing design hierarchy..
Top module:  \i2c_fix
Removed 0 unused modules.

yosys> stat

3.133. Printing statistics.

=== i2c_fix ===

   Number of wires:               5877
   Number of wire bits:          12887
   Number of public wires:        2447
   Number of public wire bits:    8763
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4478
     $lut                         1950
     adder_carry                   221
     dffsre                       2307


yosys> opt_clean -purge

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 2172 unused wires.
<suppressed ~2172 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.135. Executing Verilog backend.
Dumping module `\i2c_fix'.

Warnings: 507 unique messages, 507 total
End of script. Logfile hash: 6c9134070d, CPU: user 128.72s system 10.90s, MEM: 197.27 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 96% 6x abc (1889 sec), 1% 55x opt_expr (22 sec), ...
real 952.78
user 1820.57
sys 146.18
