// Seed: 125908275
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output wor   id_2,
    input  uwire id_3
);
  uwire id_5 = id_0;
  module_0 modCall_1 ();
  id_6(
      .id_0(1), .id_1(1)
  );
endmodule
module module_2 (
    input  tri0 id_0,
    output wand id_1,
    output wor  id_2,
    input  tri  id_3,
    input  tri0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  tri1 id_7;
  assign id_7 = id_4 ? id_4 : |1;
endmodule
