// Seed: 3129436102
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  defparam id_3.id_4 = 1;
  logic id_5;
  always @(posedge 1 or posedge id_3) begin
    id_5 = id_1;
    id_2 <= id_4;
    id_3 <= 1'h0 ? 1 : 1;
  end
endmodule
