IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.14        Core1: 88.13        
Core2: 35.64        Core3: 92.53        
Core4: 24.14        Core5: 87.06        
Core6: 20.88        Core7: 103.68        
Core8: 20.73        Core9: 42.61        
Core10: 35.23        Core11: 76.10        
Core12: 25.14        Core13: 103.65        
Core14: 34.61        Core15: 100.35        
Core16: 26.21        Core17: 108.02        
Core18: 23.00        Core19: 47.96        
Core20: 26.49        Core21: 104.18        
Core22: 25.60        Core23: 88.76        
Core24: 23.14        Core25: 97.64        
Core26: 21.03        Core27: 94.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 88.10
DDR read Latency(ns)
Socket0: 20767.16
Socket1: 237.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.76        Core1: 90.72        
Core2: 22.97        Core3: 92.34        
Core4: 23.71        Core5: 90.71        
Core6: 10.43        Core7: 98.21        
Core8: 22.81        Core9: 50.68        
Core10: 18.89        Core11: 81.93        
Core12: 20.49        Core13: 100.23        
Core14: 24.75        Core15: 103.61        
Core16: 29.27        Core17: 108.78        
Core18: 20.91        Core19: 43.69        
Core20: 21.41        Core21: 99.73        
Core22: 24.60        Core23: 88.17        
Core24: 27.38        Core25: 101.34        
Core26: 22.17        Core27: 96.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 88.30
DDR read Latency(ns)
Socket0: 21006.44
Socket1: 237.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.37        Core1: 82.02        
Core2: 24.91        Core3: 93.60        
Core4: 23.81        Core5: 91.44        
Core6: 25.22        Core7: 103.86        
Core8: 9.23        Core9: 50.37        
Core10: 21.25        Core11: 68.75        
Core12: 21.11        Core13: 104.36        
Core14: 23.28        Core15: 99.59        
Core16: 23.46        Core17: 110.30        
Core18: 30.69        Core19: 70.95        
Core20: 22.75        Core21: 110.40        
Core22: 30.38        Core23: 75.06        
Core24: 27.51        Core25: 101.58        
Core26: 29.63        Core27: 99.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 91.10
DDR read Latency(ns)
Socket0: 19933.96
Socket1: 237.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.32        Core1: 89.71        
Core2: 26.59        Core3: 94.64        
Core4: 21.67        Core5: 92.37        
Core6: 27.49        Core7: 99.89        
Core8: 21.18        Core9: 53.49        
Core10: 28.32        Core11: 65.16        
Core12: 28.05        Core13: 102.73        
Core14: 34.53        Core15: 77.61        
Core16: 30.65        Core17: 107.36        
Core18: 25.01        Core19: 59.87        
Core20: 30.31        Core21: 108.37        
Core22: 28.87        Core23: 86.31        
Core24: 28.59        Core25: 106.33        
Core26: 30.80        Core27: 97.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.16
Socket1: 89.59
DDR read Latency(ns)
Socket0: 23235.32
Socket1: 238.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.04        Core1: 86.10        
Core2: 26.36        Core3: 93.10        
Core4: 20.93        Core5: 92.60        
Core6: 23.25        Core7: 91.00        
Core8: 21.48        Core9: 50.50        
Core10: 23.38        Core11: 60.98        
Core12: 9.70        Core13: 91.63        
Core14: 23.65        Core15: 103.63        
Core16: 21.67        Core17: 111.45        
Core18: 23.57        Core19: 58.77        
Core20: 23.04        Core21: 89.05        
Core22: 29.68        Core23: 88.92        
Core24: 30.43        Core25: 93.15        
Core26: 26.22        Core27: 85.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.62
Socket1: 84.21
DDR read Latency(ns)
Socket0: 22443.33
Socket1: 239.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.43        Core1: 89.35        
Core2: 29.08        Core3: 92.22        
Core4: 23.10        Core5: 90.77        
Core6: 24.02        Core7: 96.07        
Core8: 19.21        Core9: 48.46        
Core10: 10.91        Core11: 66.05        
Core12: 19.48        Core13: 90.72        
Core14: 24.29        Core15: 78.03        
Core16: 22.31        Core17: 97.95        
Core18: 20.44        Core19: 59.29        
Core20: 25.51        Core21: 93.81        
Core22: 25.77        Core23: 89.18        
Core24: 27.96        Core25: 93.70        
Core26: 25.73        Core27: 84.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 84.94
DDR read Latency(ns)
Socket0: 21095.96
Socket1: 238.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.26        Core1: 91.00        
Core2: 24.19        Core3: 92.52        
Core4: 25.09        Core5: 88.92        
Core6: 23.70        Core7: 110.27        
Core8: 23.12        Core9: 43.55        
Core10: 22.78        Core11: 70.40        
Core12: 23.43        Core13: 88.11        
Core14: 24.91        Core15: 54.93        
Core16: 24.94        Core17: 101.07        
Core18: 29.31        Core19: 81.67        
Core20: 24.22        Core21: 87.92        
Core22: 10.23        Core23: 76.68        
Core24: 19.70        Core25: 105.41        
Core26: 24.42        Core27: 109.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.79
Socket1: 87.32
DDR read Latency(ns)
Socket0: 20192.90
Socket1: 234.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.19        Core1: 90.09        
Core2: 10.02        Core3: 90.24        
Core4: 21.46        Core5: 92.66        
Core6: 21.52        Core7: 103.08        
Core8: 21.94        Core9: 45.28        
Core10: 28.46        Core11: 53.68        
Core12: 24.92        Core13: 87.40        
Core14: 26.03        Core15: 62.16        
Core16: 31.97        Core17: 97.45        
Core18: 25.02        Core19: 84.10        
Core20: 25.81        Core21: 94.44        
Core22: 30.51        Core23: 76.13        
Core24: 22.39        Core25: 107.06        
Core26: 25.04        Core27: 106.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.16
Socket1: 86.60
DDR read Latency(ns)
Socket0: 20030.92
Socket1: 236.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.99        Core1: 89.32        
Core2: 25.85        Core3: 92.30        
Core4: 25.32        Core5: 88.33        
Core6: 23.11        Core7: 102.26        
Core8: 9.95        Core9: 51.87        
Core10: 22.26        Core11: 78.36        
Core12: 19.90        Core13: 87.83        
Core14: 24.05        Core15: 59.18        
Core16: 22.88        Core17: 100.19        
Core18: 24.52        Core19: 53.81        
Core20: 26.44        Core21: 92.51        
Core22: 29.45        Core23: 88.39        
Core24: 23.69        Core25: 104.47        
Core26: 25.64        Core27: 102.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.11
Socket1: 86.23
DDR read Latency(ns)
Socket0: 19816.51
Socket1: 236.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.55        Core1: 89.85        
Core2: 23.47        Core3: 90.26        
Core4: 21.50        Core5: 86.84        
Core6: 9.63        Core7: 108.96        
Core8: 20.71        Core9: 48.56        
Core10: 33.08        Core11: 80.31        
Core12: 20.12        Core13: 92.80        
Core14: 20.96        Core15: 51.42        
Core16: 22.29        Core17: 103.06        
Core18: 34.42        Core19: 81.53        
Core20: 24.41        Core21: 91.50        
Core22: 28.40        Core23: 63.48        
Core24: 23.00        Core25: 103.96        
Core26: 24.86        Core27: 105.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 86.25
DDR read Latency(ns)
Socket0: 21837.62
Socket1: 237.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.32        Core1: 90.43        
Core2: 34.24        Core3: 91.61        
Core4: 35.62        Core5: 91.31        
Core6: 21.77        Core7: 110.59        
Core8: 28.65        Core9: 50.08        
Core10: 35.27        Core11: 87.82        
Core12: 31.66        Core13: 93.48        
Core14: 33.43        Core15: 42.72        
Core16: 31.34        Core17: 105.03        
Core18: 33.11        Core19: 69.73        
Core20: 30.99        Core21: 92.04        
Core22: 34.88        Core23: 92.60        
Core24: 27.91        Core25: 110.76        
Core26: 32.42        Core27: 110.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.51
Socket1: 88.72
DDR read Latency(ns)
Socket0: 22579.43
Socket1: 236.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.68        Core1: 82.88        
Core2: 24.37        Core3: 93.79        
Core4: 25.56        Core5: 92.05        
Core6: 10.19        Core7: 108.24        
Core8: 21.71        Core9: 42.01        
Core10: 21.01        Core11: 76.09        
Core12: 21.89        Core13: 93.74        
Core14: 22.74        Core15: 93.30        
Core16: 32.04        Core17: 106.14        
Core18: 24.59        Core19: 42.96        
Core20: 30.44        Core21: 90.95        
Core22: 22.06        Core23: 78.90        
Core24: 25.56        Core25: 108.34        
Core26: 27.13        Core27: 102.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.82
Socket1: 86.03
DDR read Latency(ns)
Socket0: 20587.59
Socket1: 236.69
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.09        Core1: 87.33        
Core2: 35.12        Core3: 92.13        
Core4: 35.04        Core5: 96.17        
Core6: 29.62        Core7: 91.20        
Core8: 32.29        Core9: 38.76        
Core10: 33.00        Core11: 68.46        
Core12: 32.74        Core13: 103.71        
Core14: 32.39        Core15: 64.49        
Core16: 32.28        Core17: 99.22        
Core18: 28.68        Core19: 86.10        
Core20: 31.01        Core21: 101.05        
Core22: 31.93        Core23: 86.65        
Core24: 30.10        Core25: 98.29        
Core26: 34.29        Core27: 103.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.14
Socket1: 88.67
DDR read Latency(ns)
Socket0: 23996.83
Socket1: 239.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.94        Core1: 84.87        
Core2: 30.13        Core3: 88.44        
Core4: 35.44        Core5: 96.27        
Core6: 31.75        Core7: 89.77        
Core8: 31.41        Core9: 39.15        
Core10: 32.35        Core11: 84.45        
Core12: 28.67        Core13: 108.12        
Core14: 31.85        Core15: 63.59        
Core16: 32.80        Core17: 104.72        
Core18: 31.83        Core19: 93.48        
Core20: 32.94        Core21: 95.77        
Core22: 33.15        Core23: 99.00        
Core24: 30.87        Core25: 92.93        
Core26: 35.16        Core27: 108.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.40
Socket1: 90.63
DDR read Latency(ns)
Socket0: 23294.17
Socket1: 238.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.44        Core1: 88.63        
Core2: 26.91        Core3: 86.64        
Core4: 31.59        Core5: 98.07        
Core6: 23.58        Core7: 91.97        
Core8: 29.26        Core9: 37.75        
Core10: 32.18        Core11: 54.46        
Core12: 32.21        Core13: 104.53        
Core14: 32.54        Core15: 60.38        
Core16: 30.90        Core17: 103.88        
Core18: 29.75        Core19: 90.97        
Core20: 32.15        Core21: 94.87        
Core22: 26.48        Core23: 96.51        
Core24: 25.14        Core25: 93.62        
Core26: 34.53        Core27: 105.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.04
Socket1: 87.66
DDR read Latency(ns)
Socket0: 21627.49
Socket1: 237.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 92.60        
Core2: 29.42        Core3: 86.45        
Core4: 33.58        Core5: 88.82        
Core6: 30.97        Core7: 99.17        
Core8: 32.26        Core9: 36.48        
Core10: 32.10        Core11: 85.91        
Core12: 32.21        Core13: 103.73        
Core14: 35.88        Core15: 46.25        
Core16: 32.82        Core17: 100.06        
Core18: 32.44        Core19: 92.53        
Core20: 32.07        Core21: 98.06        
Core22: 35.86        Core23: 71.48        
Core24: 33.85        Core25: 95.86        
Core26: 31.89        Core27: 113.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.42
Socket1: 87.31
DDR read Latency(ns)
Socket0: 22959.26
Socket1: 235.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.90        Core1: 90.89        
Core2: 32.53        Core3: 88.30        
Core4: 33.14        Core5: 95.25        
Core6: 31.84        Core7: 91.93        
Core8: 32.99        Core9: 39.30        
Core10: 30.98        Core11: 105.29        
Core12: 31.31        Core13: 100.83        
Core14: 32.21        Core15: 55.52        
Core16: 33.17        Core17: 104.37        
Core18: 32.27        Core19: 70.93        
Core20: 34.09        Core21: 90.82        
Core22: 31.45        Core23: 98.22        
Core24: 30.71        Core25: 101.01        
Core26: 37.41        Core27: 104.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.41
Socket1: 90.09
DDR read Latency(ns)
Socket0: 23581.62
Socket1: 236.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.38        Core1: 89.23        
Core2: 35.16        Core3: 90.43        
Core4: 34.09        Core5: 99.98        
Core6: 32.73        Core7: 95.24        
Core8: 34.52        Core9: 41.22        
Core10: 33.64        Core11: 58.14        
Core12: 33.47        Core13: 107.05        
Core14: 32.87        Core15: 83.26        
Core16: 34.18        Core17: 110.53        
Core18: 32.78        Core19: 59.38        
Core20: 32.06        Core21: 99.30        
Core22: 32.77        Core23: 99.41        
Core24: 34.80        Core25: 102.11        
Core26: 34.51        Core27: 108.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.02
Socket1: 90.26
DDR read Latency(ns)
Socket0: 23723.72
Socket1: 236.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.86        Core1: 83.70        
Core2: 31.35        Core3: 98.18        
Core4: 26.87        Core5: 80.48        
Core6: 29.37        Core7: 79.45        
Core8: 29.30        Core9: 46.71        
Core10: 30.21        Core11: 57.59        
Core12: 31.26        Core13: 104.12        
Core14: 33.09        Core15: 90.29        
Core16: 32.41        Core17: 103.44        
Core18: 27.25        Core19: 80.28        
Core20: 28.60        Core21: 86.20        
Core22: 29.28        Core23: 88.71        
Core24: 29.11        Core25: 101.99        
Core26: 31.18        Core27: 83.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.54
Socket1: 84.47
DDR read Latency(ns)
Socket0: 22354.81
Socket1: 237.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.08        Core1: 89.68        
Core2: 31.50        Core3: 101.81        
Core4: 29.80        Core5: 83.75        
Core6: 31.78        Core7: 96.80        
Core8: 32.55        Core9: 50.79        
Core10: 30.34        Core11: 56.96        
Core12: 34.12        Core13: 100.54        
Core14: 30.79        Core15: 91.38        
Core16: 31.50        Core17: 99.76        
Core18: 30.61        Core19: 65.42        
Core20: 29.47        Core21: 94.32        
Core22: 33.30        Core23: 89.57        
Core24: 29.55        Core25: 97.05        
Core26: 31.20        Core27: 97.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.17
Socket1: 87.22
DDR read Latency(ns)
Socket0: 22648.07
Socket1: 238.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.58        Core1: 90.61        
Core2: 35.53        Core3: 104.05        
Core4: 32.59        Core5: 84.90        
Core6: 30.50        Core7: 98.42        
Core8: 30.62        Core9: 52.32        
Core10: 24.94        Core11: 83.00        
Core12: 31.34        Core13: 103.61        
Core14: 32.01        Core15: 86.78        
Core16: 26.66        Core17: 95.34        
Core18: 33.10        Core19: 65.08        
Core20: 25.96        Core21: 94.93        
Core22: 24.19        Core23: 96.59        
Core24: 28.49        Core25: 94.58        
Core26: 33.73        Core27: 92.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.30
Socket1: 89.68
DDR read Latency(ns)
Socket0: 22248.43
Socket1: 239.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.85        Core1: 85.56        
Core2: 28.92        Core3: 106.75        
Core4: 31.52        Core5: 82.90        
Core6: 29.39        Core7: 98.98        
Core8: 32.57        Core9: 54.45        
Core10: 30.81        Core11: 71.70        
Core12: 23.88        Core13: 96.51        
Core14: 30.78        Core15: 77.41        
Core16: 22.31        Core17: 95.20        
Core18: 23.82        Core19: 73.21        
Core20: 21.48        Core21: 87.21        
Core22: 33.99        Core23: 85.74        
Core24: 30.13        Core25: 94.27        
Core26: 34.37        Core27: 103.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.60
Socket1: 87.39
DDR read Latency(ns)
Socket0: 22497.50
Socket1: 239.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.98        Core1: 93.14        
Core2: 30.87        Core3: 101.15        
Core4: 27.96        Core5: 84.21        
Core6: 31.12        Core7: 97.79        
Core8: 31.25        Core9: 52.64        
Core10: 33.74        Core11: 87.38        
Core12: 32.20        Core13: 107.06        
Core14: 35.74        Core15: 59.81        
Core16: 35.60        Core17: 107.61        
Core18: 28.66        Core19: 68.10        
Core20: 29.45        Core21: 91.38        
Core22: 30.58        Core23: 88.77        
Core24: 30.78        Core25: 104.72        
Core26: 30.85        Core27: 97.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.42
Socket1: 89.60
DDR read Latency(ns)
Socket0: 22439.17
Socket1: 238.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.82        Core1: 96.19        
Core2: 34.51        Core3: 100.85        
Core4: 31.09        Core5: 80.43        
Core6: 31.52        Core7: 102.10        
Core8: 35.11        Core9: 53.20        
Core10: 34.09        Core11: 97.74        
Core12: 35.26        Core13: 109.23        
Core14: 31.44        Core15: 73.49        
Core16: 32.60        Core17: 100.58        
Core18: 31.95        Core19: 98.15        
Core20: 33.47        Core21: 96.27        
Core22: 31.01        Core23: 50.67        
Core24: 33.02        Core25: 106.07        
Core26: 35.63        Core27: 97.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.81
Socket1: 89.68
DDR read Latency(ns)
Socket0: 23399.27
Socket1: 237.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 86.80        
Core2: 34.64        Core3: 96.24        
Core4: 33.55        Core5: 76.67        
Core6: 30.89        Core7: 84.73        
Core8: 35.43        Core9: 46.21        
Core10: 34.66        Core11: 88.53        
Core12: 33.24        Core13: 98.11        
Core14: 33.62        Core15: 54.27        
Core16: 35.01        Core17: 93.51        
Core18: 33.02        Core19: 91.85        
Core20: 30.46        Core21: 97.15        
Core22: 32.92        Core23: 73.10        
Core24: 34.32        Core25: 84.30        
Core26: 32.69        Core27: 87.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 82.43
DDR read Latency(ns)
Socket0: 24553.38
Socket1: 238.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.32        Core1: 90.06        
Core2: 30.65        Core3: 93.86        
Core4: 33.16        Core5: 60.12        
Core6: 29.31        Core7: 81.16        
Core8: 29.52        Core9: 47.16        
Core10: 34.52        Core11: 86.14        
Core12: 28.84        Core13: 89.88        
Core14: 29.69        Core15: 49.23        
Core16: 32.11        Core17: 88.96        
Core18: 33.24        Core19: 88.61        
Core20: 32.13        Core21: 89.74        
Core22: 36.85        Core23: 60.23        
Core24: 30.76        Core25: 84.93        
Core26: 32.41        Core27: 92.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.72
Socket1: 76.24
DDR read Latency(ns)
Socket0: 24707.27
Socket1: 238.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.22        Core1: 89.82        
Core2: 22.92        Core3: 93.07        
Core4: 31.32        Core5: 60.65        
Core6: 24.85        Core7: 83.45        
Core8: 25.31        Core9: 46.08        
Core10: 30.10        Core11: 86.24        
Core12: 35.94        Core13: 82.30        
Core14: 36.41        Core15: 52.37        
Core16: 32.06        Core17: 92.76        
Core18: 37.32        Core19: 91.48        
Core20: 30.46        Core21: 80.10        
Core22: 34.31        Core23: 60.29        
Core24: 33.39        Core25: 76.31        
Core26: 35.52        Core27: 90.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.14
Socket1: 74.99
DDR read Latency(ns)
Socket0: 23039.53
Socket1: 237.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.08        Core1: 90.72        
Core2: 34.75        Core3: 91.27        
Core4: 31.41        Core5: 58.71        
Core6: 31.27        Core7: 91.35        
Core8: 30.61        Core9: 47.74        
Core10: 27.98        Core11: 82.88        
Core12: 31.57        Core13: 77.85        
Core14: 30.90        Core15: 51.05        
Core16: 32.21        Core17: 90.07        
Core18: 34.66        Core19: 86.90        
Core20: 30.78        Core21: 75.88        
Core22: 28.08        Core23: 59.70        
Core24: 31.79        Core25: 77.24        
Core26: 32.06        Core27: 94.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.42
Socket1: 73.77
DDR read Latency(ns)
Socket0: 24758.82
Socket1: 237.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.65        Core1: 88.19        
Core2: 31.72        Core3: 95.30        
Core4: 30.17        Core5: 61.11        
Core6: 30.85        Core7: 95.38        
Core8: 34.84        Core9: 46.31        
Core10: 31.59        Core11: 84.81        
Core12: 31.04        Core13: 81.89        
Core14: 35.54        Core15: 51.03        
Core16: 32.44        Core17: 94.13        
Core18: 32.83        Core19: 86.48        
Core20: 27.85        Core21: 78.50        
Core22: 32.67        Core23: 59.53        
Core24: 30.52        Core25: 93.05        
Core26: 32.74        Core27: 102.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.65
Socket1: 77.52
DDR read Latency(ns)
Socket0: 24037.64
Socket1: 238.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.99        Core1: 89.01        
Core2: 38.32        Core3: 96.85        
Core4: 33.00        Core5: 62.35        
Core6: 34.20        Core7: 98.15        
Core8: 33.43        Core9: 50.03        
Core10: 35.23        Core11: 86.73        
Core12: 38.06        Core13: 91.41        
Core14: 32.62        Core15: 50.78        
Core16: 32.60        Core17: 85.42        
Core18: 40.10        Core19: 92.79        
Core20: 34.37        Core21: 88.55        
Core22: 37.12        Core23: 59.10        
Core24: 35.83        Core25: 80.46        
Core26: 35.74        Core27: 104.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.89
Socket1: 78.27
DDR read Latency(ns)
Socket0: 24680.33
Socket1: 238.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.83        Core1: 76.64        
Core2: 33.47        Core3: 99.92        
Core4: 29.53        Core5: 103.08        
Core6: 31.71        Core7: 93.51        
Core8: 27.61        Core9: 53.70        
Core10: 30.12        Core11: 64.00        
Core12: 28.62        Core13: 99.00        
Core14: 29.49        Core15: 106.93        
Core16: 31.11        Core17: 86.24        
Core18: 32.49        Core19: 77.16        
Core20: 33.56        Core21: 96.20        
Core22: 30.59        Core23: 94.96        
Core24: 30.47        Core25: 102.47        
Core26: 32.55        Core27: 101.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.61
Socket1: 89.32
DDR read Latency(ns)
Socket0: 22812.22
Socket1: 237.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.17        Core1: 81.40        
Core2: 31.72        Core3: 102.14        
Core4: 30.64        Core5: 96.27        
Core6: 28.71        Core7: 91.04        
Core8: 29.50        Core9: 51.70        
Core10: 32.75        Core11: 74.03        
Core12: 32.84        Core13: 97.68        
Core14: 27.40        Core15: 82.69        
Core16: 32.02        Core17: 92.79        
Core18: 30.85        Core19: 67.06        
Core20: 33.72        Core21: 97.94        
Core22: 34.45        Core23: 92.89        
Core24: 34.34        Core25: 95.58        
Core26: 35.91        Core27: 93.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.14
Socket1: 88.27
DDR read Latency(ns)
Socket0: 23498.21
Socket1: 240.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.53        Core1: 86.49        
Core2: 23.02        Core3: 104.63        
Core4: 33.29        Core5: 93.27        
Core6: 37.82        Core7: 95.68        
Core8: 25.66        Core9: 51.56        
Core10: 26.04        Core11: 93.17        
Core12: 29.65        Core13: 98.05        
Core14: 28.85        Core15: 83.48        
Core16: 35.08        Core17: 91.66        
Core18: 30.55        Core19: 84.01        
Core20: 34.85        Core21: 98.46        
Core22: 33.62        Core23: 74.03        
Core24: 31.19        Core25: 106.72        
Core26: 33.13        Core27: 94.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.72
Socket1: 91.81
DDR read Latency(ns)
Socket0: 22316.63
Socket1: 238.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.24        Core1: 85.03        
Core2: 30.90        Core3: 100.20        
Core4: 29.38        Core5: 98.08        
Core6: 35.68        Core7: 96.69        
Core8: 29.59        Core9: 55.88        
Core10: 30.45        Core11: 62.09        
Core12: 32.58        Core13: 94.21        
Core14: 32.97        Core15: 107.53        
Core16: 29.43        Core17: 90.22        
Core18: 30.09        Core19: 90.66        
Core20: 32.93        Core21: 96.65        
Core22: 37.34        Core23: 54.17        
Core24: 31.70        Core25: 105.10        
Core26: 32.69        Core27: 101.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.86
Socket1: 88.90
DDR read Latency(ns)
Socket0: 23946.60
Socket1: 238.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.84        Core1: 85.85        
Core2: 32.71        Core3: 101.10        
Core4: 31.25        Core5: 99.88        
Core6: 30.01        Core7: 94.70        
Core8: 30.00        Core9: 50.74        
Core10: 29.42        Core11: 83.72        
Core12: 31.45        Core13: 93.65        
Core14: 35.41        Core15: 106.48        
Core16: 32.31        Core17: 86.67        
Core18: 32.21        Core19: 81.48        
Core20: 37.07        Core21: 96.68        
Core22: 34.73        Core23: 79.09        
Core24: 30.58        Core25: 98.39        
Core26: 34.08        Core27: 101.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.21
Socket1: 92.11
DDR read Latency(ns)
Socket0: 23714.67
Socket1: 238.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.57        Core1: 85.75        
Core2: 37.27        Core3: 103.09        
Core4: 29.44        Core5: 94.50        
Core6: 33.57        Core7: 92.10        
Core8: 34.00        Core9: 53.24        
Core10: 30.51        Core11: 82.52        
Core12: 34.91        Core13: 98.20        
Core14: 26.58        Core15: 84.12        
Core16: 32.69        Core17: 87.82        
Core18: 28.51        Core19: 90.37        
Core20: 32.45        Core21: 98.78        
Core22: 31.47        Core23: 72.34        
Core24: 29.22        Core25: 97.71        
Core26: 33.35        Core27: 96.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.99
Socket1: 90.45
DDR read Latency(ns)
Socket0: 23392.99
Socket1: 239.68
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.88        Core1: 90.71        
Core2: 29.08        Core3: 95.89        
Core4: 28.17        Core5: 79.98        
Core6: 29.99        Core7: 79.91        
Core8: 30.15        Core9: 37.92        
Core10: 28.78        Core11: 89.28        
Core12: 29.06        Core13: 80.73        
Core14: 31.32        Core15: 53.85        
Core16: 34.55        Core17: 91.90        
Core18: 30.56        Core19: 74.62        
Core20: 30.36        Core21: 83.12        
Core22: 31.75        Core23: 84.94        
Core24: 30.22        Core25: 84.33        
Core26: 29.53        Core27: 77.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.54
Socket1: 80.37
DDR read Latency(ns)
Socket0: 23785.55
Socket1: 236.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 85.92        
Core2: 38.09        Core3: 93.94        
Core4: 29.42        Core5: 88.84        
Core6: 32.76        Core7: 94.79        
Core8: 33.43        Core9: 39.56        
Core10: 29.32        Core11: 93.64        
Core12: 31.34        Core13: 94.21        
Core14: 30.28        Core15: 85.98        
Core16: 36.66        Core17: 94.11        
Core18: 34.81        Core19: 98.54        
Core20: 31.29        Core21: 91.93        
Core22: 31.29        Core23: 47.30        
Core24: 32.90        Core25: 88.23        
Core26: 32.57        Core27: 89.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.10
Socket1: 86.31
DDR read Latency(ns)
Socket0: 22841.24
Socket1: 237.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.66        Core1: 88.03        
Core2: 38.44        Core3: 95.11        
Core4: 29.49        Core5: 92.18        
Core6: 22.69        Core7: 102.95        
Core8: 33.77        Core9: 39.12        
Core10: 32.75        Core11: 62.66        
Core12: 36.44        Core13: 106.90        
Core14: 34.34        Core15: 86.32        
Core16: 34.13        Core17: 92.18        
Core18: 32.65        Core19: 102.12        
Core20: 35.21        Core21: 96.14        
Core22: 29.74        Core23: 74.05        
Core24: 31.24        Core25: 81.83        
Core26: 33.63        Core27: 94.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.84
Socket1: 88.98
DDR read Latency(ns)
Socket0: 21393.21
Socket1: 238.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.29        Core1: 87.18        
Core2: 32.59        Core3: 94.79        
Core4: 30.53        Core5: 87.24        
Core6: 32.31        Core7: 90.16        
Core8: 29.07        Core9: 40.56        
Core10: 31.09        Core11: 59.00        
Core12: 30.62        Core13: 87.51        
Core14: 32.78        Core15: 95.70        
Core16: 31.53        Core17: 99.41        
Core18: 37.44        Core19: 97.26        
Core20: 31.43        Core21: 82.28        
Core22: 30.61        Core23: 50.74        
Core24: 30.65        Core25: 93.90        
Core26: 30.44        Core27: 85.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.64
Socket1: 83.11
DDR read Latency(ns)
Socket0: 23541.02
Socket1: 237.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.25        Core1: 88.69        
Core2: 33.12        Core3: 91.73        
Core4: 27.66        Core5: 85.79        
Core6: 31.62        Core7: 89.43        
Core8: 32.16        Core9: 39.80        
Core10: 31.02        Core11: 83.64        
Core12: 34.04        Core13: 87.89        
Core14: 33.18        Core15: 88.88        
Core16: 35.52        Core17: 94.92        
Core18: 32.92        Core19: 97.14        
Core20: 30.82        Core21: 82.56        
Core22: 33.27        Core23: 39.66        
Core24: 32.38        Core25: 91.12        
Core26: 30.71        Core27: 84.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.97
Socket1: 81.68
DDR read Latency(ns)
Socket0: 23172.79
Socket1: 236.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.11        Core1: 86.24        
Core2: 35.47        Core3: 97.55        
Core4: 32.03        Core5: 86.08        
Core6: 35.90        Core7: 89.83        
Core8: 28.86        Core9: 40.93        
Core10: 33.46        Core11: 82.01        
Core12: 34.79        Core13: 87.89        
Core14: 34.83        Core15: 60.48        
Core16: 32.71        Core17: 100.01        
Core18: 33.05        Core19: 98.97        
Core20: 28.01        Core21: 81.38        
Core22: 31.12        Core23: 46.98        
Core24: 34.12        Core25: 92.11        
Core26: 32.75        Core27: 83.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.40
Socket1: 81.59
DDR read Latency(ns)
Socket0: 23538.72
Socket1: 237.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 82.30        
Core2: 32.34        Core3: 102.04        
Core4: 32.37        Core5: 93.28        
Core6: 27.83        Core7: 85.58        
Core8: 28.14        Core9: 39.78        
Core10: 31.37        Core11: 62.19        
Core12: 30.84        Core13: 86.63        
Core14: 32.87        Core15: 97.41        
Core16: 32.47        Core17: 96.34        
Core18: 34.87        Core19: 61.97        
Core20: 40.09        Core21: 85.69        
Core22: 29.74        Core23: 77.05        
Core24: 31.73        Core25: 88.73        
Core26: 32.59        Core27: 110.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.70
Socket1: 84.31
DDR read Latency(ns)
Socket0: 23673.03
Socket1: 237.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.86        Core1: 85.65        
Core2: 35.13        Core3: 104.06        
Core4: 30.68        Core5: 91.85        
Core6: 30.70        Core7: 88.57        
Core8: 29.08        Core9: 42.77        
Core10: 33.21        Core11: 50.76        
Core12: 31.30        Core13: 99.17        
Core14: 33.14        Core15: 82.19        
Core16: 32.40        Core17: 106.55        
Core18: 34.15        Core19: 73.21        
Core20: 33.98        Core21: 96.14        
Core22: 35.59        Core23: 95.52        
Core24: 35.46        Core25: 95.79        
Core26: 32.95        Core27: 115.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.01
Socket1: 88.98
DDR read Latency(ns)
Socket0: 23761.22
Socket1: 237.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 83.06        
Core2: 32.30        Core3: 103.66        
Core4: 30.77        Core5: 95.22        
Core6: 33.02        Core7: 83.05        
Core8: 30.72        Core9: 43.74        
Core10: 23.33        Core11: 51.45        
Core12: 30.75        Core13: 93.38        
Core14: 30.74        Core15: 94.45        
Core16: 23.77        Core17: 106.77        
Core18: 32.33        Core19: 62.82        
Core20: 31.16        Core21: 89.80        
Core22: 32.40        Core23: 101.51        
Core24: 31.65        Core25: 92.69        
Core26: 29.50        Core27: 103.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.66
Socket1: 85.80
DDR read Latency(ns)
Socket0: 21433.46
Socket1: 237.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.10        Core1: 87.81        
Core2: 36.33        Core3: 102.97        
Core4: 31.15        Core5: 93.81        
Core6: 29.36        Core7: 86.22        
Core8: 30.17        Core9: 40.93        
Core10: 29.06        Core11: 54.35        
Core12: 27.66        Core13: 86.20        
Core14: 30.45        Core15: 70.71        
Core16: 32.56        Core17: 94.13        
Core18: 26.76        Core19: 63.86        
Core20: 32.39        Core21: 86.09        
Core22: 35.93        Core23: 100.24        
Core24: 34.23        Core25: 87.72        
Core26: 35.26        Core27: 106.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.37
Socket1: 84.09
DDR read Latency(ns)
Socket0: 23658.04
Socket1: 237.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.13        Core1: 89.05        
Core2: 37.28        Core3: 100.26        
Core4: 32.77        Core5: 89.07        
Core6: 28.57        Core7: 84.72        
Core8: 31.19        Core9: 38.37        
Core10: 33.97        Core11: 96.78        
Core12: 29.50        Core13: 91.46        
Core14: 29.18        Core15: 43.11        
Core16: 33.27        Core17: 92.68        
Core18: 32.78        Core19: 70.92        
Core20: 31.84        Core21: 87.49        
Core22: 32.25        Core23: 95.16        
Core24: 32.88        Core25: 85.07        
Core26: 32.72        Core27: 110.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.01
Socket1: 84.00
DDR read Latency(ns)
Socket0: 23469.85
Socket1: 236.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.84        Core1: 87.75        
Core2: 36.04        Core3: 101.80        
Core4: 27.59        Core5: 94.26        
Core6: 30.63        Core7: 84.17        
Core8: 30.17        Core9: 42.50        
Core10: 29.45        Core11: 80.13        
Core12: 32.99        Core13: 88.11        
Core14: 31.75        Core15: 63.87        
Core16: 30.92        Core17: 91.04        
Core18: 31.31        Core19: 58.10        
Core20: 28.25        Core21: 87.21        
Core22: 32.22        Core23: 97.65        
Core24: 35.79        Core25: 83.55        
Core26: 38.65        Core27: 106.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.48
Socket1: 84.59
DDR read Latency(ns)
Socket0: 23541.62
Socket1: 238.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.94        Core1: 91.28        
Core2: 34.22        Core3: 97.66        
Core4: 33.97        Core5: 95.33        
Core6: 32.53        Core7: 96.36        
Core8: 31.61        Core9: 48.80        
Core10: 28.26        Core11: 56.81        
Core12: 32.52        Core13: 88.57        
Core14: 32.26        Core15: 59.69        
Core16: 29.90        Core17: 109.06        
Core18: 32.44        Core19: 103.77        
Core20: 30.54        Core21: 95.13        
Core22: 37.25        Core23: 80.15        
Core24: 31.69        Core25: 101.75        
Core26: 34.93        Core27: 101.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.63
Socket1: 87.11
DDR read Latency(ns)
Socket0: 23226.18
Socket1: 237.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.65        Core1: 91.48        
Core2: 32.60        Core3: 96.13        
Core4: 30.88        Core5: 95.86        
Core6: 32.65        Core7: 96.08        
Core8: 29.00        Core9: 45.13        
Core10: 29.46        Core11: 64.42        
Core12: 29.44        Core13: 84.84        
Core14: 27.98        Core15: 50.10        
Core16: 29.94        Core17: 96.27        
Core18: 29.20        Core19: 104.76        
Core20: 30.90        Core21: 88.72        
Core22: 29.00        Core23: 81.03        
Core24: 29.64        Core25: 90.79        
Core26: 31.19        Core27: 104.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.62
Socket1: 84.66
DDR read Latency(ns)
Socket0: 23249.81
Socket1: 238.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 93.14        
Core2: 28.56        Core3: 95.08        
Core4: 39.37        Core5: 89.70        
Core6: 34.32        Core7: 95.08        
Core8: 31.88        Core9: 44.12        
Core10: 30.75        Core11: 69.45        
Core12: 33.36        Core13: 85.10        
Core14: 28.05        Core15: 52.99        
Core16: 25.12        Core17: 93.04        
Core18: 23.54        Core19: 96.66        
Core20: 27.16        Core21: 90.51        
Core22: 24.66        Core23: 67.20        
Core24: 31.24        Core25: 89.34        
Core26: 32.73        Core27: 98.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.08
Socket1: 83.01
DDR read Latency(ns)
Socket0: 21693.49
Socket1: 238.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.77        Core1: 93.07        
Core2: 28.91        Core3: 98.07        
Core4: 32.71        Core5: 98.84        
Core6: 31.17        Core7: 95.15        
Core8: 32.25        Core9: 40.43        
Core10: 28.39        Core11: 68.98        
Core12: 31.68        Core13: 82.55        
Core14: 31.22        Core15: 68.35        
Core16: 34.25        Core17: 99.17        
Core18: 32.05        Core19: 91.37        
Core20: 32.22        Core21: 90.95        
Core22: 31.26        Core23: 84.92        
Core24: 33.34        Core25: 92.85        
Core26: 32.36        Core27: 100.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.91
Socket1: 87.73
DDR read Latency(ns)
Socket0: 23165.59
Socket1: 239.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.54        Core1: 96.63        
Core2: 28.91        Core3: 93.87        
Core4: 30.80        Core5: 88.61        
Core6: 30.47        Core7: 96.24        
Core8: 33.63        Core9: 43.89        
Core10: 26.50        Core11: 80.79        
Core12: 29.12        Core13: 74.93        
Core14: 31.05        Core15: 78.32        
Core16: 26.09        Core17: 102.72        
Core18: 30.68        Core19: 95.77        
Core20: 28.02        Core21: 79.24        
Core22: 30.30        Core23: 59.10        
Core24: 31.57        Core25: 92.13        
Core26: 30.26        Core27: 99.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.19
Socket1: 84.88
DDR read Latency(ns)
Socket0: 22854.32
Socket1: 238.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 89.79        
Core2: 31.68        Core3: 97.71        
Core4: 31.53        Core5: 79.02        
Core6: 30.97        Core7: 97.11        
Core8: 31.35        Core9: 43.86        
Core10: 29.84        Core11: 84.88        
Core12: 31.55        Core13: 82.69        
Core14: 29.91        Core15: 48.27        
Core16: 30.02        Core17: 92.73        
Core18: 31.07        Core19: 79.95        
Core20: 29.95        Core21: 87.96        
Core22: 30.11        Core23: 90.76        
Core24: 29.84        Core25: 87.84        
Core26: 32.13        Core27: 103.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.96
Socket1: 83.12
DDR read Latency(ns)
Socket0: 22730.62
Socket1: 237.69
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.91        Core1: 95.69        
Core2: 28.59        Core3: 100.31        
Core4: 33.68        Core5: 68.44        
Core6: 31.01        Core7: 92.58        
Core8: 35.46        Core9: 43.22        
Core10: 27.08        Core11: 98.56        
Core12: 28.63        Core13: 102.73        
Core14: 34.74        Core15: 47.77        
Core16: 35.70        Core17: 83.43        
Core18: 31.16        Core19: 88.06        
Core20: 35.38        Core21: 87.70        
Core22: 36.02        Core23: 65.80        
Core24: 32.20        Core25: 85.98        
Core26: 33.59        Core27: 92.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.15
Socket1: 80.73
DDR read Latency(ns)
Socket0: 21501.02
Socket1: 237.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.42        Core1: 94.06        
Core2: 32.35        Core3: 100.99        
Core4: 30.56        Core5: 71.00        
Core6: 27.26        Core7: 94.62        
Core8: 28.28        Core9: 44.84        
Core10: 30.34        Core11: 99.71        
Core12: 29.94        Core13: 103.54        
Core14: 31.67        Core15: 65.17        
Core16: 31.35        Core17: 82.33        
Core18: 31.77        Core19: 84.47        
Core20: 34.13        Core21: 91.64        
Core22: 32.35        Core23: 57.12        
Core24: 32.91        Core25: 84.15        
Core26: 33.53        Core27: 88.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.87
Socket1: 82.23
DDR read Latency(ns)
Socket0: 21899.34
Socket1: 237.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.89        Core1: 88.61        
Core2: 29.19        Core3: 102.43        
Core4: 31.69        Core5: 81.76        
Core6: 24.86        Core7: 83.40        
Core8: 29.44        Core9: 40.36        
Core10: 29.66        Core11: 76.82        
Core12: 34.02        Core13: 104.06        
Core14: 35.02        Core15: 82.14        
Core16: 32.86        Core17: 80.23        
Core18: 34.67        Core19: 50.74        
Core20: 34.91        Core21: 96.61        
Core22: 32.04        Core23: 65.45        
Core24: 22.01        Core25: 81.29        
Core26: 32.04        Core27: 85.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.81
Socket1: 80.88
DDR read Latency(ns)
Socket0: 20363.59
Socket1: 237.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.37        Core1: 95.49        
Core2: 29.81        Core3: 101.49        
Core4: 32.18        Core5: 87.07        
Core6: 31.96        Core7: 82.96        
Core8: 27.13        Core9: 42.64        
Core10: 30.10        Core11: 100.69        
Core12: 35.10        Core13: 106.25        
Core14: 31.77        Core15: 65.14        
Core16: 31.08        Core17: 85.34        
Core18: 33.95        Core19: 80.76        
Core20: 36.41        Core21: 95.96        
Core22: 34.41        Core23: 75.19        
Core24: 33.41        Core25: 85.23        
Core26: 31.21        Core27: 87.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.97
Socket1: 86.48
DDR read Latency(ns)
Socket0: 21718.14
Socket1: 238.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.26        Core1: 86.81        
Core2: 35.75        Core3: 103.97        
Core4: 34.48        Core5: 96.86        
Core6: 32.31        Core7: 84.69        
Core8: 32.92        Core9: 42.68        
Core10: 30.88        Core11: 54.62        
Core12: 34.61        Core13: 108.36        
Core14: 35.15        Core15: 107.07        
Core16: 39.34        Core17: 80.63        
Core18: 34.23        Core19: 48.12        
Core20: 35.37        Core21: 92.44        
Core22: 33.71        Core23: 100.43        
Core24: 34.04        Core25: 77.60        
Core26: 31.40        Core27: 85.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.12
Socket1: 82.80
DDR read Latency(ns)
Socket0: 21250.09
Socket1: 236.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.47        Core1: 95.30        
Core2: 31.31        Core3: 104.25        
Core4: 31.52        Core5: 93.57        
Core6: 31.33        Core7: 89.35        
Core8: 28.76        Core9: 44.42        
Core10: 28.75        Core11: 81.68        
Core12: 31.39        Core13: 109.34        
Core14: 29.53        Core15: 100.20        
Core16: 34.40        Core17: 83.25        
Core18: 33.81        Core19: 88.25        
Core20: 30.89        Core21: 98.17        
Core22: 33.78        Core23: 83.13        
Core24: 31.45        Core25: 83.29        
Core26: 31.46        Core27: 89.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.89
Socket1: 90.83
DDR read Latency(ns)
Socket0: 22089.91
Socket1: 239.33
