{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 5.49872,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.49957,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00127655,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000991943,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000402292,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000991943,
	"finish__design__instance__count__class:macro": 1,
	"finish__design__instance__area__class:macro": 51922.5,
	"finish__design__instance__count__class:endcap_cell": 264,
	"finish__design__instance__area__class:endcap_cell": 1490.23,
	"finish__design__instance__count__class:fill_cell": 1179,
	"finish__design__instance__area__class:fill_cell": 86517.8,
	"finish__design__instance__count__class:tap_cell": 91,
	"finish__design__instance__area__class:tap_cell": 513.677,
	"finish__design__instance__count__class:clock_buffer": 9,
	"finish__design__instance__area__class:clock_buffer": 660.442,
	"finish__design__instance__count__class:timing_repair_buffer": 43,
	"finish__design__instance__area__class:timing_repair_buffer": 1072.51,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 270.95,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 79.0272,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 2963.52,
	"finish__design__instance__count__class:multi_input_combinational_cell": 184,
	"finish__design__instance__area__class:multi_input_combinational_cell": 7851.92,
	"finish__design__instance__count": 1823,
	"finish__design__instance__area": 153343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 3.38815,
	"finish__timing__hold__ws": 0.401727,
	"finish__clock__skew__setup": 0.00354689,
	"finish__clock__skew__hold": 0.00354689,
	"finish__timing__drv__max_slew_limit": 0.769009,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.868297,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0375627,
	"finish__power__switching__total": 0.0191598,
	"finish__power__leakage__total": 1.73459e-07,
	"finish__power__total": 0.0567227,
	"finish__design__io": 44,
	"finish__design__die__area": 184900,
	"finish__design__core__area": 167346,
	"finish__design__instance__count": 644,
	"finish__design__instance__area": 66824.7,
	"finish__design__instance__count__stdcell": 643,
	"finish__design__instance__area__stdcell": 14902.3,
	"finish__design__instance__count__macros": 1,
	"finish__design__instance__area__macros": 51922.5,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.399321,
	"finish__design__instance__utilization__stdcell": 0.12911,
	"finish__design__rows": 132,
	"finish__design__rows:GF018hv5v_green_sc9": 132,
	"finish__design__sites": 35934,
	"finish__design__sites:GF018hv5v_green_sc9": 35934,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}