{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743878867701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743878867704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 14:47:47 2025 " "Processing started: Sat Apr  5 14:47:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743878867704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878867704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off grayscale_image -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off grayscale_image -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878867705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743878868080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743878868080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743878876431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878876431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk25.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk25.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk25 " "Found entity 1: clk25" {  } { { "clk25.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/clk25.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743878876435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878876435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743878876439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878876439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743878876442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878876442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743878876684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk25 clk25:PLL " "Elaborating entity \"clk25\" for hierarchy \"clk25:PLL\"" {  } { { "top.sv" "PLL" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878876734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:VGA_CNT " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:VGA_CNT\"" {  } { { "top.sv" "VGA_CNT" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878876738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(60) " "Verilog HDL assignment warning at vga_controller.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/vga_controller.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743878876740 "|top|vga_controller:VGA_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(62) " "Verilog HDL assignment warning at vga_controller.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/vga_controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743878876740 "|top|vga_controller:VGA_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(65) " "Verilog HDL assignment warning at vga_controller.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/vga_controller.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743878876740 "|top|vga_controller:VGA_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(66) " "Verilog HDL assignment warning at vga_controller.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/vga_controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743878876740 "|top|vga_controller:VGA_CNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(67) " "Verilog HDL assignment warning at vga_controller.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/vga_controller.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743878876740 "|top|vga_controller:VGA_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:MEM " "Elaborating entity \"mem\" for hierarchy \"mem:MEM\"" {  } { { "top.sv" "MEM" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878876748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:MEM\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878876827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:MEM\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878876830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file output_grayscale.mif " "Parameter \"init_file\" = \"output_grayscale.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743878876830 ""}  } { { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743878876830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cga1 " "Found entity 1: altsyncram_cga1" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743878876921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878876921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cga1 mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated " "Elaborating entity \"altsyncram_cga1\" for hierarchy \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878876922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743878876976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878876976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_cga1.tdf" "rden_decode" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878876976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743878877034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878877034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_cga1.tdf" "mux2" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878877035 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a8 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a9 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a10 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a11 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a12 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a13 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a14 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a15 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a16 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a17 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a18 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a19 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a20 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a21 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a22 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a23 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a24 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a25 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a26 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a27 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a28 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a29 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a30 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a31 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a32 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a33 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a34 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a35 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a36 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a37 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a38 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a39 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a40 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a41 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a42 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a43 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a44 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a45 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a46 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a47 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1077 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a48 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a49 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1121 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a50 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a51 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a52 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a53 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a54 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a55 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1253 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a56 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a57 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a58 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a59 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1341 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a60 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1363 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a61 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a62 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a63 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a64 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a65 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a66 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a67 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1517 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a68 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a69 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a70 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a71 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1605 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a72 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1627 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a73 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a74 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a75 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1693 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a76 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1715 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a77 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1737 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a78 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1759 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a79 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a80 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1803 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a81 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a82 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a83 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a84 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1891 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a85 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1913 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a86 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1935 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a87 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1957 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a88 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a89 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a90 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a91 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2045 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a92 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a93 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2089 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a94 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a95 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2133 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a96 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a97 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a98 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a99 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a100 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a101 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2265 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a102 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a103 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a104 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a105 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2353 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a106 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a107 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a108 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a109 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a110 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a111 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a112 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2507 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a113 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a114 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2551 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a115 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a116 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a117 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a118 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a119 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a120 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a121 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a122 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a123 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2749 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a124 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a125 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a126 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2815 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a127 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2837 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a128 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a129 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a130 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a131 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2925 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a132 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a133 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a134 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 2991 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a135 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a136 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3035 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a137 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3057 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a138 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a139 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3101 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a140 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3123 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a141 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3145 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a142 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3167 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a143 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a144 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3211 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a145 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a146 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3255 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a147 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3277 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a148 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3299 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a149 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a150 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3343 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a151 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a152 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3387 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a153 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3409 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a154 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a155 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3453 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a156 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a157 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3497 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a158 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3519 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a159 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a160 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3563 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a161 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a162 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3607 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a163 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3629 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a164 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3651 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a165 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3673 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a166 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a167 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3717 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a168 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3739 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a169 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3761 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a170 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a171 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3805 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a172 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3827 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a173 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3849 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a174 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3871 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a175 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3893 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a176 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3915 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a177 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3937 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a178 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a179 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 3981 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a180 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4003 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a181 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4025 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a182 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4047 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a183 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4069 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a184 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4091 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a185 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4113 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a186 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a187 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4157 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a188 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4179 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a189 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4201 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a190 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a191 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4245 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a192 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4267 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a193 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4289 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a194 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4311 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a195 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4333 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a196 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4355 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a197 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4377 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a198 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4399 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a199 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4421 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a200 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4443 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a201 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4465 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a202 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a203 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4509 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a204 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4531 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a205 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4553 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a206 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4575 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a207 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4597 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a208 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4619 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a209 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4641 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a210 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4663 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a211 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4685 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a212 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4707 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a213 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4729 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a214 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4751 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a215 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4773 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a216 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4795 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a217 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4817 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a218 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4839 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a219 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4861 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a220 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4883 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a221 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4905 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a222 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4927 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a223 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4949 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a224 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4971 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a225 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 4993 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a226 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5015 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a227 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5037 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a228 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5059 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a229 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a230 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5103 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a231 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5125 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a232 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5147 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a233 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5169 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a234 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5191 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a235 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5213 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a236 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5235 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a237 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5257 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a238 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5279 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a239 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5301 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a240 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5323 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a241 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5345 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a242 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5367 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a243 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5389 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a244 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5411 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a245 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5433 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a246 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5455 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a247 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5477 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a248 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a249 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5521 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a250 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a251 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5565 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a252 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5587 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a253 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5609 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a254 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5631 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a255 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5653 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a256 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5675 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a257 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5697 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a258 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5719 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a259 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5741 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a260 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5763 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a261 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5785 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a262 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5807 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a263 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5829 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a264 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5851 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a265 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5873 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a266 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5895 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a267 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5917 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a268 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5939 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a269 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5961 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a270 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 5983 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a271 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6005 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a272 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6027 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a273 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6049 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a274 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6071 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a275 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6093 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a276 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6115 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a277 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6137 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a278 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6159 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a279 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6181 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a280 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6203 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a281 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6225 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a282 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a283 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6269 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a284 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6291 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a285 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6313 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a286 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6335 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a287 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6357 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a288 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6379 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a289 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6401 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a290 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6423 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a291 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6445 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a292 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6467 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a293 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6489 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a294 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6511 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a295 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6533 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a296 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6555 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a297 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6577 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a298 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6599 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a299 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6621 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a300 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6643 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a301 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6665 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a302 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6687 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a303 " "Synthesized away node \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 6709 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743878877309 "|top|mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a303"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1743878877309 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1743878877309 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743878877867 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743878877867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743878877951 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"mem:MEM\|altsyncram:altsyncram_component\|altsyncram_cga1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_cga1.tdf" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/db/altsyncram_cga1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/mem.v" 82 0 0 } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 51 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878878344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743878878618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743878878618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743878878742 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743878878742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743878878742 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743878878742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743878878742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 306 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743878878787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 14:47:58 2025 " "Processing ended: Sat Apr  5 14:47:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743878878787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743878878787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743878878787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743878878787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743878880579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743878880589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 14:47:59 2025 " "Processing started: Sat Apr  5 14:47:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743878880589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743878880589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off grayscale_image -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off grayscale_image -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743878880589 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743878881358 ""}
{ "Info" "0" "" "Project  = grayscale_image" {  } {  } 0 0 "Project  = grayscale_image" 0 0 "Fitter" 0 0 1743878881359 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1743878881359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743878881446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743878881456 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743878881477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743878881551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743878881551 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743878881892 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743878881999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743878881999 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743878882003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743878882003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743878882003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743878882003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743878882003 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743878882003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743878882006 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1743878882036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743878882876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743878882877 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743878882880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1743878882880 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743878882880 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25:PLL\|clk_25  " "Automatically promoted node clk25:PLL\|clk_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743878882893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25:PLL\|clk_25~0 " "Destination node clk25:PLL\|clk_25~0" {  } { { "clk25.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/clk25.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743878882893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743878882893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743878882893 ""}  } { { "clk25.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/clk25.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743878882893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743878883181 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743878883181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743878883181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743878883182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743878883183 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743878883183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743878883183 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743878883184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743878883191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743878883191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743878883191 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1743878883245 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1743878883245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743878883257 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743878883278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743878885603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743878885737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743878885781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743878889226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743878889226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743878889439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y61 X33_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73" {  } { { "loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} { { 12 { 0 ""} 23 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743878893049 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743878893049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743878894096 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743878894096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743878894097 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743878894245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743878894252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743878894519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743878894519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743878894774 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743878895221 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1743878895582 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743878895586 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_RESET_N 3.3-V LVTTL G7 " "Pin TD_RESET_N uses I/O standard 3.3-V LVTTL at G7" {  } { { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/intelFPGA/quartus21.1/quartus/linux64/pin_planner.ppl" { TD_RESET_N } } } { "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/intelFPGA/quartus21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } { "top.sv" "" { Text "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1743878895586 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1743878895586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/output_files/top.fit.smsg " "Generated suppressed messages file /home/shay/a/lee3682/Documents/VGA-Project/Grayscale Image/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743878895787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 500 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 500 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1258 " "Peak virtual memory: 1258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743878896700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 14:48:16 2025 " "Processing ended: Sat Apr  5 14:48:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743878896700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743878896700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743878896700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743878896700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743878898695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743878898706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 14:48:18 2025 " "Processing started: Sat Apr  5 14:48:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743878898706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743878898706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off grayscale_image -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off grayscale_image -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743878898706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743878899107 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743878901474 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743878901573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743878901982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 14:48:21 2025 " "Processing ended: Sat Apr  5 14:48:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743878901982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743878901982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743878901982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743878901982 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743878902743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743878903665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743878903676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 14:48:23 2025 " "Processing started: Sat Apr  5 14:48:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743878903676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743878903676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta grayscale_image -c top " "Command: quartus_sta grayscale_image -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743878903676 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743878903876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743878904136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743878904136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878904200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878904200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743878904674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878904674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25:PLL\|clk_25 clk25:PLL\|clk_25 " "create_clock -period 1.000 -name clk25:PLL\|clk_25 clk25:PLL\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743878904675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743878904675 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743878904675 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743878904676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743878904676 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743878904677 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743878904751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743878904786 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743878904786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.112 " "Worst-case setup slack is -4.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.112             -66.662 clk25:PLL\|clk_25  " "   -4.112             -66.662 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -0.631 CLOCK_50  " "   -0.631              -0.631 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878904799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk25:PLL\|clk_25  " "    0.386               0.000 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 CLOCK_50  " "    0.428               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878904812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743878904825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743878904839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLOCK_50  " "   -3.000              -4.285 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -51.099 clk25:PLL\|clk_25  " "   -2.693             -51.099 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878904852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878904852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743878904936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743878904955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743878905227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743878905292 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743878905307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743878905307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.672 " "Worst-case setup slack is -3.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.672             -58.974 clk25:PLL\|clk_25  " "   -3.672             -58.974 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542              -0.542 CLOCK_50  " "   -0.542              -0.542 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878905320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk25:PLL\|clk_25  " "    0.338               0.000 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 CLOCK_50  " "    0.411               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878905334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743878905348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743878905361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLOCK_50  " "   -3.000              -4.285 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -50.747 clk25:PLL\|clk_25  " "   -2.649             -50.747 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878905376 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743878905468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743878905553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743878905554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743878905554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.527 " "Worst-case setup slack is -1.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.527             -20.667 clk25:PLL\|clk_25  " "   -1.527             -20.667 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.063 CLOCK_50  " "   -0.063              -0.063 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878905558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk25:PLL\|clk_25  " "    0.172               0.000 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 CLOCK_50  " "    0.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878905574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743878905588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743878905593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.170 CLOCK_50  " "   -3.000              -4.170 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 clk25:PLL\|clk_25  " "   -1.000             -31.000 clk25:PLL\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743878905607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743878905607 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743878906118 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743878906118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743878906292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 14:48:26 2025 " "Processing ended: Sat Apr  5 14:48:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743878906292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743878906292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743878906292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743878906292 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 812 s " "Quartus Prime Full Compilation was successful. 0 errors, 812 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743878907066 ""}
