read_verilog -sv shift_reg.v

synth

dfflibmap -liberty /eda/design_kits/ams_v4.10/liberty/c35_3.3V/c35_CORELIBD_TYP.lib
abc       -liberty /eda/design_kits/ams_v4.10/liberty/c35_3.3V/c35_CORELIBD_TYP.lib
opt_clean

stat -liberty /eda/design_kits/ams_v4.10/liberty/c35_3.3V/c35_CORELIBD_TYP.lib

write_verilog shift_reg_synth.v
