{"vcs1":{"timestamp_begin":1740915568.215874775, "rt":3.60, "ut":3.35, "st":0.19}}
{"vcselab":{"timestamp_begin":1740915571.898425151, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1740915572.150652952, "rt":0.28, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740915567.900837581}
{"VCS_COMP_START_TIME": 1740915567.900837581}
{"VCS_COMP_END_TIME": 1740915572.499303026}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 345748}}
{"vcselab": {"peak_mem": 158216}}
