{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575619868667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575619868675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:11:08 2019 " "Processing started: Fri Dec 06 00:11:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575619868675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619868675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619868675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575619869531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575619869531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.sv 0 0 " "Found 0 design units, including 0 entities, in source file modules.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882062 ""} { "Info" "ISGN_ENTITY_NAME" "2 countertest " "Found entity 2: countertest" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/substractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/sevenseg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/mux2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_decoder " "Found entity 1: keyboard_decoder" {  } { { "keyboard_decoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesreader.sv 5 5 " "Found 5 design units, including 5 entities, in source file nesreader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesReader " "Found entity 1: NesReader" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882120 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter4 " "Found entity 2: Counter4" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882120 ""} { "Info" "ISGN_ENTITY_NAME" "3 NesLatchStateDecoder " "Found entity 3: NesLatchStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882120 ""} { "Info" "ISGN_ENTITY_NAME" "4 NesClockStateDecoder " "Found entity 4: NesClockStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882120 ""} { "Info" "ISGN_ENTITY_NAME" "5 NesDataReceiverDecoder " "Found entity 5: NesDataReceiverDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "witchcraft.sv 1 1 " "Found 1 design units, including 1 entities, in source file witchcraft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 witchcraft " "Found entity 1: witchcraft" {  } { { "witchcraft.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/witchcraft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nesdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesDecoder " "Found entity 1: NesDecoder" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboard.sv 5 5 " "Found 5 design units, including 5 entities, in source file ps2keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2keyboard " "Found entity 1: PS2keyboard" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882159 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftregister11 " "Found entity 2: shiftregister11" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882159 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftregistertotal " "Found entity 3: shiftregistertotal" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882159 ""} { "Info" "ISGN_ENTITY_NAME" "4 idlecounter2 " "Found entity 4: idlecounter2" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882159 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator11 " "Found entity 5: comparator11" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator2.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "comparator2.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/comparator2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sound.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sound " "Found entity 1: clk_sound" {  } { { "clk_sound.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_sound.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speaker.sv 5 5 " "Found 5 design units, including 5 entities, in source file speaker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speaker " "Found entity 1: speaker" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882213 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter440 " "Found entity 2: counter440" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882213 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator440 " "Found entity 3: comparator440" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882213 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter261 " "Found entity 4: counter261" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882213 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator261 " "Found entity 5: comparator261" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_strip.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_strip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_strip " "Found entity 1: LED_strip" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_led.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_LED " "Found entity 1: clk_LED" {  } { { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_comparator11 PS2keyboard.sv(16) " "Verilog HDL Implicit Net warning at PS2keyboard.sv(16): created implicit net for \"c_comparator11\"" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882234 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(105) " "Verilog HDL Instantiation warning at FinalProject.sv(105): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575619882236 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(14) " "Verilog HDL Instantiation warning at vga.sv(14): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575619882236 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(21) " "Verilog HDL Instantiation warning at vga.sv(21): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575619882236 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(26) " "Verilog HDL Instantiation warning at vga.sv(26): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575619882236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575619882362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesReader NesReader:NesReader " "Elaborating entity \"NesReader\" for hierarchy \"NesReader:NesReader\"" {  } { { "FinalProject.sv" "NesReader" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 NesReader:NesReader\|Counter4:matt_i1 " "Elaborating entity \"Counter4\" for hierarchy \"NesReader:NesReader\|Counter4:matt_i1\"" {  } { { "NesReader.sv" "matt_i1" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NesReader.sv(69) " "Verilog HDL assignment warning at NesReader.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575619882393 "|FinalProject|NesReader:NesReader|Counter4:matt_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesClockStateDecoder NesReader:NesReader\|NesClockStateDecoder:matt_i2 " "Elaborating entity \"NesClockStateDecoder\" for hierarchy \"NesReader:NesReader\|NesClockStateDecoder:matt_i2\"" {  } { { "NesReader.sv" "matt_i2" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesLatchStateDecoder NesReader:NesReader\|NesLatchStateDecoder:matt_i3 " "Elaborating entity \"NesLatchStateDecoder\" for hierarchy \"NesReader:NesReader\|NesLatchStateDecoder:matt_i3\"" {  } { { "NesReader.sv" "matt_i3" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDataReceiverDecoder NesReader:NesReader\|NesDataReceiverDecoder:matt_i4 " "Elaborating entity \"NesDataReceiverDecoder\" for hierarchy \"NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\"" {  } { { "NesReader.sv" "matt_i4" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDecoder NesDecoder:NesDecoder " "Elaborating entity \"NesDecoder\" for hierarchy \"NesDecoder:NesDecoder\"" {  } { { "FinalProject.sv" "NesDecoder" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882405 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a NesDecoder.sv(13) " "Verilog HDL Always Construct warning at NesDecoder.sv(13): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575619882406 "|FinalProject|NesDecoder:NesDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b NesDecoder.sv(15) " "Verilog HDL Always Construct warning at NesDecoder.sv(15): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575619882406 "|FinalProject|NesDecoder:NesDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select_button NesDecoder.sv(17) " "Verilog HDL Always Construct warning at NesDecoder.sv(17): variable \"select_button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575619882406 "|FinalProject|NesDecoder:NesDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_select NesDecoder.sv(11) " "Verilog HDL Always Construct warning at NesDecoder.sv(11): inferring latch(es) for variable \"mux_select\", which holds its previous value in one or more paths through the always construct" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575619882406 "|FinalProject|NesDecoder:NesDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select_out NesDecoder.sv(11) " "Verilog HDL Always Construct warning at NesDecoder.sv(11): inferring latch(es) for variable \"select_out\", which holds its previous value in one or more paths through the always construct" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575619882406 "|FinalProject|NesDecoder:NesDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select_out NesDecoder.sv(15) " "Inferred latch for \"select_out\" at NesDecoder.sv(15)" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882406 "|FinalProject|NesDecoder:NesDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select NesDecoder.sv(15) " "Inferred latch for \"mux_select\" at NesDecoder.sv(15)" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882406 "|FinalProject|NesDecoder:NesDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2keyboard PS2keyboard:PS2keyboard " "Elaborating entity \"PS2keyboard\" for hierarchy \"PS2keyboard:PS2keyboard\"" {  } { { "FinalProject.sv" "PS2keyboard" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister11 PS2keyboard:PS2keyboard\|shiftregister11:shiftregister11 " "Elaborating entity \"shiftregister11\" for hierarchy \"PS2keyboard:PS2keyboard\|shiftregister11:shiftregister11\"" {  } { { "PS2keyboard.sv" "shiftregister11" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idlecounter2 PS2keyboard:PS2keyboard\|idlecounter2:idlecounter2 " "Elaborating entity \"idlecounter2\" for hierarchy \"PS2keyboard:PS2keyboard\|idlecounter2:idlecounter2\"" {  } { { "PS2keyboard.sv" "idlecounter2" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2keyboard.sv(104) " "Verilog HDL assignment warning at PS2keyboard.sv(104): truncated value with size 32 to match size of target (4)" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575619882419 "|FinalProject|PS2keyboard:comb_5|idlecounter2:idlecounter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator11 PS2keyboard:PS2keyboard\|comparator11:comparator11 " "Elaborating entity \"comparator11\" for hierarchy \"PS2keyboard:PS2keyboard\|comparator11:comparator11\"" {  } { { "PS2keyboard.sv" "comparator11" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregistertotal PS2keyboard:PS2keyboard\|shiftregistertotal:shiftregistertotal " "Elaborating entity \"shiftregistertotal\" for hierarchy \"PS2keyboard:PS2keyboard\|shiftregistertotal:shiftregistertotal\"" {  } { { "PS2keyboard.sv" "shiftregistertotal" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_decoder keyboard_decoder:keyboard_decoder " "Elaborating entity \"keyboard_decoder\" for hierarchy \"keyboard_decoder:keyboard_decoder\"" {  } { { "FinalProject.sv" "keyboard_decoder" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882429 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "pll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575619882461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL keyboard_decoder:keyboard_decoder\|PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"keyboard_decoder:keyboard_decoder\|PLL:pll\"" {  } { { "keyboard_decoder.sv" "pll" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882553 ""}  } { { "pll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575619882553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "witchcraft keyboard_decoder:keyboard_decoder\|witchcraft:h " "Elaborating entity \"witchcraft\" for hierarchy \"keyboard_decoder:keyboard_decoder\|witchcraft:h\"" {  } { { "keyboard_decoder.sv" "h" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "witchcraft keyboard_decoder:keyboard_decoder\|witchcraft:v " "Elaborating entity \"witchcraft\" for hierarchy \"keyboard_decoder:keyboard_decoder\|witchcraft:v\"" {  } { { "keyboard_decoder.sv" "v" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder keyboard_decoder:keyboard_decoder\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"keyboard_decoder:keyboard_decoder\|decoder:decoder\"" {  } { { "keyboard_decoder.sv" "decoder" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg keyboard_decoder:keyboard_decoder\|sevenseg:seven " "Elaborating entity \"sevenseg\" for hierarchy \"keyboard_decoder:keyboard_decoder\|sevenseg:seven\"" {  } { { "keyboard_decoder.sv" "seven" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator2 comparator2:comparator2 " "Elaborating entity \"comparator2\" for hierarchy \"comparator2:comparator2\"" {  } { { "FinalProject.sv" "comparator2" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:numbers " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:numbers\"" {  } { { "FinalProject.sv" "numbers" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_sub " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_sub\"" {  } { { "FinalProject.sv" "add_sub" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882689 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y add_sub.sv(15) " "Verilog HDL Always Construct warning at add_sub.sv(15): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575619882690 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] add_sub.sv(15) " "Inferred latch for \"y\[0\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882690 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] add_sub.sv(15) " "Inferred latch for \"y\[1\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882690 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] add_sub.sv(15) " "Inferred latch for \"y\[2\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882691 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] add_sub.sv(15) " "Inferred latch for \"y\[3\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882691 "|FinalProject|add_sub:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countertest countertest:comb_3 " "Elaborating entity \"countertest\" for hierarchy \"countertest:comb_3\"" {  } { { "FinalProject.sv" "comb_3" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.sv(145) " "Verilog HDL assignment warning at FinalProject.sv(145): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575619882694 "|FinalProject|countertest:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.sv(146) " "Verilog HDL assignment warning at FinalProject.sv(146): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575619882694 "|FinalProject|countertest:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count FinalProject.sv(144) " "Verilog HDL Always Construct warning at FinalProject.sv(144): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575619882694 "|FinalProject|countertest:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] FinalProject.sv(144) " "Inferred latch for \"count\[0\]\" at FinalProject.sv(144)" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882695 "|FinalProject|countertest:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] FinalProject.sv(144) " "Inferred latch for \"count\[1\]\" at FinalProject.sv(144)" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882695 "|FinalProject|countertest:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] FinalProject.sv(144) " "Inferred latch for \"count\[2\]\" at FinalProject.sv(144)" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882695 "|FinalProject|countertest:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] FinalProject.sv(144) " "Inferred latch for \"count\[3\]\" at FinalProject.sv(144)" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882695 "|FinalProject|countertest:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speaker speaker:speaker " "Elaborating entity \"speaker\" for hierarchy \"speaker:speaker\"" {  } { { "FinalProject.sv" "speaker" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter440 speaker:speaker\|counter440:counter440 " "Elaborating entity \"counter440\" for hierarchy \"speaker:speaker\|counter440:counter440\"" {  } { { "speaker.sv" "counter440" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 speaker.sv(68) " "Verilog HDL assignment warning at speaker.sv(68): truncated value with size 32 to match size of target (18)" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575619882723 "|FinalProject|speaker:speaker|counter440:counter440"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator440 speaker:speaker\|comparator440:comparator440 " "Elaborating entity \"comparator440\" for hierarchy \"speaker:speaker\|comparator440:comparator440\"" {  } { { "speaker.sv" "comparator440" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter261 speaker:speaker\|counter261:counter261 " "Elaborating entity \"counter261\" for hierarchy \"speaker:speaker\|counter261:counter261\"" {  } { { "speaker.sv" "counter261" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 speaker.sv(93) " "Verilog HDL assignment warning at speaker.sv(93): truncated value with size 32 to match size of target (18)" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575619882735 "|FinalProject|speaker:speaker|counter261:counter261"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator261 speaker:speaker\|comparator261:comparator261 " "Elaborating entity \"comparator261\" for hierarchy \"speaker:speaker\|comparator261:comparator261\"" {  } { { "speaker.sv" "comparator261" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_strip LED_strip:LED_strip " "Elaborating entity \"LED_strip\" for hierarchy \"LED_strip:LED_strip\"" {  } { { "FinalProject.sv" "LED_strip" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882744 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LED_strip.sv(14) " "Verilog HDL warning at LED_strip.sv(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1575619882745 "|FinalProject|LED_strip:LED_strip"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LED_strip.sv(15) " "Verilog HDL warning at LED_strip.sv(15): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 15 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1575619882745 "|FinalProject|LED_strip:LED_strip"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LED_strip.sv(16) " "Verilog HDL warning at LED_strip.sv(16): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 16 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1575619882745 "|FinalProject|LED_strip:LED_strip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_LED LED_strip:LED_strip\|clk_LED:clk_LED " "Elaborating entity \"clk_LED\" for hierarchy \"LED_strip:LED_strip\|clk_LED:clk_LED\"" {  } { { "LED_strip.sv" "clk_LED" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\"" {  } { { "clk_LED.v" "altpll_component" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component " "Elaborated megafunction instantiation \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\"" {  } { { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component " "Instantiated megafunction \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_LED " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_LED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575619882781 ""}  } { { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575619882781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_led_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_led_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_LED_altpll " "Found entity 1: clk_LED_altpll" {  } { { "db/clk_led_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/clk_led_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575619882870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619882870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_LED_altpll LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated " "Elaborating entity \"clk_LED_altpll\" for hierarchy \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619882874 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882937 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882937 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882937 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882938 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882938 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882938 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882938 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882939 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882939 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882939 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882939 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575619882940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575619882940 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clk_led_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/clk_led_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } } { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 9 0 0 } } { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619883053 "|FinalProject|LED_strip:LED_strip|clk_LED:clk_LED|altpll:altpll_component|clk_LED_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575619883053 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575619883053 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575619883512 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "motor VCC " "Pin \"motor\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|motor"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[0\] VCC " "Pin \"ledred\[0\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[1\] VCC " "Pin \"ledred\[1\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[2\] VCC " "Pin \"ledred\[2\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[3\] VCC " "Pin \"ledred\[3\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[4\] VCC " "Pin \"ledred\[4\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[5\] VCC " "Pin \"ledred\[5\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[6\] VCC " "Pin \"ledred\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[7\] VCC " "Pin \"ledred\[7\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledred[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[0\] VCC " "Pin \"ledgreen\[0\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[1\] VCC " "Pin \"ledgreen\[1\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[2\] VCC " "Pin \"ledgreen\[2\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[3\] VCC " "Pin \"ledgreen\[3\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[4\] VCC " "Pin \"ledgreen\[4\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[5\] VCC " "Pin \"ledgreen\[5\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[6\] VCC " "Pin \"ledgreen\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[7\] VCC " "Pin \"ledgreen\[7\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledgreen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[0\] VCC " "Pin \"ledblue\[0\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[1\] VCC " "Pin \"ledblue\[1\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[2\] VCC " "Pin \"ledblue\[2\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[3\] VCC " "Pin \"ledblue\[3\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[4\] VCC " "Pin \"ledblue\[4\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[5\] VCC " "Pin \"ledblue\[5\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[6\] VCC " "Pin \"ledblue\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[7\] VCC " "Pin \"ledblue\[7\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575619883599 "|FinalProject|ledblue[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575619883599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575619883723 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575619884157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575619884457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575619884457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vcc " "No output dependent on input pin \"vcc\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|vcc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_keyboard " "No output dependent on input pin \"input_keyboard\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|input_keyboard"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[7\] " "No output dependent on input pin \"analog\[7\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[6\] " "No output dependent on input pin \"analog\[6\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[5\] " "No output dependent on input pin \"analog\[5\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[4\] " "No output dependent on input pin \"analog\[4\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[3\] " "No output dependent on input pin \"analog\[3\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[2\] " "No output dependent on input pin \"analog\[2\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[1\] " "No output dependent on input pin \"analog\[1\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[0\] " "No output dependent on input pin \"analog\[0\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619884600 "|FinalProject|analog[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575619884600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575619884601 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575619884601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575619884601 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575619884601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575619884601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575619884668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:11:24 2019 " "Processing ended: Fri Dec 06 00:11:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575619884668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575619884668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575619884668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575619884668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575619886164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575619886172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:11:25 2019 " "Processing started: Fri Dec 06 00:11:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575619886172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575619886172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575619886172 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575619886466 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1575619886467 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1575619886467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575619886637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575619886638 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575619886651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575619886704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575619886705 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575619886782 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575619886782 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575619887070 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575619887099 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575619887759 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575619887759 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575619887763 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575619887763 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575619887764 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575619887764 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575619887764 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575619887764 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575619887765 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 65 " "No exact pin location assignment(s) for 26 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575619888059 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575619888624 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575619888625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575619888625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575619888626 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_3\|count\[0\]~0\|combout " "Node \"comb_3\|count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619888627 ""} { "Warning" "WSTA_SCC_NODE" "comb_3\|count\[0\]~0\|datad " "Node \"comb_3\|count\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619888627 ""}  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1575619888627 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575619888630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575619888631 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575619888631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575619888647 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575619888647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575619888647 ""}  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575619888647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "Automatically promoted node keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575619888647 ""}  } { { "witchcraft.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/witchcraft.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575619888647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "countertest:comb_3\|count\[3\]~1  " "Automatically promoted node countertest:comb_3\|count\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575619888647 ""}  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575619888647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575619889119 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575619889119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575619889119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575619889120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575619889121 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575619889122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575619889122 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575619889122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575619889122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575619889122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575619889122 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 2.5V 1 24 0 " "Number of I/O pins in group: 25 (unused VREF, 2.5V VCCIO, 1 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575619889130 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575619889130 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575619889130 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 20 28 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 47 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 44 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575619889131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575619889131 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575619889131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575619889238 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575619889266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575619891550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575619891645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575619891675 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575619895951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575619895951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575619896617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/Khang/Desktop/Final Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575619898126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575619898126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575619898865 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575619898865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575619898870 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575619899079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575619899086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575619899483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575619899484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575619900321 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575619901360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Khang/Desktop/Final Project/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/Users/Khang/Desktop/Final Project/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575619901768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5651 " "Peak virtual memory: 5651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575619902429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:11:42 2019 " "Processing ended: Fri Dec 06 00:11:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575619902429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575619902429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575619902429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575619902429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575619903701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575619903710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:11:43 2019 " "Processing started: Fri Dec 06 00:11:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575619903710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575619903710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575619903710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575619904168 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575619906259 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575619906396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575619907454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:11:47 2019 " "Processing ended: Fri Dec 06 00:11:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575619907454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575619907454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575619907454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575619907454 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575619908088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575619908870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575619908878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:11:48 2019 " "Processing started: Fri Dec 06 00:11:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575619908878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575619908878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575619908878 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1575619909111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575619909724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575619909724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619909770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619909770 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575619910112 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575619910155 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619910156 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_key clk_key " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_key clk_key" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575619910157 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575619910157 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575619910157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619910157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575619910158 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NesReader:NesReader\|Counter4:matt_i1\|count\[0\] NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " "create_clock -period 1.000 -name NesReader:NesReader\|Counter4:matt_i1\|count\[0\] NesReader:NesReader\|Counter4:matt_i1\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575619910158 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nesclk nesclk " "create_clock -period 1.000 -name nesclk nesclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575619910158 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " "create_clock -period 1.000 -name NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575619910158 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " "create_clock -period 1.000 -name keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575619910158 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575619910158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_3\|count\[0\]~0\|combout " "Node \"comb_3\|count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619910158 ""} { "Warning" "WSTA_SCC_NODE" "comb_3\|count\[0\]~0\|dataa " "Node \"comb_3\|count\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575619910158 ""}  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 144 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1575619910158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575619910163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575619910164 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575619910165 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575619910187 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1575619910200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575619910203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.747 " "Worst-case setup slack is -4.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.747              -8.789 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "   -4.747              -8.789 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.169             -11.461 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "   -4.169             -11.461 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509             -96.118 clk  " "   -3.509             -96.118 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.082             -20.148 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "   -3.082             -20.148 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891              -7.036 nesclk  " "   -1.891              -7.036 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99994.420               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99994.420               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619910213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "    0.378               0.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.632               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "    0.644               0.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "    0.765               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 nesclk  " "    1.452               0.000 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619910225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575619910240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575619910253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 nesclk  " "   -3.000              -8.612 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "   -1.403             -14.030 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "   -1.403              -2.806 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "    0.377               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 clk_key  " "    9.858               0.000 clk_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.715               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.715               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619910265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619910265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575619910290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575619910320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575619911337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575619911454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575619911468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.403 " "Worst-case setup slack is -4.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.403              -8.150 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "   -4.403              -8.150 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752             -10.454 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "   -3.752             -10.454 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.207             -85.748 clk  " "   -3.207             -85.748 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.766             -17.512 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "   -2.766             -17.512 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594              -5.692 nesclk  " "   -1.594              -5.692 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99994.877               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99994.877               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619911476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "    0.339               0.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clk  " "    0.367               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.585               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "    0.599               0.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "    0.685               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 nesclk  " "    1.205               0.000 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619911489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575619911500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575619911508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 nesclk  " "   -3.000              -8.612 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "   -1.403             -14.030 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "   -1.403              -2.806 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "    0.427               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.804               0.000 clk_key  " "    9.804               0.000 clk_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.710               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.710               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619911520 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575619911544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575619911770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575619911773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.455 " "Worst-case setup slack is -1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455              -2.603 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "   -1.455              -2.603 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431              -4.014 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "   -1.431              -4.014 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952             -19.680 clk  " "   -0.952             -19.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -3.474 nesclk  " "   -0.935              -3.474 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -2.532 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "   -0.673              -2.532 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99997.668               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99997.668               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619911780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk  " "    0.159               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "    0.166               0.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "    0.221               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.244               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "    0.249               0.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 nesclk  " "    0.716               0.000 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619911793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575619911801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575619911810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.547 clk  " "   -3.000             -40.547 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.704 nesclk  " "   -3.000              -7.704 nesclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk  " "   -1.000             -10.000 keyboard_decoder:keyboard_decoder\|witchcraft:h\|vsync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\]  " "   -1.000              -2.000 NesReader:NesReader\|Counter4:matt_i1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\]  " "    0.330               0.000 NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\|readButtons\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.662               0.000 clk_key  " "    9.662               0.000 clk_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.779               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.779               0.000 keyboard_decoder\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575619911820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575619911820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575619912987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575619912989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575619913134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:11:53 2019 " "Processing ended: Fri Dec 06 00:11:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575619913134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575619913134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575619913134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575619913134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575619914403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575619914412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:11:54 2019 " "Processing started: Fri Dec 06 00:11:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575619914412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575619914412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575619914412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575619915410 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1575619915431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.svo C:/Users/Khang/Desktop/Final Project/simulation/modelsim/ simulation " "Generated file FinalProject.svo in folder \"C:/Users/Khang/Desktop/Final Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575619915637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575619915710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:11:55 2019 " "Processing ended: Fri Dec 06 00:11:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575619915710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575619915710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575619915710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575619915710 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575619916372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575620389082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575620389091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:19:48 2019 " "Processing started: Fri Dec 06 00:19:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575620389091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1575620389091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp FinalProject -c FinalProject --netlist_type=sgate " "Command: quartus_npp FinalProject -c FinalProject --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1575620389091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1575620389348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575620389384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:19:49 2019 " "Processing ended: Fri Dec 06 00:19:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575620389384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575620389384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575620389384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1575620389384 ""}
