# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do AES_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/AOZ/Desktop/Logic-Project {C:/Users/AOZ/Desktop/Logic-Project/AES.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:51 on May 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/AOZ/Desktop/Logic-Project" C:/Users/AOZ/Desktop/Logic-Project/AES.v 
# -- Compiling module AES
# 
# Top level modules:
# 	AES
# End time: 14:18:52 on May 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/AOZ/Desktop/Logic-Project {C:/Users/AOZ/Desktop/Logic-Project/AddRoundKey.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:52 on May 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/AOZ/Desktop/Logic-Project" C:/Users/AOZ/Desktop/Logic-Project/AddRoundKey.v 
# -- Compiling module AddRoundKey
# 
# Top level modules:
# 	AddRoundKey
# End time: 14:18:52 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.AddRoundKey
# vsim work.AddRoundKey 
# Start time: 14:18:57 on May 06,2022
# Loading work.AddRoundKey
add wave -position end  sim:/AddRoundKey/inState
add wave -position end  sim:/AddRoundKey/w
add wave -position end  sim:/AddRoundKey/outState
force -freeze sim:/AddRoundKey/inState 128'h3243f6a8885a308d313198a2e0370734 0
force -freeze sim:/AddRoundKey/w 128'h2b7e151628aed2a6abf7158809cf4f3c 0
run
run
run
run
# End time: 14:41:44 on May 06,2022, Elapsed time: 0:22:47
# Errors: 0, Warnings: 0
