# MIPS Single-Cycle Processor

A Modular implementation of a 32-bit single-cycle MIPS processor written in Verilog. The processor completes all five instruction stagesâ€”fetch, decode, execute, memory access, and write-backâ€”in a single clock cycle. 

---

## ğŸ§  Project Overview

This project demonstrates the core architecture of a MIPS processor using hardware description language (Verilog). It supports basic MIPS instructions and provides an integrated datapath and control unit design suitable for simulation and learning purposes.

---

## ğŸ“ Repository Structure

```
MIPS-Single-Cycle-Processor/
â”‚
â”œâ”€â”€ modules/                # Core modules (ALU, Register File, Control Unit, etc.)
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ program_counter.v
â”‚   â””â”€â”€ ... (other building blocks)
â”‚
â”œâ”€â”€ instruction_memory.v    # ROM-based instruction storage
â”œâ”€â”€ data_memory.v           # RAM-based data memory
â”œâ”€â”€ top.v                   # Top-level processor integration
â”‚
â”œâ”€â”€ testbench/              # Testbench files for simulation
â”‚   â”œâ”€â”€ tb_top.v
â”‚   â””â”€â”€ ... (other testbenches)
â”‚
â””â”€â”€ *.vcd / *.vvp           # Simulation outputs
```

---

## âœ… Supported Instructions

| Type       | Instructions              | Description                            |
|------------|---------------------------|----------------------------------------|
| **R-Type** | `add`, `sub`, `slt`, `mul`| Arithmetic & comparison operations     |
| **I-Type** | `addi`, `lw`, `sw`        | Immediate arithmetic and memory access |
| **Branch** | `beq`                     | Conditional branching                  |
| **Jump**   | `j`, `jal`                | Unconditional jumps and linking        |

---

## âš™ï¸ Components Description

- **ALU (`alu.v`)**: Performs arithmetic and logic operations.
- **Register File (`register_file.v`)**: 32 registers with 2 read and 1 write port. Register `$zero` is hardwired to 0.
- **Control Unit (`control_unit.v`)**: Generates control signals based on opcode and funct fields.
- **Program Counter (`program_counter.v`)**: Holds the address of the current instruction.
- **Instruction Memory (`instruction_memory.v`)**: Contains hardcoded instruction set in hex.
- **Data Memory (`data_memory.v`)**: Allows `lw` and `sw` for word-level memory operations.

---

## ğŸš€ Simulation Instructions

### ğŸ§ª Run Simulation

1. **Navigate to root directory**:
   ```bash
   cd MIPS-Single-Cycle-Processor
   ```

2. **Compile the design and testbench**:
   ```bash
   iverilog -o mips.vvp top.v modules/*.v testbench/tb_top.v
   ```

3. **Run the simulation**:
   ```bash
   vvp mips.vvp
   ```

---

## ğŸ“Œ Example Use Case

You can preload the instruction memory with a small program performing the following:

```assembly
addi $t0, $zero, 5
addi $t1, $zero, 10
add  $t2, $t0, $t1
sw   $t2, 0($zero)
```

This will add two numbers and store the result in memory at address 0.

---

## ğŸ”¬ Learning Outcomes

- Understand datapath-level integration of a processor.
- Learn Verilog for hardware design and simulation.
- Practice instruction encoding and decoding.
- Explore memory interfacing and control signal design.

---

