// Seed: 4239037507
module module_0 (
    input wand id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    input wand id_10,
    input wand id_11,
    input wand id_12,
    input wire id_13,
    output wire id_14,
    input tri id_15,
    input tri id_16,
    output tri0 id_17,
    input tri id_18,
    input uwire id_19,
    output wand id_20,
    input tri0 id_21,
    input wor id_22,
    input supply1 id_23,
    output tri0 id_24,
    output wand id_25,
    output uwire id_26,
    output wand id_27,
    output wand id_28,
    output wire id_29
    , id_50,
    output tri id_30,
    input uwire id_31,
    input uwire id_32,
    input wire id_33,
    output uwire id_34,
    input uwire id_35,
    output uwire id_36,
    output supply0 id_37,
    input wand id_38,
    output tri id_39,
    input wand id_40,
    input tri1 id_41,
    input tri1 id_42,
    output tri0 id_43,
    input wand id_44,
    input supply1 id_45,
    output tri id_46,
    input wire id_47,
    input wor id_48
);
  genvar id_51;
  wire id_52;
  wire id_53;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    output wire id_6,
    output uwire id_7,
    input tri id_8,
    input wire id_9,
    input tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input wire id_16,
    input wor id_17,
    input tri0 id_18,
    input wor id_19,
    input uwire id_20,
    input wor id_21,
    input supply0 id_22,
    output tri0 id_23,
    input supply0 id_24,
    input wor id_25
);
  module_0(
      id_2,
      id_6,
      id_7,
      id_9,
      id_8,
      id_18,
      id_7,
      id_8,
      id_25,
      id_0,
      id_18,
      id_5,
      id_25,
      id_16,
      id_23,
      id_2,
      id_5,
      id_23,
      id_25,
      id_3,
      id_6,
      id_12,
      id_18,
      id_1,
      id_6,
      id_23,
      id_7,
      id_7,
      id_23,
      id_23,
      id_23,
      id_0,
      id_22,
      id_21,
      id_6,
      id_20,
      id_6,
      id_23,
      id_1,
      id_6,
      id_20,
      id_25,
      id_12,
      id_23,
      id_8,
      id_21,
      id_23,
      id_19,
      id_12
  );
  wire id_27;
  xor (
      id_6,
      id_19,
      id_8,
      id_14,
      id_2,
      id_16,
      id_3,
      id_9,
      id_4,
      id_10,
      id_1,
      id_25,
      id_22,
      id_5,
      id_15,
      id_21,
      id_17,
      id_20,
      id_18,
      id_13,
      id_24,
      id_11,
      id_0
  );
  wire id_28;
  wire id_29;
endmodule
