Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:29:58 -0000
Received: from icoremail.net (unknown [209.85.210.177])
	by mail-app2 (Coremail) with SMTP id by_KCgDnX18OnfJbEIK4AQ--.54914S3;
	Mon, 19 Nov 2018 19:22:55 +0800 (CST)
Received: from mail-pf1-f177.google.com (unknown [209.85.210.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwA3FkINnfJbdRZYAA--.853S3;
	Mon, 19 Nov 2018 19:22:53 +0800 (CST)
Received: by mail-pf1-f177.google.com with SMTP id u3-v6so12033886pfm.4
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 03:22:53 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:subject:to:cc:references:from:message-id:date
         :user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding:sender:precedence:list-id;
        bh=ksF8XdNr61AFVq4KigRcdhM6iM/VAIrN09CWknUF8Gw=;
        b=ONwQ440Zhh6nRhEguRp1iv90Tt1d3NHVIMlrhzZx/qu9ooXAmxbptBdAgylKxfWMdG
         zcV7YrHkfhOIWJNTGUq4MJE72sQLTNDQ0JSsLMcmERPq7dIq6FvBGK2+LtVgPAuwp4eG
         GE0e58gqp6vbB+UUoZn/daOFrk20WiyaU6OCIzV9tPpGpQCzeKArCepRHLQuCHfopl5O
         AIRdrRTiYYVPMcyWziplIqS/jvWVF/TamoD7XPE8Fh3dqUigNf+L825fdjdyzLKkJtQj
         EEa99qg4nwS6zTcorfWn3lmlHgZP88NDY/heaZjgxMTKgJsq5HrLiLHKTNb5bRGkViH4
         nWkA==
X-Gm-Message-State: AGRZ1gISTzyK/s5syHCDCBxiQx95rS6FfdZzx6jBGmc6Bc/L74bTMBQw
	+mauiaTgKqavI7yOZP38EyH5FWXJseGw4HFoM09IobNFBzNks8A=
X-Received: by 2002:a62:6085:: with SMTP id u127-v6mr20597015pfb.147.1542626572823;
        Mon, 19 Nov 2018 03:22:52 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp2528404pju;
        Mon, 19 Nov 2018 03:22:51 -0800 (PST)
X-Google-Smtp-Source: AJdET5fEatKdFGDqtuMPFxNidlLQ/j5z5Y+x9DQUhjgVtRGnLwghJ0n06nwsYyRKT3WVMJaWcjhs
X-Received: by 2002:a63:561b:: with SMTP id k27mr19815719pgb.271.1542626571704;
        Mon, 19 Nov 2018 03:22:51 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542626571; cv=none;
        d=google.com; s=arc-20160816;
        b=xYl/uqrYbxhXzasJCfpArKUVfceC+TiVnGDy5EV/XslfQ4q+SUBVMi0CsoHyuFfs4v
         AvYIAleaX2c92uVQ093kJbvEzLXfHe77oRWVw0sWMmBxfeDe4qT1Z6mkXvOzcmbvqdUN
         KtlaaICmadpQOn9m4GPNk4u4Sm5MpAvlImS34OwqKclLQ377miHw5LiUC6Bsb0vVpAhq
         umzB7aKhY9TdU7lVsPIwmYv7EJsSMeVa6hO67IAnxZ+Q9+ubDXp7IiZQn8GIurN/+aSL
         AN7ug2unViCpHBeDDW0pGW7eEozP/QqxDWx/6et+bd9ouxuLsfoZg5CKRRK1L/RnuA8y
         akgg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dmarc-filter
         :dkim-signature:dkim-signature;
        bh=ksF8XdNr61AFVq4KigRcdhM6iM/VAIrN09CWknUF8Gw=;
        b=wVXo2rxFv2t1Um4s+FbAlhzrZjbnduHEIBGJt27QONJYsG2ccZoDzQyJEPWpsh/2+/
         L8k2ArptSpAX3WQNMZDUXRjj/kAMYo16sRPlgapV+BSAj/vCbsd6NQZJc8HcSf3VzNfX
         nW58MldMI+EksAqdnqUTDAs3nHRuHmfQWQ1a5Nmuu6FTiS1yGOgxxMxUpf7yxc9f5/Zf
         k+eWj+F7RWg3tUpmumVIdpCf02TIKr80rmoQI6s5I8kHTNKatkxTl2NBNjNk8rvpWaqV
         zXqXK+j2K8sNFH5GYBAKHyB0L8Z00AlnNjn5V28P2QzZpPKqTgAi+zDXtkGFRp3Z0iQn
         14fg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=ZufgfBVB;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=fAAQ0JsO;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 27si39066908pgp.135.2018.11.19.03.22.36;
        Mon, 19 Nov 2018 03:22:51 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728591AbeKSVp2 (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Mon, 19 Nov 2018 16:45:28 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:49482 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727857AbeKSVp1 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 19 Nov 2018 16:45:27 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id 3F5CA60B26; Mon, 19 Nov 2018 11:22:07 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542626527;
        bh=/aG8FfUVsrWgRePao2YL9igaOZZUd9d7fc1B+qdSZ2k=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=ZufgfBVBYaBqWK8pVkBzDnXFefKIqj/xNsf4tJf685DR1LmQ4P9V0LTaBkHWvMpof
         2S4OaSoR2qIGCu4tYrvFnfSoJRs6sBN1CdczT/zNIfyBvrFTCdEqGC5uzVvOoSk0Zk
         cSlg+UgGCrFAjoeSdZ23R5CEn02ek9rTDrzz6CqI=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from [10.79.168.24] (blr-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.18.19])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: tdas@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id 5836E6022B;
        Mon, 19 Nov 2018 11:22:00 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542626526;
        bh=/aG8FfUVsrWgRePao2YL9igaOZZUd9d7fc1B+qdSZ2k=;
        h=Subject:To:Cc:References:From:Date:In-Reply-To:From;
        b=fAAQ0JsOry9SWcfViMYG5o0X/qRm7kWB3yp9uYRF+BA58bXUzd/Os3Dn56VKNJm0w
         PIgtQD8cZ9UOTIQqrgnXL4Acaki7tQqpDkYaMDEBZJnOOQTqBchrYi51XB3mgM71ss
         56XDjrfYKsEPAN6JF+rkD7HWQBdlv2qWiTRNtNGI=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 5836E6022B
Subject: Re: [PATCH v3 1/4] clk: qcom: gdsc: Add support to enable/disable the
 clocks with GDSC
To: Stephen Boyd <sboyd@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>
Cc: Andy Gross <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        Rajendra Nayak <rnayak@codeaurora.org>,
        Odelu Kukatla <okukatla@codeaurora.org>,
        linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org,
        Jordan Crouse <jcrouse@codeaurora.org>
References: <1534141987-29601-1-git-send-email-anischal@codeaurora.org>
 <1534141987-29601-2-git-send-email-anischal@codeaurora.org>
 <154139967580.88331.12189885863422622526@swboyd.mtv.corp.google.com>
From: Taniya Das <tdas@codeaurora.org>
Message-ID: <0595a52b-f5f4-5b70-ac39-296c9547c55d@codeaurora.org>
Date: Mon, 19 Nov 2018 16:51:56 +0530
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:52.0) Gecko/20100101
 Thunderbird/52.9.1
MIME-Version: 1.0
In-Reply-To: <154139967580.88331.12189885863422622526@swboyd.mtv.corp.google.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwA3FkINnfJbdRZYAA--.853S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxGr13Gw43Gw4rWr4kCrW8Crg_yoWrXw1rpF
	WYk34FkF4DJrWIyrnI9w15XFyrAws7JFWUWry3JryUZw15KF10gF1kt3sI9F1DuFs5Ww12
	vr429rnxCFWDua7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmIb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxk0xIA0c2IEe2xFo4CEbIxvr21lc7CjxVAKzI0EY4vE52x082I5MxkFs20E
	Y4vE44CYbxCE4x80FwCY02Avz4vEIxC_Gw4lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjx
	v20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2
	jsIE14v26F4UJVW0owCYIxAIcVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2Ij64
	vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_
	Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17
	CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnI
	WIevJa73UjIFyTuYvjxUq_HUUUUUU

Hello Stephen,

On 11/5/2018 12:04 PM, Stephen Boyd wrote:
> Quoting Amit Nischal (2018-08-12 23:33:04)
>> For some of the GDSCs, there is a requirement to enable/disable the
>> few clocks before turning on/off the gdsc power domain. Add support
>> for the same by specifying a list of clk_hw pointers per gdsc and
>> enable/disable them along with power domain on/off callbacks.
>>
>> Signed-off-by: Amit Nischal <anischal@codeaurora.org>
> 
> In v1 of this patch series I asked for much more information in this
> commit text. Please add it here. I won't apply this patch until the
> justification is put into this commit text.
> 

Would surely add more details.

>> ---
>>   drivers/clk/qcom/gdsc.c | 44 ++++++++++++++++++++++++++++++++++++++++++++
>>   drivers/clk/qcom/gdsc.h |  5 +++++
>>   2 files changed, 49 insertions(+)
>>
>> diff --git a/drivers/clk/qcom/gdsc.c b/drivers/clk/qcom/gdsc.c
>> index a077133..b6adca1 100644
>> --- a/drivers/clk/qcom/gdsc.c
>> +++ b/drivers/clk/qcom/gdsc.c
>> @@ -12,6 +12,8 @@
>>    */
>>   
>>   #include <linux/bitops.h>
>> +#include <linux/clk.h>
>> +#include <linux/clk-provider.h>
> 
> This makes me unhappy. It's almost always a problem when we see clk.h
> and clk-provider.h included in the same file, so if gdsc has to call clk
> APIs to operate correctly, then we should do that by having the gdsc
> code get clks properly instead of directly reaching into the clk_hw
> structure to get a clk pointer. This means we should have the gdsc code
> ask the clk framework to convert a clk_hw pointer into a clk pointer
> because of how so intimately connected the gdsc is to clks on this SoC.
> But given all that, I'm still trying to understand why we need to do
> this within the gdsc code.
> 
> Adding these clk calls to the gdsc seems like we're attaching at the
> wrong abstraction level. Especially if the reason we do it is to make it
> easier for the GPU driver to handle dependencies. I hope that's not the
> case. Either way, it would make more sense to me if we made genpds for
> the clks and genpds for the gdscs and then associated the clk genpds
> with the gdsc genpds so that when a gdsc is enabled the clk domain that
> it depends on is enabled first. Then we have a generic solution for
> connecting clks to gdscs that doesn't require us to add more logic to
> the gdsc driver and avoids having clk providers do clk consumer things.
> Instead, it's all handled outside of this driver by specifying a domain
> dependency. It may turn out that such a solution would still need a way
> to make clk domains in the clk driver, and it will probably need to do
> that by converting clk_hw structures into clk pointers, but it would be
> good to do that anyway.
> 
> So in summary, I believe we should end up at a point where we have clk
> domains and power domains (gdscs) all supported with genpds, and then we
> can connect them together however they're connected by linking the
> genpds to each other. Device drivers wouldn't really need to care how
> they're connected, as long as those genpds are attached to their device
> then the driver would be able to enable/disable them through runtime PM.
> But I can see how this may be hard to do for this patch series, so in
> the spirit of progress and getting things done, it would be OK with me
> if the gdsc code called some new clk API to convert a clk_hw pointer
> into a clk pointer and then did the same enable/disable things it's
> doing in this patch. This whole patch would need to be completely
> untangled and ripped out later when we have clk domains but at least we
> could get something working now while we work on making clk domains and
> plumbing them into genpds and runtime PM.
> 

Yes, I agree with your points above, but as genpds currently cannot have 
a way to take in clock handles, this was the way we chose.

I would add a new clock API as suggested and submit the next series.

-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation.

--
