{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723805860385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723805860391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 13:57:40 2024 " "Processing started: Fri Aug 16 13:57:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723805860391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805860391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805860391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1723805860682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/inc_16/inc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/inc_16/inc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_16 " "Found entity 1: inc_16" {  } { { "../../inc_16/inc_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/inc_16/inc_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/not_16/not_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/not_16/not_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_16 " "Found entity 1: not_16" {  } { { "../../not_16/not_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/not_16/not_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/and_16/and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/and_16/and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "../../and_16/and_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/and_16/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/add_16/add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/add_16/add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "../../add_16/add_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/add_16/add_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2in1_16 " "Found entity 1: mux2in1_16" {  } { { "../../mux2in1_16/mux2in1_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/mux2in1_16/mux2in1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 or8in1 " "Found entity 1: or8in1" {  } { { "../../or8in1/or8in1.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/or8in1/or8in1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/regs/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/regs/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../regs/register.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/regs/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865914 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ALU.v " "Can't analyze file -- file ../ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723805865917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or3in1 " "Found entity 1: or3in1" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865918 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723805865918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805865918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instrType CPU.v(37) " "Verilog HDL Implicit Net warning at CPU.v(37): created implicit net for \"instrType\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isAcommand CPU.v(38) " "Verilog HDL Implicit Net warning at CPU.v(38): created implicit net for \"isAcommand\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToRegA CPU.v(39) " "Verilog HDL Implicit Net warning at CPU.v(39): created implicit net for \"saveToRegA\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadInAreg CPU.v(40) " "Verilog HDL Implicit Net warning at CPU.v(40): created implicit net for \"loadInAreg\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a CPU.v(58) " "Verilog HDL Implicit Net warning at CPU.v(58): created implicit net for \"a\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToRegD CPU.v(64) " "Verilog HDL Implicit Net warning at CPU.v(64): created implicit net for \"saveToRegD\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadD CPU.v(65) " "Verilog HDL Implicit Net warning at CPU.v(65): created implicit net for \"loadD\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToM CPU.v(78) " "Verilog HDL Implicit Net warning at CPU.v(78): created implicit net for \"saveToM\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zr CPU.v(91) " "Verilog HDL Implicit Net warning at CPU.v(91): created implicit net for \"zr\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ng CPU.v(92) " "Verilog HDL Implicit Net warning at CPU.v(92): created implicit net for \"ng\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notZero CPU.v(99) " "Verilog HDL Implicit Net warning at CPU.v(99): created implicit net for \"notZero\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notNegative CPU.v(100) " "Verilog HDL Implicit Net warning at CPU.v(100): created implicit net for \"notNegative\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isPositive CPU.v(101) " "Verilog HDL Implicit Net warning at CPU.v(101): created implicit net for \"isPositive\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JGT CPU.v(104) " "Verilog HDL Implicit Net warning at CPU.v(104): created implicit net for \"JGT\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JEQ CPU.v(105) " "Verilog HDL Implicit Net warning at CPU.v(105): created implicit net for \"JEQ\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JLT CPU.v(106) " "Verilog HDL Implicit Net warning at CPU.v(106): created implicit net for \"JLT\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "inc_16.v(7) " "Verilog HDL Instantiation warning at inc_16.v(7): instance has no name" {  } { { "../../inc_16/inc_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/inc_16/inc_16.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(10) " "Verilog HDL Instantiation warning at PC.v(10): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(11) " "Verilog HDL Instantiation warning at PC.v(11): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(12) " "Verilog HDL Instantiation warning at PC.v(12): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(13) " "Verilog HDL Instantiation warning at PC.v(13): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(15) " "Verilog HDL Instantiation warning at PC.v(15): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723805865919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723805865950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2in1_16 mux2in1_16:instrMux " "Elaborating entity \"mux2in1_16\" for hierarchy \"mux2in1_16:instrMux\"" {  } { { "CPU.v" "instrMux" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:Aregister " "Elaborating entity \"register\" for hierarchy \"register:Aregister\"" {  } { { "CPU.v" "Aregister" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or3in1 or3in1:jumpers " "Elaborating entity \"or3in1\" for hierarchy \"or3in1:jumpers\"" {  } { { "CPU.v" "jumpers" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_Hack " "Elaborating entity \"PC\" for hierarchy \"PC:PC_Hack\"" {  } { { "CPU.v" "PC_Hack" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_16 PC:PC_Hack\|inc_16:comb_3 " "Elaborating entity \"inc_16\" for hierarchy \"PC:PC_Hack\|inc_16:comb_3\"" {  } { { "../../PC/PC.v" "comb_3" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805865995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 PC:PC_Hack\|inc_16:comb_3\|add_16:comb_3 " "Elaborating entity \"add_16\" for hierarchy \"PC:PC_Hack\|inc_16:comb_3\|add_16:comb_3\"" {  } { { "../../inc_16/inc_16.v" "comb_3" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/inc_16/inc_16.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723805866001 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU_Hack ALU " "Node instance \"ALU_Hack\" instantiates undefined entity \"ALU\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU.v" "ALU_Hack" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/CPU/CPU.v" 93 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1723805866009 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723805866035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 16 13:57:46 2024 " "Processing ended: Fri Aug 16 13:57:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723805866035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723805866035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723805866035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805866035 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723805866605 ""}
