#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000012a019cdb60 .scope module, "data_memory_tb" "data_memory_tb" 2 4;
 .timescale -9 -10;
v0000012a01a2dc70_0 .net "DEBUG_DATA", 31 0, L_0000012a01a2dd10;  1 drivers
v0000012a01a2d8b0_0 .net "DEBUG_READ_ACC", 0 0, L_0000012a019d3d60;  1 drivers
v0000012a01a2da90_0 .net "DEBUG_WRITE_ACC", 0 0, L_0000012a019d4230;  1 drivers
v0000012a01a2db30_0 .var "address", 31 0;
v0000012a01a2d770_0 .net "busywait", 0 0, v0000012a019c1380_0;  1 drivers
v0000012a01a2d630_0 .var "clock", 0 0;
v0000012a01a2d310_0 .var "read", 3 0;
v0000012a01a2d4f0_0 .net "readdata", 31 0, v0000012a019c4b20_0;  1 drivers
v0000012a01a2d810_0 .var "reset", 0 0;
v0000012a01a2d6d0_0 .var "write", 2 0;
v0000012a01a2d270_0 .var "writedata", 31 0;
S_0000012a019cdcf0 .scope module, "uut" "data_memory" 2 20, 3 12 0, S_0000012a019cdb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 32 "DEBUG_DATA";
    .port_info 9 /OUTPUT 1 "DEBUG_READ_ACC";
    .port_info 10 /OUTPUT 1 "DEBUG_WRITE_ACC";
L_0000012a019d3d60 .functor BUFZ 1, v0000012a019c4a80_0, C4<0>, C4<0>, C4<0>;
L_0000012a019d4230 .functor BUFZ 1, v0000012a01a2d1d0_0, C4<0>, C4<0>, C4<0>;
v0000012a019cde80_0 .net "DEBUG_DATA", 31 0, L_0000012a01a2dd10;  alias, 1 drivers
v0000012a01993120_0 .net "DEBUG_READ_ACC", 0 0, L_0000012a019d3d60;  alias, 1 drivers
v0000012a019cdf20_0 .net "DEBUG_WRITE_ACC", 0 0, L_0000012a019d4230;  alias, 1 drivers
L_0000012a01a2e058 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a019c1240_0 .net *"_ivl_4", 23 0, L_0000012a01a2e058;  1 drivers
v0000012a019c12e0_0 .net "address", 31 0, v0000012a01a2db30_0;  1 drivers
v0000012a019c1380_0 .var "busywait", 0 0;
v0000012a019c1420_0 .net "clock", 0 0, v0000012a01a2d630_0;  1 drivers
v0000012a019c14c0_0 .var/i "i", 31 0;
v0000012a019c4130 .array "memory_array", 0 255, 7 0;
v0000012a019c49e0_0 .net "read", 3 0, v0000012a01a2d310_0;  1 drivers
v0000012a019c4a80_0 .var "readaccess", 0 0;
v0000012a019c4b20_0 .var "readdata", 31 0;
v0000012a01a2d590_0 .net "reset", 0 0, v0000012a01a2d810_0;  1 drivers
v0000012a01a2ddb0_0 .net "write", 2 0, v0000012a01a2d6d0_0;  1 drivers
v0000012a01a2d1d0_0 .var "writeaccess", 0 0;
v0000012a01a2d3b0_0 .net "writedata", 31 0, v0000012a01a2d270_0;  1 drivers
E_0000012a019be430 .event posedge, v0000012a01a2d590_0;
E_0000012a019bebf0 .event negedge, v0000012a019c1420_0;
E_0000012a019be730 .event anyedge, v0000012a01a2ddb0_0, v0000012a019c49e0_0;
v0000012a019c4130_0 .array/port v0000012a019c4130, 0;
L_0000012a01a2dd10 .concat [ 8 24 0 0], v0000012a019c4130_0, L_0000012a01a2e058;
    .scope S_0000012a019cdcf0;
T_0 ;
    %wait E_0000012a019be730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a019c1380_0, 0, 1;
    %load/vec4 v0000012a019c49e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000012a01a2ddb0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0000012a019c4a80_0, 0, 1;
    %load/vec4 v0000012a019c49e0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.5, 9;
    %load/vec4 v0000012a01a2ddb0_0;
    %parti/s 1, 2, 3;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0 T_0.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.4, 8;
T_0.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.4, 8;
 ; End of false expr.
    %blend;
T_0.4;
    %pad/s 1;
    %store/vec4 v0000012a01a2d1d0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000012a019cdcf0;
T_1 ;
    %wait E_0000012a019bebf0;
    %load/vec4 v0000012a01a2d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a019c14c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000012a019c14c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000012a019c14c0_0;
    %store/vec4a v0000012a019c4130, 4, 0;
    %load/vec4 v0000012a019c14c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012a019c14c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000012a019c4a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000012a019c4130, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012a019c4b20_0, 4, 8;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000012a019c4130, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012a019c4b20_0, 4, 8;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000012a019c4130, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012a019c4b20_0, 4, 8;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000012a019c4130, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012a019c4b20_0, 4, 8;
T_1.4 ;
    %load/vec4 v0000012a01a2d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000012a01a2d3b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000012a019c4130, 4, 0;
    %load/vec4 v0000012a01a2d3b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000012a019c4130, 4, 0;
    %load/vec4 v0000012a01a2d3b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000012a019c4130, 4, 0;
    %load/vec4 v0000012a01a2d3b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000012a019c12e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000012a019c4130, 4, 0;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012a019cdcf0;
T_2 ;
    %wait E_0000012a019be430;
    %load/vec4 v0000012a01a2d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a019c14c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000012a019c14c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000012a019c14c0_0;
    %store/vec4a v0000012a019c4130, 4, 0;
    %load/vec4 v0000012a019c14c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012a019c14c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a019c1380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a019c4a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a01a2d1d0_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012a019cdb60;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0000012a01a2d630_0;
    %inv;
    %store/vec4 v0000012a01a2d630_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012a019cdb60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a01a2d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a01a2d810_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012a01a2d310_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012a01a2d6d0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a01a2db30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a01a2d270_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012a01a2d810_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a01a2d810_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000012a01a2db30_0, 0, 32;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v0000012a01a2d270_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000012a01a2d6d0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012a01a2d6d0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000012a01a2db30_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000012a01a2d310_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012a01a2d310_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000012a01a2db30_0, 0, 32;
    %pushi/vec4 287454020, 0, 32;
    %store/vec4 v0000012a01a2d270_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000012a01a2d6d0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012a01a2d6d0_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000012a01a2db30_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000012a01a2d310_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012a01a2d310_0, 0, 4;
    %delay 500, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000012a019cdb60;
T_5 ;
    %vpi_call 2 83 "$monitor", "Time=%0t | Address=0x%h | WriteData=0x%h | ReadData=0x%h | Write=%b | Read=%b | BusyWait=%b", $time, v0000012a01a2db30_0, v0000012a01a2d270_0, v0000012a01a2d4f0_0, v0000012a01a2d6d0_0, v0000012a01a2d310_0, v0000012a01a2d770_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "data_memory_tb.v";
    "./data_memory.v";
