/* Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS16) Path("D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/") File("sdram_test.pof") MfrSpec(OpMask(7) Child_OpMask(1 7));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
