// Seed: 4226881156
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign id_2 = id_1;
  logic id_2;
  logic id_3;
  logic id_4;
  always @(posedge id_2);
  uwire id_5;
  generate
    pullup (1, id_2);
    assign id_5[1 : 1'd0] = id_1;
  endgenerate
  assign id_2 = 1;
  logic id_6;
endmodule
