<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 20.13-s083_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID caddy13)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Mon Jul 19 16:30:07 2021</TD></TR>
<TR><TD>#  Design:          /TD><TD>sar_adc_controller</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>I/O pins connected to non IO insts (fine for a block though)</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>I/O pins connected to non IO insts (fine for a block though)</B></P></CAPTION>
    <TR>
    <TD><B>I/O Pin</B><BR></TD>
    <TD><B>Non I/O Instance</B><BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>clk_gate_dac_select_bits_reg/latch<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_0_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>state_r_reg_0_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>state_r_reg_1_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>out_valid_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>run_adc_n_reg<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_7_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_6_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_5_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_4_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_3_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_2_<BR></TD>
    <TR>
    <TD>clk<BR></TD>
    <TD>dac_mask_reg_1_<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U18<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U21<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U4<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U3<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U6<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U7<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U9<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U10<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U11<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U5<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U12<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U13<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U14<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U15<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U8<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U16<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U17<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U20<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U19<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U22<BR></TD>
    <TR>
    <TD>rst_n<BR></TD>
    <TD>U89<BR></TD>
    <TR>
    <TD>adc_start<BR></TD>
    <TD>U101<BR></TD>
    <TR>
    <TD>comparator_val<BR></TD>
    <TD>U88<BR></TD>
    <TR>
    <TD>run_adc_n<BR></TD>
    <TD>run_adc_n_reg<BR></TD>
    <TR>
    <TD>adc_val[7]<BR></TD>
    <TD>U80<BR></TD>
    <TR>
    <TD>adc_val[6]<BR></TD>
    <TD>U72<BR></TD>
    <TR>
    <TD>adc_val[5]<BR></TD>
    <TD>U70<BR></TD>
    <TR>
    <TD>adc_val[4]<BR></TD>
    <TD>U82<BR></TD>
    <TR>
    <TD>adc_val[3]<BR></TD>
    <TD>U74<BR></TD>
    <TR>
    <TD>adc_val[2]<BR></TD>
    <TD>U76<BR></TD>
    <TR>
    <TD>adc_val[1]<BR></TD>
    <TD>U78<BR></TD>
    <TR>
    <TD>adc_val[0]<BR></TD>
    <TD>U68<BR></TD>
    <TR>
    <TD>out_valid<BR></TD>
    <TD>out_valid_reg<BR></TD>
</TABLE>

</BODY>
</HTML>
