// Generated by CIRCT 42e53322a
module gpio_concat(	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:3
  input         btn_0_down,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:29
                btn_1_down,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:50
                btn_2_down,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:71
                btn_3_down,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:92
                btn_0_up,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:113
                btn_1_up,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:132
                btn_2_up,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:151
                btn_3_up,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:170
                btn_0_shrt,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:189
                btn_1_shrt,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:210
                btn_2_shrt,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:231
                btn_3_shrt,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:252
                btn_0_long,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:273
                btn_1_long,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:294
                btn_2_long,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:315
                btn_3_long,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:336
                btn_0_imm,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:357
                btn_1_imm,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:377
                btn_2_imm,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:397
                btn_3_imm,	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:417
  output [19:0] gpio	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:2:438
);

  assign gpio =
    {btn_3_imm,
     btn_2_imm,
     btn_1_imm,
     btn_0_imm,
     btn_3_long,
     btn_2_long,
     btn_1_long,
     btn_0_long,
     btn_3_shrt,
     btn_2_shrt,
     btn_1_shrt,
     btn_0_shrt,
     btn_3_up,
     btn_2_up,
     btn_1_up,
     btn_0_up,
     btn_3_down,
     btn_2_down,
     btn_1_down,
     btn_0_down};	// /tmp/tmp.s6hFNflAT6/15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.cleaned.mlir:3:10, :4:5
endmodule

