#ifndef __BCM56440_B0_ENUM_H__
#define __BCM56440_B0_ENUM_H__
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Copyright: Copyright 2013 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * Enum definitions for the BCM56440_B0.
 *
 ******************************************************************************/



typedef enum BCM56440_B0_ENUM_e {
    BCM56440_B0_AGING_CTR_ECC_CONTROL_EXTr_ENUM,
    BCM56440_B0_AGING_CTR_ECC_CONTROL_INTr_ENUM,
    BCM56440_B0_AGING_DFT_CNT_EXTr_ENUM,
    BCM56440_B0_AGING_DFT_CNT_INTr_ENUM,
    BCM56440_B0_AGING_ERROR_EXTr_ENUM,
    BCM56440_B0_AGING_ERROR_INTr_ENUM,
    BCM56440_B0_AGING_ERROR_MASK_EXTr_ENUM,
    BCM56440_B0_AGING_ERROR_MASK_INTr_ENUM,
    BCM56440_B0_AGING_EXP_ECC_CONTROL_EXTr_ENUM,
    BCM56440_B0_AGING_EXP_ECC_CONTROL_INTr_ENUM,
    BCM56440_B0_AGING_LMT_ECC_CONTROL_EXTr_ENUM,
    BCM56440_B0_AGING_LMT_ECC_CONTROL_INTr_ENUM,
    BCM56440_B0_ALTERNATE_EMIRROR_BITMAPm_ENUM,
    BCM56440_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM,
    BCM56440_B0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM,
    BCM56440_B0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM,
    BCM56440_B0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM,
    BCM56440_B0_AOPSTHr_ENUM,
    BCM56440_B0_ARB_EOP_DEBUGr_ENUM,
    BCM56440_B0_ARB_RAM_DBGCTRLr_ENUM,
    BCM56440_B0_ATSB1_TCID_0r_ENUM,
    BCM56440_B0_ATSB1_TCID_1r_ENUM,
    BCM56440_B0_ATSB1_TCID_10r_ENUM,
    BCM56440_B0_ATSB1_TCID_11r_ENUM,
    BCM56440_B0_ATSB1_TCID_12r_ENUM,
    BCM56440_B0_ATSB1_TCID_13r_ENUM,
    BCM56440_B0_ATSB1_TCID_14r_ENUM,
    BCM56440_B0_ATSB1_TCID_15r_ENUM,
    BCM56440_B0_ATSB1_TCID_2r_ENUM,
    BCM56440_B0_ATSB1_TCID_3r_ENUM,
    BCM56440_B0_ATSB1_TCID_4r_ENUM,
    BCM56440_B0_ATSB1_TCID_5r_ENUM,
    BCM56440_B0_ATSB1_TCID_6r_ENUM,
    BCM56440_B0_ATSB1_TCID_7r_ENUM,
    BCM56440_B0_ATSB1_TCID_8r_ENUM,
    BCM56440_B0_ATSB1_TCID_9r_ENUM,
    BCM56440_B0_ATSB2_TCID_0r_ENUM,
    BCM56440_B0_ATSB2_TCID_1r_ENUM,
    BCM56440_B0_ATSB2_TCID_10r_ENUM,
    BCM56440_B0_ATSB2_TCID_11r_ENUM,
    BCM56440_B0_ATSB2_TCID_12r_ENUM,
    BCM56440_B0_ATSB2_TCID_13r_ENUM,
    BCM56440_B0_ATSB2_TCID_14r_ENUM,
    BCM56440_B0_ATSB2_TCID_15r_ENUM,
    BCM56440_B0_ATSB2_TCID_2r_ENUM,
    BCM56440_B0_ATSB2_TCID_3r_ENUM,
    BCM56440_B0_ATSB2_TCID_4r_ENUM,
    BCM56440_B0_ATSB2_TCID_5r_ENUM,
    BCM56440_B0_ATSB2_TCID_6r_ENUM,
    BCM56440_B0_ATSB2_TCID_7r_ENUM,
    BCM56440_B0_ATSB2_TCID_8r_ENUM,
    BCM56440_B0_ATSB2_TCID_9r_ENUM,
    BCM56440_B0_ATSC_TCID_0r_ENUM,
    BCM56440_B0_ATSC_TCID_1r_ENUM,
    BCM56440_B0_ATSC_TCID_10r_ENUM,
    BCM56440_B0_ATSC_TCID_11r_ENUM,
    BCM56440_B0_ATSC_TCID_12r_ENUM,
    BCM56440_B0_ATSC_TCID_13r_ENUM,
    BCM56440_B0_ATSC_TCID_14r_ENUM,
    BCM56440_B0_ATSC_TCID_15r_ENUM,
    BCM56440_B0_ATSC_TCID_2r_ENUM,
    BCM56440_B0_ATSC_TCID_3r_ENUM,
    BCM56440_B0_ATSC_TCID_4r_ENUM,
    BCM56440_B0_ATSC_TCID_5r_ENUM,
    BCM56440_B0_ATSC_TCID_6r_ENUM,
    BCM56440_B0_ATSC_TCID_7r_ENUM,
    BCM56440_B0_ATSC_TCID_8r_ENUM,
    BCM56440_B0_ATSC_TCID_9r_ENUM,
    BCM56440_B0_ATSUM1_TCID_0r_ENUM,
    BCM56440_B0_ATSUM1_TCID_1r_ENUM,
    BCM56440_B0_ATSUM1_TCID_10r_ENUM,
    BCM56440_B0_ATSUM1_TCID_11r_ENUM,
    BCM56440_B0_ATSUM1_TCID_12r_ENUM,
    BCM56440_B0_ATSUM1_TCID_13r_ENUM,
    BCM56440_B0_ATSUM1_TCID_14r_ENUM,
    BCM56440_B0_ATSUM1_TCID_15r_ENUM,
    BCM56440_B0_ATSUM1_TCID_2r_ENUM,
    BCM56440_B0_ATSUM1_TCID_3r_ENUM,
    BCM56440_B0_ATSUM1_TCID_4r_ENUM,
    BCM56440_B0_ATSUM1_TCID_5r_ENUM,
    BCM56440_B0_ATSUM1_TCID_6r_ENUM,
    BCM56440_B0_ATSUM1_TCID_7r_ENUM,
    BCM56440_B0_ATSUM1_TCID_8r_ENUM,
    BCM56440_B0_ATSUM1_TCID_9r_ENUM,
    BCM56440_B0_ATSUM2_TCID_0r_ENUM,
    BCM56440_B0_ATSUM2_TCID_1r_ENUM,
    BCM56440_B0_ATSUM2_TCID_10r_ENUM,
    BCM56440_B0_ATSUM2_TCID_11r_ENUM,
    BCM56440_B0_ATSUM2_TCID_12r_ENUM,
    BCM56440_B0_ATSUM2_TCID_13r_ENUM,
    BCM56440_B0_ATSUM2_TCID_14r_ENUM,
    BCM56440_B0_ATSUM2_TCID_15r_ENUM,
    BCM56440_B0_ATSUM2_TCID_2r_ENUM,
    BCM56440_B0_ATSUM2_TCID_3r_ENUM,
    BCM56440_B0_ATSUM2_TCID_4r_ENUM,
    BCM56440_B0_ATSUM2_TCID_5r_ENUM,
    BCM56440_B0_ATSUM2_TCID_6r_ENUM,
    BCM56440_B0_ATSUM2_TCID_7r_ENUM,
    BCM56440_B0_ATSUM2_TCID_8r_ENUM,
    BCM56440_B0_ATSUM2_TCID_9r_ENUM,
    BCM56440_B0_AUX_ARB_CONTROLr_ENUM,
    BCM56440_B0_AUX_ARB_CONTROL_2r_ENUM,
    BCM56440_B0_BCAST_BLOCK_MASKm_ENUM,
    BCM56440_B0_BCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56440_B0_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_BCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_BFD_RX_ACH_TYPE_CONTROL0r_ENUM,
    BCM56440_B0_BFD_RX_ACH_TYPE_CONTROL1r_ENUM,
    BCM56440_B0_BFD_RX_ACH_TYPE_MPLSTPr_ENUM,
    BCM56440_B0_BFD_RX_UDP_CONTROLr_ENUM,
    BCM56440_B0_BFD_RX_UDP_CONTROL_1r_ENUM,
    BCM56440_B0_BKPMETERINGBUCKETr_ENUM,
    BCM56440_B0_BKPMETERINGCONFIG_64r_ENUM,
    BCM56440_B0_BKPMETERINGDISCSTATUS_64r_ENUM,
    BCM56440_B0_BKPMETERINGWARNSTATUS_64r_ENUM,
    BCM56440_B0_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56440_B0_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56440_B0_CASCHNG1_CID_0r_ENUM,
    BCM56440_B0_CASCHNG1_CID_1r_ENUM,
    BCM56440_B0_CASCHNG1_CID_10r_ENUM,
    BCM56440_B0_CASCHNG1_CID_11r_ENUM,
    BCM56440_B0_CASCHNG1_CID_12r_ENUM,
    BCM56440_B0_CASCHNG1_CID_13r_ENUM,
    BCM56440_B0_CASCHNG1_CID_14r_ENUM,
    BCM56440_B0_CASCHNG1_CID_15r_ENUM,
    BCM56440_B0_CASCHNG1_CID_2r_ENUM,
    BCM56440_B0_CASCHNG1_CID_3r_ENUM,
    BCM56440_B0_CASCHNG1_CID_4r_ENUM,
    BCM56440_B0_CASCHNG1_CID_5r_ENUM,
    BCM56440_B0_CASCHNG1_CID_6r_ENUM,
    BCM56440_B0_CASCHNG1_CID_7r_ENUM,
    BCM56440_B0_CASCHNG1_CID_8r_ENUM,
    BCM56440_B0_CASCHNG1_CID_9r_ENUM,
    BCM56440_B0_CASCHNG2_CID_0r_ENUM,
    BCM56440_B0_CASCHNG2_CID_1r_ENUM,
    BCM56440_B0_CASCHNG2_CID_10r_ENUM,
    BCM56440_B0_CASCHNG2_CID_11r_ENUM,
    BCM56440_B0_CASCHNG2_CID_12r_ENUM,
    BCM56440_B0_CASCHNG2_CID_13r_ENUM,
    BCM56440_B0_CASCHNG2_CID_14r_ENUM,
    BCM56440_B0_CASCHNG2_CID_15r_ENUM,
    BCM56440_B0_CASCHNG2_CID_2r_ENUM,
    BCM56440_B0_CASCHNG2_CID_3r_ENUM,
    BCM56440_B0_CASCHNG2_CID_4r_ENUM,
    BCM56440_B0_CASCHNG2_CID_5r_ENUM,
    BCM56440_B0_CASCHNG2_CID_6r_ENUM,
    BCM56440_B0_CASCHNG2_CID_7r_ENUM,
    BCM56440_B0_CASCHNG2_CID_8r_ENUM,
    BCM56440_B0_CASCHNG2_CID_9r_ENUM,
    BCM56440_B0_CASIDLEr_ENUM,
    BCM56440_B0_CASMODRPC_CHID_0r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_1r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_10r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_11r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_12r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_13r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_14r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_15r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_16r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_17r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_18r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_19r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_2r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_20r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_21r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_22r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_23r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_24r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_25r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_26r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_27r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_28r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_29r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_3r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_30r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_31r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_32r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_33r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_34r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_35r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_36r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_37r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_38r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_39r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_4r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_40r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_41r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_42r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_43r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_44r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_45r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_46r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_47r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_48r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_49r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_5r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_50r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_51r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_52r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_53r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_54r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_55r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_56r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_57r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_58r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_59r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_6r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_60r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_61r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_62r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_63r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_7r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_8r_ENUM,
    BCM56440_B0_CASMODRPC_CHID_9r_ENUM,
    BCM56440_B0_CASOTPC_CHID_0r_ENUM,
    BCM56440_B0_CASOTPC_CHID_1r_ENUM,
    BCM56440_B0_CASOTPC_CHID_10r_ENUM,
    BCM56440_B0_CASOTPC_CHID_11r_ENUM,
    BCM56440_B0_CASOTPC_CHID_12r_ENUM,
    BCM56440_B0_CASOTPC_CHID_13r_ENUM,
    BCM56440_B0_CASOTPC_CHID_14r_ENUM,
    BCM56440_B0_CASOTPC_CHID_15r_ENUM,
    BCM56440_B0_CASOTPC_CHID_16r_ENUM,
    BCM56440_B0_CASOTPC_CHID_17r_ENUM,
    BCM56440_B0_CASOTPC_CHID_18r_ENUM,
    BCM56440_B0_CASOTPC_CHID_19r_ENUM,
    BCM56440_B0_CASOTPC_CHID_2r_ENUM,
    BCM56440_B0_CASOTPC_CHID_20r_ENUM,
    BCM56440_B0_CASOTPC_CHID_21r_ENUM,
    BCM56440_B0_CASOTPC_CHID_22r_ENUM,
    BCM56440_B0_CASOTPC_CHID_23r_ENUM,
    BCM56440_B0_CASOTPC_CHID_24r_ENUM,
    BCM56440_B0_CASOTPC_CHID_25r_ENUM,
    BCM56440_B0_CASOTPC_CHID_26r_ENUM,
    BCM56440_B0_CASOTPC_CHID_27r_ENUM,
    BCM56440_B0_CASOTPC_CHID_28r_ENUM,
    BCM56440_B0_CASOTPC_CHID_29r_ENUM,
    BCM56440_B0_CASOTPC_CHID_3r_ENUM,
    BCM56440_B0_CASOTPC_CHID_30r_ENUM,
    BCM56440_B0_CASOTPC_CHID_31r_ENUM,
    BCM56440_B0_CASOTPC_CHID_32r_ENUM,
    BCM56440_B0_CASOTPC_CHID_33r_ENUM,
    BCM56440_B0_CASOTPC_CHID_34r_ENUM,
    BCM56440_B0_CASOTPC_CHID_35r_ENUM,
    BCM56440_B0_CASOTPC_CHID_36r_ENUM,
    BCM56440_B0_CASOTPC_CHID_37r_ENUM,
    BCM56440_B0_CASOTPC_CHID_38r_ENUM,
    BCM56440_B0_CASOTPC_CHID_39r_ENUM,
    BCM56440_B0_CASOTPC_CHID_4r_ENUM,
    BCM56440_B0_CASOTPC_CHID_40r_ENUM,
    BCM56440_B0_CASOTPC_CHID_41r_ENUM,
    BCM56440_B0_CASOTPC_CHID_42r_ENUM,
    BCM56440_B0_CASOTPC_CHID_43r_ENUM,
    BCM56440_B0_CASOTPC_CHID_44r_ENUM,
    BCM56440_B0_CASOTPC_CHID_45r_ENUM,
    BCM56440_B0_CASOTPC_CHID_46r_ENUM,
    BCM56440_B0_CASOTPC_CHID_47r_ENUM,
    BCM56440_B0_CASOTPC_CHID_48r_ENUM,
    BCM56440_B0_CASOTPC_CHID_49r_ENUM,
    BCM56440_B0_CASOTPC_CHID_5r_ENUM,
    BCM56440_B0_CASOTPC_CHID_50r_ENUM,
    BCM56440_B0_CASOTPC_CHID_51r_ENUM,
    BCM56440_B0_CASOTPC_CHID_52r_ENUM,
    BCM56440_B0_CASOTPC_CHID_53r_ENUM,
    BCM56440_B0_CASOTPC_CHID_54r_ENUM,
    BCM56440_B0_CASOTPC_CHID_55r_ENUM,
    BCM56440_B0_CASOTPC_CHID_56r_ENUM,
    BCM56440_B0_CASOTPC_CHID_57r_ENUM,
    BCM56440_B0_CASOTPC_CHID_58r_ENUM,
    BCM56440_B0_CASOTPC_CHID_59r_ENUM,
    BCM56440_B0_CASOTPC_CHID_6r_ENUM,
    BCM56440_B0_CASOTPC_CHID_60r_ENUM,
    BCM56440_B0_CASOTPC_CHID_61r_ENUM,
    BCM56440_B0_CASOTPC_CHID_62r_ENUM,
    BCM56440_B0_CASOTPC_CHID_63r_ENUM,
    BCM56440_B0_CASOTPC_CHID_7r_ENUM,
    BCM56440_B0_CASOTPC_CHID_8r_ENUM,
    BCM56440_B0_CASOTPC_CHID_9r_ENUM,
    BCM56440_B0_CASREPL1_CID_0r_ENUM,
    BCM56440_B0_CASREPL1_CID_1r_ENUM,
    BCM56440_B0_CASREPL1_CID_10r_ENUM,
    BCM56440_B0_CASREPL1_CID_11r_ENUM,
    BCM56440_B0_CASREPL1_CID_12r_ENUM,
    BCM56440_B0_CASREPL1_CID_13r_ENUM,
    BCM56440_B0_CASREPL1_CID_14r_ENUM,
    BCM56440_B0_CASREPL1_CID_15r_ENUM,
    BCM56440_B0_CASREPL1_CID_2r_ENUM,
    BCM56440_B0_CASREPL1_CID_3r_ENUM,
    BCM56440_B0_CASREPL1_CID_4r_ENUM,
    BCM56440_B0_CASREPL1_CID_5r_ENUM,
    BCM56440_B0_CASREPL1_CID_6r_ENUM,
    BCM56440_B0_CASREPL1_CID_7r_ENUM,
    BCM56440_B0_CASREPL1_CID_8r_ENUM,
    BCM56440_B0_CASREPL1_CID_9r_ENUM,
    BCM56440_B0_CASREPL2_CID_0r_ENUM,
    BCM56440_B0_CASREPL2_CID_1r_ENUM,
    BCM56440_B0_CASREPL2_CID_10r_ENUM,
    BCM56440_B0_CASREPL2_CID_11r_ENUM,
    BCM56440_B0_CASREPL2_CID_12r_ENUM,
    BCM56440_B0_CASREPL2_CID_13r_ENUM,
    BCM56440_B0_CASREPL2_CID_14r_ENUM,
    BCM56440_B0_CASREPL2_CID_15r_ENUM,
    BCM56440_B0_CASREPL2_CID_2r_ENUM,
    BCM56440_B0_CASREPL2_CID_3r_ENUM,
    BCM56440_B0_CASREPL2_CID_4r_ENUM,
    BCM56440_B0_CASREPL2_CID_5r_ENUM,
    BCM56440_B0_CASREPL2_CID_6r_ENUM,
    BCM56440_B0_CASREPL2_CID_7r_ENUM,
    BCM56440_B0_CASREPL2_CID_8r_ENUM,
    BCM56440_B0_CASREPL2_CID_9r_ENUM,
    BCM56440_B0_CASSTAT_CHID_0r_ENUM,
    BCM56440_B0_CASSTAT_CHID_1r_ENUM,
    BCM56440_B0_CASSTAT_CHID_10r_ENUM,
    BCM56440_B0_CASSTAT_CHID_11r_ENUM,
    BCM56440_B0_CASSTAT_CHID_12r_ENUM,
    BCM56440_B0_CASSTAT_CHID_13r_ENUM,
    BCM56440_B0_CASSTAT_CHID_14r_ENUM,
    BCM56440_B0_CASSTAT_CHID_15r_ENUM,
    BCM56440_B0_CASSTAT_CHID_16r_ENUM,
    BCM56440_B0_CASSTAT_CHID_17r_ENUM,
    BCM56440_B0_CASSTAT_CHID_18r_ENUM,
    BCM56440_B0_CASSTAT_CHID_19r_ENUM,
    BCM56440_B0_CASSTAT_CHID_2r_ENUM,
    BCM56440_B0_CASSTAT_CHID_20r_ENUM,
    BCM56440_B0_CASSTAT_CHID_21r_ENUM,
    BCM56440_B0_CASSTAT_CHID_22r_ENUM,
    BCM56440_B0_CASSTAT_CHID_23r_ENUM,
    BCM56440_B0_CASSTAT_CHID_24r_ENUM,
    BCM56440_B0_CASSTAT_CHID_25r_ENUM,
    BCM56440_B0_CASSTAT_CHID_26r_ENUM,
    BCM56440_B0_CASSTAT_CHID_27r_ENUM,
    BCM56440_B0_CASSTAT_CHID_28r_ENUM,
    BCM56440_B0_CASSTAT_CHID_29r_ENUM,
    BCM56440_B0_CASSTAT_CHID_3r_ENUM,
    BCM56440_B0_CASSTAT_CHID_30r_ENUM,
    BCM56440_B0_CASSTAT_CHID_31r_ENUM,
    BCM56440_B0_CASSTAT_CHID_32r_ENUM,
    BCM56440_B0_CASSTAT_CHID_33r_ENUM,
    BCM56440_B0_CASSTAT_CHID_34r_ENUM,
    BCM56440_B0_CASSTAT_CHID_35r_ENUM,
    BCM56440_B0_CASSTAT_CHID_36r_ENUM,
    BCM56440_B0_CASSTAT_CHID_37r_ENUM,
    BCM56440_B0_CASSTAT_CHID_38r_ENUM,
    BCM56440_B0_CASSTAT_CHID_39r_ENUM,
    BCM56440_B0_CASSTAT_CHID_4r_ENUM,
    BCM56440_B0_CASSTAT_CHID_40r_ENUM,
    BCM56440_B0_CASSTAT_CHID_41r_ENUM,
    BCM56440_B0_CASSTAT_CHID_42r_ENUM,
    BCM56440_B0_CASSTAT_CHID_43r_ENUM,
    BCM56440_B0_CASSTAT_CHID_44r_ENUM,
    BCM56440_B0_CASSTAT_CHID_45r_ENUM,
    BCM56440_B0_CASSTAT_CHID_46r_ENUM,
    BCM56440_B0_CASSTAT_CHID_47r_ENUM,
    BCM56440_B0_CASSTAT_CHID_48r_ENUM,
    BCM56440_B0_CASSTAT_CHID_49r_ENUM,
    BCM56440_B0_CASSTAT_CHID_5r_ENUM,
    BCM56440_B0_CASSTAT_CHID_50r_ENUM,
    BCM56440_B0_CASSTAT_CHID_51r_ENUM,
    BCM56440_B0_CASSTAT_CHID_52r_ENUM,
    BCM56440_B0_CASSTAT_CHID_53r_ENUM,
    BCM56440_B0_CASSTAT_CHID_54r_ENUM,
    BCM56440_B0_CASSTAT_CHID_55r_ENUM,
    BCM56440_B0_CASSTAT_CHID_56r_ENUM,
    BCM56440_B0_CASSTAT_CHID_57r_ENUM,
    BCM56440_B0_CASSTAT_CHID_58r_ENUM,
    BCM56440_B0_CASSTAT_CHID_59r_ENUM,
    BCM56440_B0_CASSTAT_CHID_6r_ENUM,
    BCM56440_B0_CASSTAT_CHID_60r_ENUM,
    BCM56440_B0_CASSTAT_CHID_61r_ENUM,
    BCM56440_B0_CASSTAT_CHID_62r_ENUM,
    BCM56440_B0_CASSTAT_CHID_63r_ENUM,
    BCM56440_B0_CASSTAT_CHID_7r_ENUM,
    BCM56440_B0_CASSTAT_CHID_8r_ENUM,
    BCM56440_B0_CASSTAT_CHID_9r_ENUM,
    BCM56440_B0_CBL_ATTRIBUTEr_ENUM,
    BCM56440_B0_CBPMEMDEBUGr_ENUM,
    BCM56440_B0_CCM_COPYTO_CPU_CONTROLr_ENUM,
    BCM56440_B0_CCM_INTERRUPT_CONTROLr_ENUM,
    BCM56440_B0_CCM_READ_CONTROLr_ENUM,
    BCM56440_B0_CCPE_MEMDEBUGr_ENUM,
    BCM56440_B0_CCPI_MEMDEBUGr_ENUM,
    BCM56440_B0_CCP_ERRORr_ENUM,
    BCM56440_B0_CCP_ERROR_MASKr_ENUM,
    BCM56440_B0_CELLLINKEMEMDEBUGr_ENUM,
    BCM56440_B0_CELLLINKIMEMDEBUGr_ENUM,
    BCM56440_B0_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56440_B0_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56440_B0_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56440_B0_CFAPECONFIGr_ENUM,
    BCM56440_B0_CFAPEFULLRESETPOINTr_ENUM,
    BCM56440_B0_CFAPEFULLSETPOINTr_ENUM,
    BCM56440_B0_CFAPEINITr_ENUM,
    BCM56440_B0_CFAPELOWWATERMARKr_ENUM,
    BCM56440_B0_CFAPEMEMDEBUG_BITMAPr_ENUM,
    BCM56440_B0_CFAPEMEMDEBUG_STACKr_ENUM,
    BCM56440_B0_CFAPEOTPCONFIGr_ENUM,
    BCM56440_B0_CFAPEREADPOINTERr_ENUM,
    BCM56440_B0_CFAPESTACKSTATUSr_ENUM,
    BCM56440_B0_CFAPE_BITMAP_ECC_STATUSr_ENUM,
    BCM56440_B0_CFAPE_ECC_DEBUGr_ENUM,
    BCM56440_B0_CFAPE_ECC_ERRORr_ENUM,
    BCM56440_B0_CFAPE_ERROR_MASKr_ENUM,
    BCM56440_B0_CFAPE_POOL_CONG_DETECT_THRESH_0r_ENUM,
    BCM56440_B0_CFAPE_POOL_CONG_DETECT_THRESH_1r_ENUM,
    BCM56440_B0_CFAPE_POOL_CONG_DETECT_THRESH_2r_ENUM,
    BCM56440_B0_CFAPE_STACK_ECC_STATUSr_ENUM,
    BCM56440_B0_CFAPICONFIGr_ENUM,
    BCM56440_B0_CFAPIFULLRESETPOINTr_ENUM,
    BCM56440_B0_CFAPIFULLSETPOINTr_ENUM,
    BCM56440_B0_CFAPIINITr_ENUM,
    BCM56440_B0_CFAPILOWWATERMARKr_ENUM,
    BCM56440_B0_CFAPIMEMDEBUG_BITMAPr_ENUM,
    BCM56440_B0_CFAPIMEMDEBUG_STACKr_ENUM,
    BCM56440_B0_CFAPIOTPCONFIGr_ENUM,
    BCM56440_B0_CFAPIREADPOINTERr_ENUM,
    BCM56440_B0_CFAPISTACKSTATUSr_ENUM,
    BCM56440_B0_CFAPI_BITMAP_ECC_STATUSr_ENUM,
    BCM56440_B0_CFAPI_ECC_DEBUGr_ENUM,
    BCM56440_B0_CFAPI_ECC_ERRORr_ENUM,
    BCM56440_B0_CFAPI_ERROR_MASKr_ENUM,
    BCM56440_B0_CFAPI_STACK_ECC_STATUSr_ENUM,
    BCM56440_B0_CFAP_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_CFAP_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_CFG_RAM_DBGCTRLr_ENUM,
    BCM56440_B0_CHLBSELr_ENUM,
    BCM56440_B0_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM,
    BCM56440_B0_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM,
    BCM56440_B0_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM,
    BCM56440_B0_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM,
    BCM56440_B0_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM,
    BCM56440_B0_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM,
    BCM56440_B0_CI_CONFIG0r_ENUM,
    BCM56440_B0_CI_CONFIG1r_ENUM,
    BCM56440_B0_CI_CONFIG2r_ENUM,
    BCM56440_B0_CI_CONFIG3r_ENUM,
    BCM56440_B0_CI_CONFIG4r_ENUM,
    BCM56440_B0_CI_CONFIG6r_ENUM,
    BCM56440_B0_CI_CONFIG7r_ENUM,
    BCM56440_B0_CI_DDR_AUTOINITr_ENUM,
    BCM56440_B0_CI_DDR_BURSTr_ENUM,
    BCM56440_B0_CI_DDR_ITERr_ENUM,
    BCM56440_B0_CI_DDR_MR0r_ENUM,
    BCM56440_B0_CI_DDR_MR1r_ENUM,
    BCM56440_B0_CI_DDR_MR2r_ENUM,
    BCM56440_B0_CI_DDR_MR3r_ENUM,
    BCM56440_B0_CI_DDR_PHY_REG_CTRLr_ENUM,
    BCM56440_B0_CI_DDR_PHY_REG_DATAr_ENUM,
    BCM56440_B0_CI_DDR_STARTr_ENUM,
    BCM56440_B0_CI_DDR_STEPr_ENUM,
    BCM56440_B0_CI_DDR_TESTr_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA0r_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA1r_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA2r_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA3r_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA4r_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA5r_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA6r_ENUM,
    BCM56440_B0_CI_DDR_TEST_ALT_DATA7r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA0r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA1r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA2r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA3r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA4r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA5r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA6r_ENUM,
    BCM56440_B0_CI_DDR_TEST_DATA7r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA0r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA1r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA2r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA3r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA4r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA5r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA6r_ENUM,
    BCM56440_B0_CI_DDR_TEST_FAILED_DATA7r_ENUM,
    BCM56440_B0_CI_DEBUGr_ENUM,
    BCM56440_B0_CI_DEBUG_RD_LINESr_ENUM,
    BCM56440_B0_CI_DEBUG_WR_LINESr_ENUM,
    BCM56440_B0_CI_ECC_DEBUGr_ENUM,
    BCM56440_B0_CI_ECC_STATUSr_ENUM,
    BCM56440_B0_CI_ERRORr_ENUM,
    BCM56440_B0_CI_ERROR_MASKr_ENUM,
    BCM56440_B0_CI_FAILED_ADDRr_ENUM,
    BCM56440_B0_CI_MEM_ACC_CTRLr_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA0r_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA1r_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA2r_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA3r_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA4r_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA5r_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA6r_ENUM,
    BCM56440_B0_CI_MEM_ACC_DATA7r_ENUM,
    BCM56440_B0_CI_MEM_DEBUG0r_ENUM,
    BCM56440_B0_CI_MEM_DEBUG1r_ENUM,
    BCM56440_B0_CI_MRS_CMDr_ENUM,
    BCM56440_B0_CI_PHY_CONTROLr_ENUM,
    BCM56440_B0_CI_PHY_STRAPS0r_ENUM,
    BCM56440_B0_CI_PHY_STRAPS0_RETr_ENUM,
    BCM56440_B0_CI_PHY_STRAPS1r_ENUM,
    BCM56440_B0_CI_PHY_STRAPS1_RETr_ENUM,
    BCM56440_B0_CI_RESETr_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_0r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_1r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_10r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_11r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_12r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_13r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_14r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_15r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_16r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_17r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_18r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_19r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_2r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_20r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_21r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_22r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_23r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_24r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_25r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_26r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_27r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_28r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_29r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_3r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_30r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_31r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_32r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_33r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_34r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_35r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_36r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_37r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_38r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_39r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_4r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_40r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_41r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_42r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_43r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_44r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_45r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_46r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_47r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_48r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_49r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_5r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_50r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_51r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_52r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_53r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_54r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_55r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_56r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_57r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_58r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_59r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_6r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_60r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_61r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_62r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_63r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_7r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_8r_ENUM,
    BCM56440_B0_CLCHPMC1_CHID_9r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_0r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_1r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_10r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_11r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_12r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_13r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_14r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_15r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_16r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_17r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_18r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_19r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_2r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_20r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_21r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_22r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_23r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_24r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_25r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_26r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_27r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_28r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_29r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_3r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_30r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_31r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_32r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_33r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_34r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_35r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_36r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_37r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_38r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_39r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_4r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_40r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_41r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_42r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_43r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_44r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_45r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_46r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_47r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_48r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_49r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_5r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_50r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_51r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_52r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_53r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_54r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_55r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_56r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_57r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_58r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_59r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_6r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_60r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_61r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_62r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_63r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_7r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_8r_ENUM,
    BCM56440_B0_CLCHPMC2_CHID_9r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_0r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_1r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_10r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_11r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_12r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_13r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_14r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_15r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_16r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_17r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_18r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_19r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_2r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_20r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_21r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_22r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_23r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_24r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_25r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_26r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_27r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_28r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_29r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_3r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_30r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_31r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_32r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_33r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_34r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_35r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_36r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_37r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_38r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_39r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_4r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_40r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_41r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_42r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_43r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_44r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_45r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_46r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_47r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_48r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_49r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_5r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_50r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_51r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_52r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_53r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_54r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_55r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_56r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_57r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_58r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_59r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_6r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_60r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_61r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_62r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_63r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_7r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_8r_ENUM,
    BCM56440_B0_CLCHPMC3_CHID_9r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_0r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_1r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_10r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_11r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_12r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_13r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_14r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_15r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_16r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_17r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_18r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_19r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_2r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_20r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_21r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_22r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_23r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_24r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_25r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_26r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_27r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_28r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_29r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_3r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_30r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_31r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_32r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_33r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_34r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_35r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_36r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_37r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_38r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_39r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_4r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_40r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_41r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_42r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_43r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_44r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_45r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_46r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_47r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_48r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_49r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_5r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_50r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_51r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_52r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_53r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_54r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_55r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_56r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_57r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_58r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_59r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_6r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_60r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_61r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_62r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_63r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_7r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_8r_ENUM,
    BCM56440_B0_CLCHPMC4_CHID_9r_ENUM,
    BCM56440_B0_CLDROPCr_ENUM,
    BCM56440_B0_CLGPMC1r_ENUM,
    BCM56440_B0_CLGPMC2r_ENUM,
    BCM56440_B0_CLGPMC3r_ENUM,
    BCM56440_B0_CLGPMC4r_ENUM,
    BCM56440_B0_CLGPMC5r_ENUM,
    BCM56440_B0_CLGPMC6r_ENUM,
    BCM56440_B0_CLGPMC7r_ENUM,
    BCM56440_B0_CLGPMC8r_ENUM,
    BCM56440_B0_CLINK_ERRORr_ENUM,
    BCM56440_B0_CLINK_ERROR_MASKr_ENUM,
    BCM56440_B0_CLKACTr_ENUM,
    BCM56440_B0_CMICM_BSPI_B0_CNTRLr_ENUM,
    BCM56440_B0_CMICM_BSPI_B0_STATUSr_ENUM,
    BCM56440_B0_CMICM_BSPI_B1_CNTRLr_ENUM,
    BCM56440_B0_CMICM_BSPI_B1_STATUSr_ENUM,
    BCM56440_B0_CMICM_BSPI_BUSY_STATUSr_ENUM,
    BCM56440_B0_CMICM_BSPI_INTR_STATUSr_ENUM,
    BCM56440_B0_CMICM_BSPI_MAST_N_BOOTr_ENUM,
    BCM56440_B0_CMICM_COMMON_CONFIGr_ENUM,
    BCM56440_B0_CMICM_REVIDr_ENUM,
    BCM56440_B0_CMIC_BS_CLK_CTRLr_ENUM,
    BCM56440_B0_CMIC_BS_CONFIGr_ENUM,
    BCM56440_B0_CMIC_BS_HEARTBEAT_CTRLr_ENUM,
    BCM56440_B0_CMIC_BS_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56440_B0_CMIC_BS_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56440_B0_CMIC_BS_INITIAL_CRCr_ENUM,
    BCM56440_B0_CMIC_BS_INPUT_TIME_0r_ENUM,
    BCM56440_B0_CMIC_BS_INPUT_TIME_1r_ENUM,
    BCM56440_B0_CMIC_BS_INPUT_TIME_2r_ENUM,
    BCM56440_B0_CMIC_BS_OUTPUT_TIME_0r_ENUM,
    BCM56440_B0_CMIC_BS_OUTPUT_TIME_1r_ENUM,
    BCM56440_B0_CMIC_BS_OUTPUT_TIME_2r_ENUM,
    BCM56440_B0_CMIC_BS_REF_CLK_GEN_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC0_CCM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_CCM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_DESC0r_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_DESC1r_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_DESC2r_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_DESC3r_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC0_FIFO_RD_DMA_DEBUGr_ENUM,
    BCM56440_B0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_FSCHAN_DATA32r_ENUM,
    BCM56440_B0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM,
    BCM56440_B0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM,
    BCM56440_B0_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC0_FSCHAN_STATUSr_ENUM,
    BCM56440_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56440_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56440_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56440_B0_CMIC_CMC0_IRQ_STAT0r_ENUM,
    BCM56440_B0_CMIC_CMC0_IRQ_STAT1r_ENUM,
    BCM56440_B0_CMIC_CMC0_IRQ_STAT2r_ENUM,
    BCM56440_B0_CMIC_CMC0_IRQ_STAT3r_ENUM,
    BCM56440_B0_CMIC_CMC0_IRQ_STAT4r_ENUM,
    BCM56440_B0_CMIC_CMC0_MIIM_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_MIIM_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC0_MIIM_PARAMr_ENUM,
    BCM56440_B0_CMIC_CMC0_MIIM_READ_DATAr_ENUM,
    BCM56440_B0_CMIC_CMC0_MIIM_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC0_PCIE_MISCELr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC0_SCHAN_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC0_SCHAN_ERRr_ENUM,
    BCM56440_B0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM,
    BCM56440_B0_CMIC_CMC0_SLAM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_SLAM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_CURRENTr_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_PORTS_0r_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_PORTS_1r_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_PORTS_2r_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC0_STAT_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_TABLE_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC0_TABLE_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC1_CCM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_CCM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_DESC0r_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_DESC1r_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_DESC2r_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_DESC3r_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC1_FIFO_RD_DMA_DEBUGr_ENUM,
    BCM56440_B0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_FSCHAN_DATA32r_ENUM,
    BCM56440_B0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM,
    BCM56440_B0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM,
    BCM56440_B0_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC1_FSCHAN_STATUSr_ENUM,
    BCM56440_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56440_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56440_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56440_B0_CMIC_CMC1_IRQ_STAT0r_ENUM,
    BCM56440_B0_CMIC_CMC1_IRQ_STAT1r_ENUM,
    BCM56440_B0_CMIC_CMC1_IRQ_STAT2r_ENUM,
    BCM56440_B0_CMIC_CMC1_IRQ_STAT3r_ENUM,
    BCM56440_B0_CMIC_CMC1_IRQ_STAT4r_ENUM,
    BCM56440_B0_CMIC_CMC1_MIIM_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_MIIM_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC1_MIIM_PARAMr_ENUM,
    BCM56440_B0_CMIC_CMC1_MIIM_READ_DATAr_ENUM,
    BCM56440_B0_CMIC_CMC1_MIIM_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC1_PCIE_MISCELr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC1_SCHAN_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC1_SCHAN_ERRr_ENUM,
    BCM56440_B0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM,
    BCM56440_B0_CMIC_CMC1_SLAM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_SLAM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_CURRENTr_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_PORTS_0r_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_PORTS_1r_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_PORTS_2r_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC1_STAT_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_TABLE_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC1_TABLE_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC2_CCM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_CCM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_DESC0r_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_DESC1r_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_DESC2r_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_DESC3r_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC2_FIFO_RD_DMA_DEBUGr_ENUM,
    BCM56440_B0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_FSCHAN_DATA32r_ENUM,
    BCM56440_B0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM,
    BCM56440_B0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM,
    BCM56440_B0_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC2_FSCHAN_STATUSr_ENUM,
    BCM56440_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56440_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56440_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56440_B0_CMIC_CMC2_IRQ_STAT0r_ENUM,
    BCM56440_B0_CMIC_CMC2_IRQ_STAT1r_ENUM,
    BCM56440_B0_CMIC_CMC2_IRQ_STAT2r_ENUM,
    BCM56440_B0_CMIC_CMC2_IRQ_STAT3r_ENUM,
    BCM56440_B0_CMIC_CMC2_IRQ_STAT4r_ENUM,
    BCM56440_B0_CMIC_CMC2_MIIM_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_MIIM_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC2_MIIM_PARAMr_ENUM,
    BCM56440_B0_CMIC_CMC2_MIIM_READ_DATAr_ENUM,
    BCM56440_B0_CMIC_CMC2_MIIM_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC2_PCIE_MISCELr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC2_SCHAN_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC2_SCHAN_ERRr_ENUM,
    BCM56440_B0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM,
    BCM56440_B0_CMIC_CMC2_SLAM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_SLAM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_CURRENTr_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_PORTS_0r_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_PORTS_1r_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_PORTS_2r_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC2_STAT_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_TABLE_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC2_TABLE_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC_CCM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_CCM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC_COS_CTRL_RX_0r_ENUM,
    BCM56440_B0_CMIC_CMC_COS_CTRL_RX_1r_ENUM,
    BCM56440_B0_CMIC_CMC_DMA_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC_DMA_CURR_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC_DMA_DESCr_ENUM,
    BCM56440_B0_CMIC_CMC_DMA_INTR_COALr_ENUM,
    BCM56440_B0_CMIC_CMC_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_DEBUGr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_READ_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC_FSCHAN_DATA32r_ENUM,
    BCM56440_B0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM,
    BCM56440_B0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM,
    BCM56440_B0_CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC_FSCHAN_OPCODEr_ENUM,
    BCM56440_B0_CMIC_CMC_FSCHAN_STATUSr_ENUM,
    BCM56440_B0_CMIC_CMC_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56440_B0_CMIC_CMC_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56440_B0_CMIC_CMC_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56440_B0_CMIC_CMC_IRQ_STAT0r_ENUM,
    BCM56440_B0_CMIC_CMC_IRQ_STAT1r_ENUM,
    BCM56440_B0_CMIC_CMC_IRQ_STAT2r_ENUM,
    BCM56440_B0_CMIC_CMC_IRQ_STAT3r_ENUM,
    BCM56440_B0_CMIC_CMC_IRQ_STAT4r_ENUM,
    BCM56440_B0_CMIC_CMC_MIIM_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC_MIIM_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC_MIIM_PARAMr_ENUM,
    BCM56440_B0_CMIC_CMC_MIIM_READ_DATAr_ENUM,
    BCM56440_B0_CMIC_CMC_MIIM_STATr_ENUM,
    BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC_PCIE_MISCELr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM,
    BCM56440_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC_SCHAN_CTRLr_ENUM,
    BCM56440_B0_CMIC_CMC_SCHAN_ERRr_ENUM,
    BCM56440_B0_CMIC_CMC_SCHAN_MESSAGEr_ENUM,
    BCM56440_B0_CMIC_CMC_SLAM_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_SLAM_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC_SLAM_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC_SLAM_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_SLAM_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_CURRENTr_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_PORTS_0r_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_PORTS_1r_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_PORTS_2r_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_CMC_STAT_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC_SW_INTR_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC_TABLE_DMA_CFGr_ENUM,
    BCM56440_B0_CMIC_CMC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_TABLE_DMA_ENTRY_COUNTr_ENUM,
    BCM56440_B0_CMIC_CMC_TABLE_DMA_PCIMEM_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM,
    BCM56440_B0_CMIC_CMC_TABLE_DMA_SBUS_START_ADDRr_ENUM,
    BCM56440_B0_CMIC_CMC_TABLE_DMA_STATr_ENUM,
    BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM,
    BCM56440_B0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM,
    BCM56440_B0_CMIC_COMMON_MIIM_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_COMMON_MIIM_CTRLr_ENUM,
    BCM56440_B0_CMIC_COMMON_MIIM_PARAMr_ENUM,
    BCM56440_B0_CMIC_COMMON_MIIM_READ_DATAr_ENUM,
    BCM56440_B0_CMIC_COMMON_MIIM_STATr_ENUM,
    BCM56440_B0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM,
    BCM56440_B0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM,
    BCM56440_B0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56440_B0_CMIC_COMMON_SCHAN_CTRLr_ENUM,
    BCM56440_B0_CMIC_COMMON_SCHAN_ERRr_ENUM,
    BCM56440_B0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM,
    BCM56440_B0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM,
    BCM56440_B0_CMIC_COMMON_STRAP_STATUS_0r_ENUM,
    BCM56440_B0_CMIC_COMMON_STRAP_STATUS_1r_ENUM,
    BCM56440_B0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM,
    BCM56440_B0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM,
    BCM56440_B0_CMIC_CPS_RESETr_ENUM,
    BCM56440_B0_CMIC_DEV_REV_IDr_ENUM,
    BCM56440_B0_CMIC_DMA_IC_AR_ARB_MI0r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_AR_ARB_MI1r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_AW_ARB_MI0r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_AW_ARB_MI1r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_CFG_REG_0r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_CFG_REG_1r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_CFG_REG_2r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_ID_REG_0r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_ID_REG_1r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_ID_REG_2r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_ID_REG_3r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_PER_REG_0r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_PER_REG_1r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_PER_REG_2r_ENUM,
    BCM56440_B0_CMIC_DMA_IC_PER_REG_3r_ENUM,
    BCM56440_B0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM,
    BCM56440_B0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM,
    BCM56440_B0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM,
    BCM56440_B0_CMIC_FSCHAN_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_FSCHAN_DATA32r_ENUM,
    BCM56440_B0_CMIC_FSCHAN_DATA64_HIr_ENUM,
    BCM56440_B0_CMIC_FSCHAN_DATA64_LOr_ENUM,
    BCM56440_B0_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56440_B0_CMIC_FSCHAN_OPCODEr_ENUM,
    BCM56440_B0_CMIC_FSCHAN_STATUSr_ENUM,
    BCM56440_B0_CMIC_FSRF_STBY_CONTROLr_ENUM,
    BCM56440_B0_CMIC_GP_AUX_SELr_ENUM,
    BCM56440_B0_CMIC_GP_DATA_INr_ENUM,
    BCM56440_B0_CMIC_GP_DATA_OUTr_ENUM,
    BCM56440_B0_CMIC_GP_INIT_VALr_ENUM,
    BCM56440_B0_CMIC_GP_INT_CLRr_ENUM,
    BCM56440_B0_CMIC_GP_INT_DEr_ENUM,
    BCM56440_B0_CMIC_GP_INT_EDGEr_ENUM,
    BCM56440_B0_CMIC_GP_INT_MSKr_ENUM,
    BCM56440_B0_CMIC_GP_INT_MSTATr_ENUM,
    BCM56440_B0_CMIC_GP_INT_STATr_ENUM,
    BCM56440_B0_CMIC_GP_INT_TYPEr_ENUM,
    BCM56440_B0_CMIC_GP_OUT_ENr_ENUM,
    BCM56440_B0_CMIC_GP_PAD_RESr_ENUM,
    BCM56440_B0_CMIC_GP_PRB_ENABLEr_ENUM,
    BCM56440_B0_CMIC_GP_PRB_OEr_ENUM,
    BCM56440_B0_CMIC_GP_RES_ENr_ENUM,
    BCM56440_B0_CMIC_GP_TEST_ENABLEr_ENUM,
    BCM56440_B0_CMIC_GP_TEST_INPUTr_ENUM,
    BCM56440_B0_CMIC_GP_TEST_OUTPUTr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_CONFIGr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM,
    BCM56440_B0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM,
    BCM56440_B0_CMIC_INTR_PKT_PACING_DELAYr_ENUM,
    BCM56440_B0_CMIC_LEDUP0_CLK_PARAMSr_ENUM,
    BCM56440_B0_CMIC_LEDUP0_CTRLr_ENUM,
    BCM56440_B0_CMIC_LEDUP0_DATA_RAMr_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56440_B0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM,
    BCM56440_B0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56440_B0_CMIC_LEDUP0_STATUSr_ENUM,
    BCM56440_B0_CMIC_LEDUP1_CLK_PARAMSr_ENUM,
    BCM56440_B0_CMIC_LEDUP1_CTRLr_ENUM,
    BCM56440_B0_CMIC_LEDUP1_DATA_RAMr_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56440_B0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM,
    BCM56440_B0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56440_B0_CMIC_LEDUP1_STATUSr_ENUM,
    BCM56440_B0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_95_90r_ENUM,
    BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM,
    BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM,
    BCM56440_B0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_LINK_STATUS_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_LINK_STATUS_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_LINK_STATUS_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_SCAN_CTRLr_ENUM,
    BCM56440_B0_CMIC_MIIM_SCAN_PORTS_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_SCAN_PORTS_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_SCAN_PORTS_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_SCAN_STATUSr_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM,
    BCM56440_B0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM,
    BCM56440_B0_CMIC_MISC_CONTROLr_ENUM,
    BCM56440_B0_CMIC_MISC_STATUSr_ENUM,
    BCM56440_B0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM,
    BCM56440_B0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM,
    BCM56440_B0_CMIC_OVERRIDE_STRAPr_ENUM,
    BCM56440_B0_CMIC_PCIE_CFG_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_PCIE_CFG_READ_DATAr_ENUM,
    BCM56440_B0_CMIC_PCIE_CFG_WRITE_DATAr_ENUM,
    BCM56440_B0_CMIC_PCIE_CONFIGr_ENUM,
    BCM56440_B0_CMIC_PCIE_ERROR_STATUSr_ENUM,
    BCM56440_B0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM,
    BCM56440_B0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM,
    BCM56440_B0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM,
    BCM56440_B0_CMIC_PCIE_USERIF_STATUSr_ENUM,
    BCM56440_B0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM,
    BCM56440_B0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM,
    BCM56440_B0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_CFG_REG_0r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_CFG_REG_1r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_CFG_REG_2r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_ID_REG_0r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_ID_REG_1r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_ID_REG_2r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_ID_REG_3r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_PER_REG_0r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_PER_REG_1r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_PER_REG_2r_ENUM,
    BCM56440_B0_CMIC_PIO_IC_PER_REG_3r_ENUM,
    BCM56440_B0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM,
    BCM56440_B0_CMIC_PKT_COS_0r_ENUM,
    BCM56440_B0_CMIC_PKT_COS_1r_ENUM,
    BCM56440_B0_CMIC_PKT_COS_QUEUES_HIr_ENUM,
    BCM56440_B0_CMIC_PKT_COS_QUEUES_LOr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_FROMCPUr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_INTRr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_PIOr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_SCHANr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_TOCPUDr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_TOCPUDMr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_TOCPUEr_ENUM,
    BCM56440_B0_CMIC_PKT_COUNT_TOCPUEMr_ENUM,
    BCM56440_B0_CMIC_PKT_CTRLr_ENUM,
    BCM56440_B0_CMIC_PKT_ETHER_SIGr_ENUM,
    BCM56440_B0_CMIC_PKT_LMAC0_HIr_ENUM,
    BCM56440_B0_CMIC_PKT_LMAC0_LOr_ENUM,
    BCM56440_B0_CMIC_PKT_LMAC1_HIr_ENUM,
    BCM56440_B0_CMIC_PKT_LMAC1_LOr_ENUM,
    BCM56440_B0_CMIC_PKT_PORTS_0r_ENUM,
    BCM56440_B0_CMIC_PKT_PORTS_1r_ENUM,
    BCM56440_B0_CMIC_PKT_PORTS_2r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM,
    BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM,
    BCM56440_B0_CMIC_PKT_REASON_0_TYPEr_ENUM,
    BCM56440_B0_CMIC_PKT_REASON_1_TYPEr_ENUM,
    BCM56440_B0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM,
    BCM56440_B0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM,
    BCM56440_B0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM,
    BCM56440_B0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM,
    BCM56440_B0_CMIC_PKT_RMACr_ENUM,
    BCM56440_B0_CMIC_PKT_RMAC_HIr_ENUM,
    BCM56440_B0_CMIC_PKT_RMH0r_ENUM,
    BCM56440_B0_CMIC_PKT_RMH1r_ENUM,
    BCM56440_B0_CMIC_PKT_RMH2r_ENUM,
    BCM56440_B0_CMIC_PKT_RMH3r_ENUM,
    BCM56440_B0_CMIC_PKT_VLANr_ENUM,
    BCM56440_B0_CMIC_RATE_ADJUSTr_ENUM,
    BCM56440_B0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM,
    BCM56440_B0_CMIC_RPE_IRQ_STAT0r_ENUM,
    BCM56440_B0_CMIC_RPE_IRQ_STAT1r_ENUM,
    BCM56440_B0_CMIC_RPE_IRQ_STAT2r_ENUM,
    BCM56440_B0_CMIC_RPE_IRQ_STAT3r_ENUM,
    BCM56440_B0_CMIC_RPE_IRQ_STAT4r_ENUM,
    BCM56440_B0_CMIC_RPE_MAX_CELL_LIMITr_ENUM,
    BCM56440_B0_CMIC_RPE_MIIM_ADDRESSr_ENUM,
    BCM56440_B0_CMIC_RPE_MIIM_CTRLr_ENUM,
    BCM56440_B0_CMIC_RPE_MIIM_PARAMr_ENUM,
    BCM56440_B0_CMIC_RPE_MIIM_READ_DATAr_ENUM,
    BCM56440_B0_CMIC_RPE_MIIM_STATr_ENUM,
    BCM56440_B0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM,
    BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM,
    BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM,
    BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM,
    BCM56440_B0_CMIC_RPE_STATr_ENUM,
    BCM56440_B0_CMIC_RPE_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_RPE_SW_INTR_CONFIGr_ENUM,
    BCM56440_B0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM,
    BCM56440_B0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM,
    BCM56440_B0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM,
    BCM56440_B0_CMIC_RXBUF_CONFIGr_ENUM,
    BCM56440_B0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56440_B0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56440_B0_CMIC_RXBUF_EPINTF_BUF_DEPTHr_ENUM,
    BCM56440_B0_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_ENUM,
    BCM56440_B0_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_ENUM,
    BCM56440_B0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56440_B0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_0_7r_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_16_23r_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_24_31r_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_32_39r_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_40_47r_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_48_55r_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_56_63r_ENUM,
    BCM56440_B0_CMIC_SBUS_RING_MAP_8_15r_ENUM,
    BCM56440_B0_CMIC_SBUS_TIMEOUTr_ENUM,
    BCM56440_B0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_1r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_10r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_10_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_11r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_11_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_12r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_12_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_13r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_13_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_14r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_14_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_15r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_15_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_16r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_16_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_17r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_17_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_18r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_18_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_19r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_19_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_1_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_2r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_20r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_20_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_21r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_21_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_22r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_22_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_23r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_23_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_24r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_24_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_25r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_25_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_26r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_26_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_27r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_27_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_28r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_28_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_29r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_29_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_2_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_3r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_30r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_30_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_31r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_31_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_32r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_32_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_3_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_4r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_4_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_5r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_5_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_6r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_6_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_7r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_7_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_8r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_8_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_9r_ENUM,
    BCM56440_B0_CMIC_SEMAPHORE_9_SHADOWr_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_0r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_1r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_10r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_11r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_12r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_13r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_14r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_15r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_16r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_17r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_18r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_19r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_2r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_20r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_21r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_22r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_23r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_24r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_25r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_26r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_27r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_28r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_29r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_3r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_30r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_31r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_4r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_5r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_6r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_7r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_8r_ENUM,
    BCM56440_B0_CMIC_SER_END_ADDR_9r_ENUM,
    BCM56440_B0_CMIC_SER_FAIL_CNTr_ENUM,
    BCM56440_B0_CMIC_SER_FAIL_ENTRYr_ENUM,
    BCM56440_B0_CMIC_SER_INTERLEAVE_PARITYr_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDRr_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_0r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_1r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_10r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_11r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_12r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_13r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_14r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_15r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_16r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_17r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_18r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_19r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_2r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_20r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_21r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_22r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_23r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_24r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_25r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_26r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_27r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_28r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_29r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_3r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_30r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_31r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_4r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_5r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_6r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_7r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_8r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_ADDR_9r_ENUM,
    BCM56440_B0_CMIC_SER_MEM_DATAr_ENUM,
    BCM56440_B0_CMIC_SER_PARITY_MODE_SEL_15_0r_ENUM,
    BCM56440_B0_CMIC_SER_PARITY_MODE_SEL_31_16r_ENUM,
    BCM56440_B0_CMIC_SER_POWER_DOWN_MEM_LOWERr_ENUM,
    BCM56440_B0_CMIC_SER_POWER_DOWN_MEM_UPPERr_ENUM,
    BCM56440_B0_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE0_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE10_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE11_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE12_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE13_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE14_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE15_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE16_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE17_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE18_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE19_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE1_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE20_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE21_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE22_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE23_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE24_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE25_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE26_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE27_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE28_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE29_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE2_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE30_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE31_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE3_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE4_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE5_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE6_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE7_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE8_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_RANGE9_DATAENTRY_LENr_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_0r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_1r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_10r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_11r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_12r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_13r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_14r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_15r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_16r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_17r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_18r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_19r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_2r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_20r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_21r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_22r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_23r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_24r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_25r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_26r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_27r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_28r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_29r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_3r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_30r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_31r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_4r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_5r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_6r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_7r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_8r_ENUM,
    BCM56440_B0_CMIC_SER_START_ADDR_9r_ENUM,
    BCM56440_B0_CMIC_SRAM_TM0_CONTROLr_ENUM,
    BCM56440_B0_CMIC_SRAM_TM1_CONTROLr_ENUM,
    BCM56440_B0_CMIC_SRAM_TM2_CONTROLr_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_14_10r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_19_15r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_24_20r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_29_25r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_34_30r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_39_35r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_44_40r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_49_45r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_4_0r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_54_50r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_59_55r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_64_60r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_69_65r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_74_70r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_79_75r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_84_80r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_89_85r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_94_90r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_95r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_9_5r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_EGR_STATS_CFGr_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_ING_STATS_CFGr_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_MAC_STATS_CFGr_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_11_8r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_15_12r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_19_16r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_23_20r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_27_24r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_31_28r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_35_32r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_39_36r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_3_0r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_43_40r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_47_44r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_51_48r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_55_52r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_59_56r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_63_60r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_67_64r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_71_68r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_75_72r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_79_76r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_7_4r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_83_80r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_87_84r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_91_88r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_95_92r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORT_TYPE_MAP_0r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORT_TYPE_MAP_1r_ENUM,
    BCM56440_B0_CMIC_STAT_DMA_PORT_TYPE_MAP_2r_ENUM,
    BCM56440_B0_CMIC_SW_RSTr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER1BGLOADr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER1CONTROLr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER1INTCLRr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER1LOADr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER1MISr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER1RISr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER1VALUEr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER2BGLOADr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER2CONTROLr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER2INTCLRr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER2LOADr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER2MISr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER2RISr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMER2VALUEr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERITCRr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERITOPr_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPCELLID0r_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPCELLID1r_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPCELLID2r_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPCELLID3r_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPERIPHID0r_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPERIPHID1r_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPERIPHID2r_ENUM,
    BCM56440_B0_CMIC_TIM0_TIMERPERIPHID3r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER1BGLOADr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER1CONTROLr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER1INTCLRr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER1LOADr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER1MISr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER1RISr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER1VALUEr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER2BGLOADr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER2CONTROLr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER2INTCLRr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER2LOADr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER2MISr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER2RISr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMER2VALUEr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERITCRr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERITOPr_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPCELLID0r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPCELLID1r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPCELLID2r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPCELLID3r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPERIPHID0r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPERIPHID1r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPERIPHID2r_ENUM,
    BCM56440_B0_CMIC_TIM1_TIMERPERIPHID3r_ENUM,
    BCM56440_B0_CMIC_TS_CAPTURE_STATUSr_ENUM,
    BCM56440_B0_CMIC_TS_CAPTURE_STATUS_CLRr_ENUM,
    BCM56440_B0_CMIC_TS_FIFO_STATUSr_ENUM,
    BCM56440_B0_CMIC_TS_FREQ_CTRL_LOWERr_ENUM,
    BCM56440_B0_CMIC_TS_FREQ_CTRL_UPPERr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_1_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_1_UP_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_2_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_2_UP_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_3_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_3_UP_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_4_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_4_UP_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_5_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_5_UP_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_6_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_GPIO_6_UP_EVENT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_INPUT_TIME_FIFO_IDr_ENUM,
    BCM56440_B0_CMIC_TS_INPUT_TIME_FIFO_TSr_ENUM,
    BCM56440_B0_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_LCPLL_CLK_COUNT_CTRLr_ENUM,
    BCM56440_B0_CMIC_TS_TIME_CAPTURE_CTRLr_ENUM,
    BCM56440_B0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM,
    BCM56440_B0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM,
    BCM56440_B0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM,
    BCM56440_B0_CMIC_TXBUF_CONFIGr_ENUM,
    BCM56440_B0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56440_B0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56440_B0_CMIC_TXBUF_DEBUGr_ENUM,
    BCM56440_B0_CMIC_TXBUF_IPINTF_BUF_DEPTHr_ENUM,
    BCM56440_B0_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_ENUM,
    BCM56440_B0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM,
    BCM56440_B0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM,
    BCM56440_B0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM,
    BCM56440_B0_CMIC_TXBUF_STATr_ENUM,
    BCM56440_B0_CMIC_TXBUF_STAT_CLRr_ENUM,
    BCM56440_B0_CMIC_UART0_CPRr_ENUM,
    BCM56440_B0_CMIC_UART0_CTRr_ENUM,
    BCM56440_B0_CMIC_UART0_DLH_IERr_ENUM,
    BCM56440_B0_CMIC_UART0_DMASAr_ENUM,
    BCM56440_B0_CMIC_UART0_FARr_ENUM,
    BCM56440_B0_CMIC_UART0_HTXr_ENUM,
    BCM56440_B0_CMIC_UART0_IIR_FCRr_ENUM,
    BCM56440_B0_CMIC_UART0_LCRr_ENUM,
    BCM56440_B0_CMIC_UART0_LPDLHr_ENUM,
    BCM56440_B0_CMIC_UART0_LPDLLr_ENUM,
    BCM56440_B0_CMIC_UART0_LSRr_ENUM,
    BCM56440_B0_CMIC_UART0_MCRr_ENUM,
    BCM56440_B0_CMIC_UART0_MSRr_ENUM,
    BCM56440_B0_CMIC_UART0_RBR_THR_DLLr_ENUM,
    BCM56440_B0_CMIC_UART0_RFLr_ENUM,
    BCM56440_B0_CMIC_UART0_RFWr_ENUM,
    BCM56440_B0_CMIC_UART0_SBCRr_ENUM,
    BCM56440_B0_CMIC_UART0_SCRr_ENUM,
    BCM56440_B0_CMIC_UART0_SDMAMr_ENUM,
    BCM56440_B0_CMIC_UART0_SFEr_ENUM,
    BCM56440_B0_CMIC_UART0_SRBR_STHRr_ENUM,
    BCM56440_B0_CMIC_UART0_SRRr_ENUM,
    BCM56440_B0_CMIC_UART0_SRTr_ENUM,
    BCM56440_B0_CMIC_UART0_SRTSr_ENUM,
    BCM56440_B0_CMIC_UART0_STETr_ENUM,
    BCM56440_B0_CMIC_UART0_TFLr_ENUM,
    BCM56440_B0_CMIC_UART0_TFRr_ENUM,
    BCM56440_B0_CMIC_UART0_UCVr_ENUM,
    BCM56440_B0_CMIC_UART0_USRr_ENUM,
    BCM56440_B0_CMIC_UART1_CPRr_ENUM,
    BCM56440_B0_CMIC_UART1_CTRr_ENUM,
    BCM56440_B0_CMIC_UART1_DLH_IERr_ENUM,
    BCM56440_B0_CMIC_UART1_DMASAr_ENUM,
    BCM56440_B0_CMIC_UART1_FARr_ENUM,
    BCM56440_B0_CMIC_UART1_HTXr_ENUM,
    BCM56440_B0_CMIC_UART1_IIR_FCRr_ENUM,
    BCM56440_B0_CMIC_UART1_LCRr_ENUM,
    BCM56440_B0_CMIC_UART1_LPDLHr_ENUM,
    BCM56440_B0_CMIC_UART1_LPDLLr_ENUM,
    BCM56440_B0_CMIC_UART1_LSRr_ENUM,
    BCM56440_B0_CMIC_UART1_MCRr_ENUM,
    BCM56440_B0_CMIC_UART1_MSRr_ENUM,
    BCM56440_B0_CMIC_UART1_RBR_THR_DLLr_ENUM,
    BCM56440_B0_CMIC_UART1_RFLr_ENUM,
    BCM56440_B0_CMIC_UART1_RFWr_ENUM,
    BCM56440_B0_CMIC_UART1_SBCRr_ENUM,
    BCM56440_B0_CMIC_UART1_SCRr_ENUM,
    BCM56440_B0_CMIC_UART1_SDMAMr_ENUM,
    BCM56440_B0_CMIC_UART1_SFEr_ENUM,
    BCM56440_B0_CMIC_UART1_SRBR_STHRr_ENUM,
    BCM56440_B0_CMIC_UART1_SRRr_ENUM,
    BCM56440_B0_CMIC_UART1_SRTr_ENUM,
    BCM56440_B0_CMIC_UART1_SRTSr_ENUM,
    BCM56440_B0_CMIC_UART1_STETr_ENUM,
    BCM56440_B0_CMIC_UART1_TFLr_ENUM,
    BCM56440_B0_CMIC_UART1_TFRr_ENUM,
    BCM56440_B0_CMIC_UART1_UCVr_ENUM,
    BCM56440_B0_CMIC_UART1_USRr_ENUM,
    BCM56440_B0_CMIC_UC0_CONFIGr_ENUM,
    BCM56440_B0_CMIC_UC1_CONFIGr_ENUM,
    BCM56440_B0_COLOR_AWAREr_ENUM,
    BCM56440_B0_COMMAND_CONFIGr_ENUM,
    BCM56440_B0_COREIDr_ENUM,
    BCM56440_B0_COS_MAP_SELm_ENUM,
    BCM56440_B0_CPB_PARITY_CONTROLr_ENUM,
    BCM56440_B0_CPB_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_CPU_CONTROL_0r_ENUM,
    BCM56440_B0_CPU_CONTROL_1r_ENUM,
    BCM56440_B0_CPU_CONTROL_Mr_ENUM,
    BCM56440_B0_CPU_COS_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_CPU_COS_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_CPU_COS_CAM_DBGCTRLr_ENUM,
    BCM56440_B0_CPU_COS_MAPm_ENUM,
    BCM56440_B0_CPU_COS_MAP_DATA_ONLYm_ENUM,
    BCM56440_B0_CPU_COS_MAP_ONLYm_ENUM,
    BCM56440_B0_CPU_PBMm_ENUM,
    BCM56440_B0_CPU_PBM_2m_ENUM,
    BCM56440_B0_CPU_TS_MAPm_ENUM,
    BCM56440_B0_CPU_TS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_CPU_TS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_CPU_TS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_CSRCSEL_CHID_0r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_1r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_10r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_11r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_12r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_13r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_14r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_15r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_16r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_17r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_18r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_19r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_2r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_20r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_21r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_22r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_23r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_24r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_25r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_26r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_27r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_28r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_29r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_3r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_30r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_31r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_32r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_33r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_34r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_35r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_36r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_37r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_38r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_39r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_4r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_40r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_41r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_42r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_43r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_44r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_45r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_46r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_47r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_48r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_49r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_5r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_50r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_51r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_52r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_53r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_54r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_55r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_56r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_57r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_58r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_59r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_6r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_60r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_61r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_62r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_63r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_7r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_8r_ENUM,
    BCM56440_B0_CSRCSEL_CHID_9r_ENUM,
    BCM56440_B0_CTR_DEQ_DEBUGr_ENUM,
    BCM56440_B0_CTR_DEQ_DTYPE_TBL0r_ENUM,
    BCM56440_B0_CTR_DEQ_DTYPE_TBL1r_ENUM,
    BCM56440_B0_CTR_DEQ_DTYPE_TBL2r_ENUM,
    BCM56440_B0_CTR_DEQ_STATS_CFGr_ENUM,
    BCM56440_B0_CTR_ECC_DEBUGr_ENUM,
    BCM56440_B0_CTR_ENQ_DEBUGr_ENUM,
    BCM56440_B0_CTR_ENQ_STATS_CFGr_ENUM,
    BCM56440_B0_CTR_ERRORr_ENUM,
    BCM56440_B0_CTR_ERROR_MASKr_ENUM,
    BCM56440_B0_CTR_FLEX_CNT_ECC_STATUSr_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_0m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_1m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_10m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_11m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_2m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_3m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_4m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_5m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_6m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_7m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_8m_ENUM,
    BCM56440_B0_CTR_FLEX_COUNT_9m_ENUM,
    BCM56440_B0_CTR_MEM_TMr_ENUM,
    BCM56440_B0_CTR_Q_STATS_MAPr_ENUM,
    BCM56440_B0_CTR_SEGMENT_STARTr_ENUM,
    BCM56440_B0_CTR_SYS_CONTROLr_ENUM,
    BCM56440_B0_CWINTEQr_ENUM,
    BCM56440_B0_CWINTMSKr_ENUM,
    BCM56440_B0_CWINTQSTr_ENUM,
    BCM56440_B0_CWINTS_CHID_0r_ENUM,
    BCM56440_B0_CWINTS_CHID_1r_ENUM,
    BCM56440_B0_CWINTS_CHID_10r_ENUM,
    BCM56440_B0_CWINTS_CHID_11r_ENUM,
    BCM56440_B0_CWINTS_CHID_12r_ENUM,
    BCM56440_B0_CWINTS_CHID_13r_ENUM,
    BCM56440_B0_CWINTS_CHID_14r_ENUM,
    BCM56440_B0_CWINTS_CHID_15r_ENUM,
    BCM56440_B0_CWINTS_CHID_16r_ENUM,
    BCM56440_B0_CWINTS_CHID_17r_ENUM,
    BCM56440_B0_CWINTS_CHID_18r_ENUM,
    BCM56440_B0_CWINTS_CHID_19r_ENUM,
    BCM56440_B0_CWINTS_CHID_2r_ENUM,
    BCM56440_B0_CWINTS_CHID_20r_ENUM,
    BCM56440_B0_CWINTS_CHID_21r_ENUM,
    BCM56440_B0_CWINTS_CHID_22r_ENUM,
    BCM56440_B0_CWINTS_CHID_23r_ENUM,
    BCM56440_B0_CWINTS_CHID_24r_ENUM,
    BCM56440_B0_CWINTS_CHID_25r_ENUM,
    BCM56440_B0_CWINTS_CHID_26r_ENUM,
    BCM56440_B0_CWINTS_CHID_27r_ENUM,
    BCM56440_B0_CWINTS_CHID_28r_ENUM,
    BCM56440_B0_CWINTS_CHID_29r_ENUM,
    BCM56440_B0_CWINTS_CHID_3r_ENUM,
    BCM56440_B0_CWINTS_CHID_30r_ENUM,
    BCM56440_B0_CWINTS_CHID_31r_ENUM,
    BCM56440_B0_CWINTS_CHID_32r_ENUM,
    BCM56440_B0_CWINTS_CHID_33r_ENUM,
    BCM56440_B0_CWINTS_CHID_34r_ENUM,
    BCM56440_B0_CWINTS_CHID_35r_ENUM,
    BCM56440_B0_CWINTS_CHID_36r_ENUM,
    BCM56440_B0_CWINTS_CHID_37r_ENUM,
    BCM56440_B0_CWINTS_CHID_38r_ENUM,
    BCM56440_B0_CWINTS_CHID_39r_ENUM,
    BCM56440_B0_CWINTS_CHID_4r_ENUM,
    BCM56440_B0_CWINTS_CHID_40r_ENUM,
    BCM56440_B0_CWINTS_CHID_41r_ENUM,
    BCM56440_B0_CWINTS_CHID_42r_ENUM,
    BCM56440_B0_CWINTS_CHID_43r_ENUM,
    BCM56440_B0_CWINTS_CHID_44r_ENUM,
    BCM56440_B0_CWINTS_CHID_45r_ENUM,
    BCM56440_B0_CWINTS_CHID_46r_ENUM,
    BCM56440_B0_CWINTS_CHID_47r_ENUM,
    BCM56440_B0_CWINTS_CHID_48r_ENUM,
    BCM56440_B0_CWINTS_CHID_49r_ENUM,
    BCM56440_B0_CWINTS_CHID_5r_ENUM,
    BCM56440_B0_CWINTS_CHID_50r_ENUM,
    BCM56440_B0_CWINTS_CHID_51r_ENUM,
    BCM56440_B0_CWINTS_CHID_52r_ENUM,
    BCM56440_B0_CWINTS_CHID_53r_ENUM,
    BCM56440_B0_CWINTS_CHID_54r_ENUM,
    BCM56440_B0_CWINTS_CHID_55r_ENUM,
    BCM56440_B0_CWINTS_CHID_56r_ENUM,
    BCM56440_B0_CWINTS_CHID_57r_ENUM,
    BCM56440_B0_CWINTS_CHID_58r_ENUM,
    BCM56440_B0_CWINTS_CHID_59r_ENUM,
    BCM56440_B0_CWINTS_CHID_6r_ENUM,
    BCM56440_B0_CWINTS_CHID_60r_ENUM,
    BCM56440_B0_CWINTS_CHID_61r_ENUM,
    BCM56440_B0_CWINTS_CHID_62r_ENUM,
    BCM56440_B0_CWINTS_CHID_63r_ENUM,
    BCM56440_B0_CWINTS_CHID_7r_ENUM,
    BCM56440_B0_CWINTS_CHID_8r_ENUM,
    BCM56440_B0_CWINTS_CHID_9r_ENUM,
    BCM56440_B0_DCRCSSr_ENUM,
    BCM56440_B0_DDR3_PLL_CTRL_REGISTER_0r_ENUM,
    BCM56440_B0_DDR3_PLL_CTRL_REGISTER_1r_ENUM,
    BCM56440_B0_DDR3_PLL_CTRL_REGISTER_2r_ENUM,
    BCM56440_B0_DDR3_PLL_CTRL_REGISTER_3r_ENUM,
    BCM56440_B0_DDR3_PLL_CTRL_REGISTER_4r_ENUM,
    BCM56440_B0_DDR3_PLL_STATUSr_ENUM,
    BCM56440_B0_DEBUG0_EXTr_ENUM,
    BCM56440_B0_DEBUG0_INTr_ENUM,
    BCM56440_B0_DEBUG1_EXTr_ENUM,
    BCM56440_B0_DEBUG1_INTr_ENUM,
    BCM56440_B0_DEBUG_TOQ_QEN_ACCOUNT_0r_ENUM,
    BCM56440_B0_DEBUG_TOQ_QEN_ACCOUNT_1r_ENUM,
    BCM56440_B0_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr_ENUM,
    BCM56440_B0_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_CCPE_FIFO_CFGr_ENUM,
    BCM56440_B0_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_DEQ_ECC_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CFGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_CFG_COMPLETEr_ENUM,
    BCM56440_B0_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EFIFO_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_ERRORr_ENUM,
    BCM56440_B0_DEQ_ERROR_0r_ENUM,
    BCM56440_B0_DEQ_ERROR_1r_ENUM,
    BCM56440_B0_DEQ_ERROR_2r_ENUM,
    BCM56440_B0_DEQ_ERROR_3r_ENUM,
    BCM56440_B0_DEQ_ERROR_MASK_0r_ENUM,
    BCM56440_B0_DEQ_ERROR_MASK_1r_ENUM,
    BCM56440_B0_DEQ_ERROR_MASK_2r_ENUM,
    BCM56440_B0_DEQ_ERROR_MASK_3r_ENUM,
    BCM56440_B0_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_GLOBAL_CELL_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_GLOBAL_PKT_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr_ENUM,
    BCM56440_B0_DEQ_MISCELLANEOUS_CFG_DEBUGr_ENUM,
    BCM56440_B0_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr_ENUM,
    BCM56440_B0_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_ENUM,
    BCM56440_B0_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_CAPT_0r_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_CAPT_1r_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_CONTROLr_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_COUNTERr_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_MASK_FIELD_0r_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_MASK_FIELD_1r_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_VALUE_FIELD_0r_ENUM,
    BCM56440_B0_DEQ_TRACE_IF_VALUE_FIELD_1r_ENUM,
    BCM56440_B0_DEST_PORT_CFG_0r_ENUM,
    BCM56440_B0_DEST_PORT_CFG_1r_ENUM,
    BCM56440_B0_DLB_HGT_CURRENT_TIMEr_ENUM,
    BCM56440_B0_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_PORTm_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMPm_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_DLB_HGT_GLB_QUANTIZE_THRESHOLDSm_ENUM,
    BCM56440_B0_DLB_HGT_GROUP_CONTROLm_ENUM,
    BCM56440_B0_DLB_HGT_GROUP_MEMBERSHIPm_ENUM,
    BCM56440_B0_DLB_HGT_GROUP_STATSm_ENUM,
    BCM56440_B0_DLB_HGT_LINK_CONTROLm_ENUM,
    BCM56440_B0_DLB_HGT_OPTIMAL_CANDIDATEm_ENUM,
    BCM56440_B0_DLB_HGT_PORT_AVG_QUALITY_MEASUREr_ENUM,
    BCM56440_B0_DLB_HGT_PORT_INST_QUALITY_MEASUREr_ENUM,
    BCM56440_B0_DLB_HGT_PORT_QUALITY_MAPPINGm_ENUM,
    BCM56440_B0_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr_ENUM,
    BCM56440_B0_DLB_HGT_PORT_STATEm_ENUM,
    BCM56440_B0_DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM,
    BCM56440_B0_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr_ENUM,
    BCM56440_B0_DLB_HGT_QUANTIZE_CONTROLr_ENUM,
    BCM56440_B0_DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM,
    BCM56440_B0_DOS_CONTROLr_ENUM,
    BCM56440_B0_DOS_CONTROL_2r_ENUM,
    BCM56440_B0_DOS_CONTROL_3r_ENUM,
    BCM56440_B0_DROP_CONTROL_0r_ENUM,
    BCM56440_B0_DSCP_TABLEm_ENUM,
    BCM56440_B0_DSCP_TABLE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_DSCP_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_DSCP_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_E2ECC_HOL_ENr_ENUM,
    BCM56440_B0_E2ECC_HOL_PBMr_ENUM,
    BCM56440_B0_E2ECC_MAX_TX_TIMERr_ENUM,
    BCM56440_B0_E2ECC_MIN_TX_TIMERr_ENUM,
    BCM56440_B0_E2ECC_PORT_MAPPING_CONFIGr_ENUM,
    BCM56440_B0_E2ECC_TX_ENABLE_BMPr_ENUM,
    BCM56440_B0_E2ECC_TX_MODEr_ENUM,
    BCM56440_B0_E2ECC_TX_PORTS_NUMr_ENUM,
    BCM56440_B0_E2EFCEMA_CNT_DISC_LIMITr_ENUM,
    BCM56440_B0_E2EFCEMA_CNT_RESET_LIMITr_ENUM,
    BCM56440_B0_E2EFCEMA_CNT_SET_LIMITr_ENUM,
    BCM56440_B0_E2EFCEMA_CNT_VALr_ENUM,
    BCM56440_B0_E2EFCEMA_TX_RMT_DISC0r_ENUM,
    BCM56440_B0_E2EFCEMA_TX_RMT_DISC1r_ENUM,
    BCM56440_B0_E2EFCEMA_TX_RMT_IBP0r_ENUM,
    BCM56440_B0_E2EFCEMA_TX_RMT_IBP1r_ENUM,
    BCM56440_B0_E2EFCEXT_CNT_DISC_LIMITr_ENUM,
    BCM56440_B0_E2EFCEXT_CNT_RESET_LIMITr_ENUM,
    BCM56440_B0_E2EFCEXT_CNT_SET_LIMITr_ENUM,
    BCM56440_B0_E2EFCEXT_CNT_VALr_ENUM,
    BCM56440_B0_E2EFCEXT_TX_RMT_DISC0r_ENUM,
    BCM56440_B0_E2EFCEXT_TX_RMT_DISC1r_ENUM,
    BCM56440_B0_E2EFCEXT_TX_RMT_IBP0r_ENUM,
    BCM56440_B0_E2EFCEXT_TX_RMT_IBP1r_ENUM,
    BCM56440_B0_E2EFCINT_CNT_DISC_LIMITr_ENUM,
    BCM56440_B0_E2EFCINT_CNT_RESET_LIMITr_ENUM,
    BCM56440_B0_E2EFCINT_CNT_SET_LIMITr_ENUM,
    BCM56440_B0_E2EFCINT_CNT_VALr_ENUM,
    BCM56440_B0_E2EFCINT_TX_RMT_DISC0r_ENUM,
    BCM56440_B0_E2EFCINT_TX_RMT_DISC1r_ENUM,
    BCM56440_B0_E2EFCINT_TX_RMT_IBP0r_ENUM,
    BCM56440_B0_E2EFCINT_TX_RMT_IBP1r_ENUM,
    BCM56440_B0_E2EFCQEN_CNT_DISC_LIMITr_ENUM,
    BCM56440_B0_E2EFCQEN_CNT_RESET_LIMITr_ENUM,
    BCM56440_B0_E2EFCQEN_CNT_SET_LIMITr_ENUM,
    BCM56440_B0_E2EFCQEN_CNT_VALr_ENUM,
    BCM56440_B0_E2EFCQEN_TX_RMT_DISC0r_ENUM,
    BCM56440_B0_E2EFCQEN_TX_RMT_DISC1r_ENUM,
    BCM56440_B0_E2EFCQEN_TX_RMT_IBP0r_ENUM,
    BCM56440_B0_E2EFCQEN_TX_RMT_IBP1r_ENUM,
    BCM56440_B0_E2EFCRQE_CNT_DISC_LIMITr_ENUM,
    BCM56440_B0_E2EFCRQE_CNT_RESET_LIMITr_ENUM,
    BCM56440_B0_E2EFCRQE_CNT_SET_LIMITr_ENUM,
    BCM56440_B0_E2EFCRQE_CNT_VALr_ENUM,
    BCM56440_B0_E2EFCRQE_TX_RMT_DISC0r_ENUM,
    BCM56440_B0_E2EFCRQE_TX_RMT_DISC1r_ENUM,
    BCM56440_B0_E2EFCRQE_TX_RMT_IBP0r_ENUM,
    BCM56440_B0_E2EFCRQE_TX_RMT_IBP1r_ENUM,
    BCM56440_B0_E2EFC_CNT_ATTRr_ENUM,
    BCM56440_B0_E2EFC_CONFIGr_ENUM,
    BCM56440_B0_E2EFC_HG_MAX_TX_TIMERr_ENUM,
    BCM56440_B0_E2EFC_HG_MIN_TX_TIMERr_ENUM,
    BCM56440_B0_E2EFC_IBP_ENr_ENUM,
    BCM56440_B0_E2EFC_IBP_HG_RMODr_ENUM,
    BCM56440_B0_E2EFC_PORT_MAPPINGr_ENUM,
    BCM56440_B0_E2EFC_PORT_MAPPING_CONFIGr_ENUM,
    BCM56440_B0_E2EFC_RX_RMODID_0r_ENUM,
    BCM56440_B0_E2EFC_RX_RMODID_1r_ENUM,
    BCM56440_B0_E2EFC_RX_RMT_IBP0r_ENUM,
    BCM56440_B0_E2EFC_RX_RMT_IBP1r_ENUM,
    BCM56440_B0_E2EFC_RX_RMT_TIMEOUTr_ENUM,
    BCM56440_B0_E2EFC_TX_RMODID_0r_ENUM,
    BCM56440_B0_E2EFC_TX_RMODID_1r_ENUM,
    BCM56440_B0_E2E_DROP_COUNTr_ENUM,
    BCM56440_B0_E2E_HOL_RX_DA_LSr_ENUM,
    BCM56440_B0_E2E_HOL_RX_DA_MSr_ENUM,
    BCM56440_B0_E2E_HOL_RX_LENGTH_TYPEr_ENUM,
    BCM56440_B0_E2E_HOL_RX_OPCODEr_ENUM,
    BCM56440_B0_E2E_HOL_STATUSm_ENUM,
    BCM56440_B0_E2E_HOL_STATUS_1m_ENUM,
    BCM56440_B0_E2E_HOL_STATUS_1_PARITY_CONTROLr_ENUM,
    BCM56440_B0_E2E_HOL_STATUS_1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_E2E_HOL_STATUS_1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_E2E_HOL_STATUS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_E2E_HOL_STATUS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_E2E_HOL_STATUS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_E2E_IBP_RX_DA_LSr_ENUM,
    BCM56440_B0_E2E_IBP_RX_DA_MSr_ENUM,
    BCM56440_B0_E2E_IBP_RX_LENGTH_TYPEr_ENUM,
    BCM56440_B0_E2E_IBP_RX_OPCODEr_ENUM,
    BCM56440_B0_ECC_ADDR0r_ENUM,
    BCM56440_B0_ECC_ADDR1r_ENUM,
    BCM56440_B0_ECC_ADDR10r_ENUM,
    BCM56440_B0_ECC_ADDR11r_ENUM,
    BCM56440_B0_ECC_ADDR12r_ENUM,
    BCM56440_B0_ECC_ADDR13r_ENUM,
    BCM56440_B0_ECC_ADDR14r_ENUM,
    BCM56440_B0_ECC_ADDR15r_ENUM,
    BCM56440_B0_ECC_ADDR16r_ENUM,
    BCM56440_B0_ECC_ADDR17r_ENUM,
    BCM56440_B0_ECC_ADDR18r_ENUM,
    BCM56440_B0_ECC_ADDR19r_ENUM,
    BCM56440_B0_ECC_ADDR2r_ENUM,
    BCM56440_B0_ECC_ADDR20r_ENUM,
    BCM56440_B0_ECC_ADDR21r_ENUM,
    BCM56440_B0_ECC_ADDR22r_ENUM,
    BCM56440_B0_ECC_ADDR23r_ENUM,
    BCM56440_B0_ECC_ADDR24r_ENUM,
    BCM56440_B0_ECC_ADDR25r_ENUM,
    BCM56440_B0_ECC_ADDR26r_ENUM,
    BCM56440_B0_ECC_ADDR27r_ENUM,
    BCM56440_B0_ECC_ADDR28r_ENUM,
    BCM56440_B0_ECC_ADDR29r_ENUM,
    BCM56440_B0_ECC_ADDR3r_ENUM,
    BCM56440_B0_ECC_ADDR30r_ENUM,
    BCM56440_B0_ECC_ADDR31r_ENUM,
    BCM56440_B0_ECC_ADDR32r_ENUM,
    BCM56440_B0_ECC_ADDR33r_ENUM,
    BCM56440_B0_ECC_ADDR34r_ENUM,
    BCM56440_B0_ECC_ADDR35r_ENUM,
    BCM56440_B0_ECC_ADDR36r_ENUM,
    BCM56440_B0_ECC_ADDR4r_ENUM,
    BCM56440_B0_ECC_ADDR5r_ENUM,
    BCM56440_B0_ECC_ADDR6r_ENUM,
    BCM56440_B0_ECC_ADDR7r_ENUM,
    BCM56440_B0_ECC_ADDR8r_ENUM,
    BCM56440_B0_ECC_ADDR9r_ENUM,
    BCM56440_B0_ECC_CONFIG0r_ENUM,
    BCM56440_B0_ECC_CONFIG1r_ENUM,
    BCM56440_B0_ECC_CONFIG10r_ENUM,
    BCM56440_B0_ECC_CONFIG11r_ENUM,
    BCM56440_B0_ECC_CONFIG12r_ENUM,
    BCM56440_B0_ECC_CONFIG13r_ENUM,
    BCM56440_B0_ECC_CONFIG14r_ENUM,
    BCM56440_B0_ECC_CONFIG15r_ENUM,
    BCM56440_B0_ECC_CONFIG16r_ENUM,
    BCM56440_B0_ECC_CONFIG17r_ENUM,
    BCM56440_B0_ECC_CONFIG18r_ENUM,
    BCM56440_B0_ECC_CONFIG19r_ENUM,
    BCM56440_B0_ECC_CONFIG2r_ENUM,
    BCM56440_B0_ECC_CONFIG20r_ENUM,
    BCM56440_B0_ECC_CONFIG21r_ENUM,
    BCM56440_B0_ECC_CONFIG22r_ENUM,
    BCM56440_B0_ECC_CONFIG23r_ENUM,
    BCM56440_B0_ECC_CONFIG24r_ENUM,
    BCM56440_B0_ECC_CONFIG25r_ENUM,
    BCM56440_B0_ECC_CONFIG26r_ENUM,
    BCM56440_B0_ECC_CONFIG27r_ENUM,
    BCM56440_B0_ECC_CONFIG28r_ENUM,
    BCM56440_B0_ECC_CONFIG29r_ENUM,
    BCM56440_B0_ECC_CONFIG3r_ENUM,
    BCM56440_B0_ECC_CONFIG30r_ENUM,
    BCM56440_B0_ECC_CONFIG31r_ENUM,
    BCM56440_B0_ECC_CONFIG32r_ENUM,
    BCM56440_B0_ECC_CONFIG33r_ENUM,
    BCM56440_B0_ECC_CONFIG34r_ENUM,
    BCM56440_B0_ECC_CONFIG35r_ENUM,
    BCM56440_B0_ECC_CONFIG36r_ENUM,
    BCM56440_B0_ECC_CONFIG4r_ENUM,
    BCM56440_B0_ECC_CONFIG5r_ENUM,
    BCM56440_B0_ECC_CONFIG6r_ENUM,
    BCM56440_B0_ECC_CONFIG7r_ENUM,
    BCM56440_B0_ECC_CONFIG8r_ENUM,
    BCM56440_B0_ECC_CONFIG9r_ENUM,
    BCM56440_B0_ECC_DATA1r_ENUM,
    BCM56440_B0_ECC_DATA12r_ENUM,
    BCM56440_B0_ECC_DATA13r_ENUM,
    BCM56440_B0_ECC_DATA14r_ENUM,
    BCM56440_B0_ECC_DATA20r_ENUM,
    BCM56440_B0_ECC_DATA24r_ENUM,
    BCM56440_B0_ECC_DATA27r_ENUM,
    BCM56440_B0_ECC_DATA28r_ENUM,
    BCM56440_B0_ECC_DATA29r_ENUM,
    BCM56440_B0_ECC_DATA30r_ENUM,
    BCM56440_B0_ECC_DATA31r_ENUM,
    BCM56440_B0_ECC_DATA33r_ENUM,
    BCM56440_B0_ECC_ERROR0r_ENUM,
    BCM56440_B0_ECC_ERROR0_MASKr_ENUM,
    BCM56440_B0_ECC_ERROR1r_ENUM,
    BCM56440_B0_ECC_ERROR1_MASKr_ENUM,
    BCM56440_B0_ECC_ERROR2r_ENUM,
    BCM56440_B0_ECC_ERROR2_MASKr_ENUM,
    BCM56440_B0_ECC_ERROR3r_ENUM,
    BCM56440_B0_ECC_ERROR3_MASKr_ENUM,
    BCM56440_B0_ECC_ERROR4r_ENUM,
    BCM56440_B0_ECC_ERROR4_MASKr_ENUM,
    BCM56440_B0_ECC_ERR_PTR_CTR_EXTr_ENUM,
    BCM56440_B0_ECC_ERR_PTR_CTR_INTr_ENUM,
    BCM56440_B0_ECC_ERR_PTR_EXP_EXTr_ENUM,
    BCM56440_B0_ECC_ERR_PTR_EXP_INTr_ENUM,
    BCM56440_B0_ECC_ERR_PTR_LMT_EXTr_ENUM,
    BCM56440_B0_ECC_ERR_PTR_LMT_INTr_ENUM,
    BCM56440_B0_ECHCTL_CHID_0r_ENUM,
    BCM56440_B0_ECHCTL_CHID_1r_ENUM,
    BCM56440_B0_ECHCTL_CHID_10r_ENUM,
    BCM56440_B0_ECHCTL_CHID_11r_ENUM,
    BCM56440_B0_ECHCTL_CHID_12r_ENUM,
    BCM56440_B0_ECHCTL_CHID_13r_ENUM,
    BCM56440_B0_ECHCTL_CHID_14r_ENUM,
    BCM56440_B0_ECHCTL_CHID_15r_ENUM,
    BCM56440_B0_ECHCTL_CHID_16r_ENUM,
    BCM56440_B0_ECHCTL_CHID_17r_ENUM,
    BCM56440_B0_ECHCTL_CHID_18r_ENUM,
    BCM56440_B0_ECHCTL_CHID_19r_ENUM,
    BCM56440_B0_ECHCTL_CHID_2r_ENUM,
    BCM56440_B0_ECHCTL_CHID_20r_ENUM,
    BCM56440_B0_ECHCTL_CHID_21r_ENUM,
    BCM56440_B0_ECHCTL_CHID_22r_ENUM,
    BCM56440_B0_ECHCTL_CHID_23r_ENUM,
    BCM56440_B0_ECHCTL_CHID_24r_ENUM,
    BCM56440_B0_ECHCTL_CHID_25r_ENUM,
    BCM56440_B0_ECHCTL_CHID_26r_ENUM,
    BCM56440_B0_ECHCTL_CHID_27r_ENUM,
    BCM56440_B0_ECHCTL_CHID_28r_ENUM,
    BCM56440_B0_ECHCTL_CHID_29r_ENUM,
    BCM56440_B0_ECHCTL_CHID_3r_ENUM,
    BCM56440_B0_ECHCTL_CHID_30r_ENUM,
    BCM56440_B0_ECHCTL_CHID_31r_ENUM,
    BCM56440_B0_ECHCTL_CHID_32r_ENUM,
    BCM56440_B0_ECHCTL_CHID_33r_ENUM,
    BCM56440_B0_ECHCTL_CHID_34r_ENUM,
    BCM56440_B0_ECHCTL_CHID_35r_ENUM,
    BCM56440_B0_ECHCTL_CHID_36r_ENUM,
    BCM56440_B0_ECHCTL_CHID_37r_ENUM,
    BCM56440_B0_ECHCTL_CHID_38r_ENUM,
    BCM56440_B0_ECHCTL_CHID_39r_ENUM,
    BCM56440_B0_ECHCTL_CHID_4r_ENUM,
    BCM56440_B0_ECHCTL_CHID_40r_ENUM,
    BCM56440_B0_ECHCTL_CHID_41r_ENUM,
    BCM56440_B0_ECHCTL_CHID_42r_ENUM,
    BCM56440_B0_ECHCTL_CHID_43r_ENUM,
    BCM56440_B0_ECHCTL_CHID_44r_ENUM,
    BCM56440_B0_ECHCTL_CHID_45r_ENUM,
    BCM56440_B0_ECHCTL_CHID_46r_ENUM,
    BCM56440_B0_ECHCTL_CHID_47r_ENUM,
    BCM56440_B0_ECHCTL_CHID_48r_ENUM,
    BCM56440_B0_ECHCTL_CHID_49r_ENUM,
    BCM56440_B0_ECHCTL_CHID_5r_ENUM,
    BCM56440_B0_ECHCTL_CHID_50r_ENUM,
    BCM56440_B0_ECHCTL_CHID_51r_ENUM,
    BCM56440_B0_ECHCTL_CHID_52r_ENUM,
    BCM56440_B0_ECHCTL_CHID_53r_ENUM,
    BCM56440_B0_ECHCTL_CHID_54r_ENUM,
    BCM56440_B0_ECHCTL_CHID_55r_ENUM,
    BCM56440_B0_ECHCTL_CHID_56r_ENUM,
    BCM56440_B0_ECHCTL_CHID_57r_ENUM,
    BCM56440_B0_ECHCTL_CHID_58r_ENUM,
    BCM56440_B0_ECHCTL_CHID_59r_ENUM,
    BCM56440_B0_ECHCTL_CHID_6r_ENUM,
    BCM56440_B0_ECHCTL_CHID_60r_ENUM,
    BCM56440_B0_ECHCTL_CHID_61r_ENUM,
    BCM56440_B0_ECHCTL_CHID_62r_ENUM,
    BCM56440_B0_ECHCTL_CHID_63r_ENUM,
    BCM56440_B0_ECHCTL_CHID_7r_ENUM,
    BCM56440_B0_ECHCTL_CHID_8r_ENUM,
    BCM56440_B0_ECHCTL_CHID_9r_ENUM,
    BCM56440_B0_ECMAP0_CID_0r_ENUM,
    BCM56440_B0_ECMAP0_CID_1r_ENUM,
    BCM56440_B0_ECMAP0_CID_10r_ENUM,
    BCM56440_B0_ECMAP0_CID_11r_ENUM,
    BCM56440_B0_ECMAP0_CID_12r_ENUM,
    BCM56440_B0_ECMAP0_CID_13r_ENUM,
    BCM56440_B0_ECMAP0_CID_14r_ENUM,
    BCM56440_B0_ECMAP0_CID_15r_ENUM,
    BCM56440_B0_ECMAP0_CID_2r_ENUM,
    BCM56440_B0_ECMAP0_CID_3r_ENUM,
    BCM56440_B0_ECMAP0_CID_4r_ENUM,
    BCM56440_B0_ECMAP0_CID_5r_ENUM,
    BCM56440_B0_ECMAP0_CID_6r_ENUM,
    BCM56440_B0_ECMAP0_CID_7r_ENUM,
    BCM56440_B0_ECMAP0_CID_8r_ENUM,
    BCM56440_B0_ECMAP0_CID_9r_ENUM,
    BCM56440_B0_ECMAP10_CID_0r_ENUM,
    BCM56440_B0_ECMAP10_CID_1r_ENUM,
    BCM56440_B0_ECMAP10_CID_10r_ENUM,
    BCM56440_B0_ECMAP10_CID_11r_ENUM,
    BCM56440_B0_ECMAP10_CID_12r_ENUM,
    BCM56440_B0_ECMAP10_CID_13r_ENUM,
    BCM56440_B0_ECMAP10_CID_14r_ENUM,
    BCM56440_B0_ECMAP10_CID_15r_ENUM,
    BCM56440_B0_ECMAP10_CID_2r_ENUM,
    BCM56440_B0_ECMAP10_CID_3r_ENUM,
    BCM56440_B0_ECMAP10_CID_4r_ENUM,
    BCM56440_B0_ECMAP10_CID_5r_ENUM,
    BCM56440_B0_ECMAP10_CID_6r_ENUM,
    BCM56440_B0_ECMAP10_CID_7r_ENUM,
    BCM56440_B0_ECMAP10_CID_8r_ENUM,
    BCM56440_B0_ECMAP10_CID_9r_ENUM,
    BCM56440_B0_ECMAP11_CID_0r_ENUM,
    BCM56440_B0_ECMAP11_CID_1r_ENUM,
    BCM56440_B0_ECMAP11_CID_10r_ENUM,
    BCM56440_B0_ECMAP11_CID_11r_ENUM,
    BCM56440_B0_ECMAP11_CID_12r_ENUM,
    BCM56440_B0_ECMAP11_CID_13r_ENUM,
    BCM56440_B0_ECMAP11_CID_14r_ENUM,
    BCM56440_B0_ECMAP11_CID_15r_ENUM,
    BCM56440_B0_ECMAP11_CID_2r_ENUM,
    BCM56440_B0_ECMAP11_CID_3r_ENUM,
    BCM56440_B0_ECMAP11_CID_4r_ENUM,
    BCM56440_B0_ECMAP11_CID_5r_ENUM,
    BCM56440_B0_ECMAP11_CID_6r_ENUM,
    BCM56440_B0_ECMAP11_CID_7r_ENUM,
    BCM56440_B0_ECMAP11_CID_8r_ENUM,
    BCM56440_B0_ECMAP11_CID_9r_ENUM,
    BCM56440_B0_ECMAP12_CID_0r_ENUM,
    BCM56440_B0_ECMAP12_CID_1r_ENUM,
    BCM56440_B0_ECMAP12_CID_10r_ENUM,
    BCM56440_B0_ECMAP12_CID_11r_ENUM,
    BCM56440_B0_ECMAP12_CID_12r_ENUM,
    BCM56440_B0_ECMAP12_CID_13r_ENUM,
    BCM56440_B0_ECMAP12_CID_14r_ENUM,
    BCM56440_B0_ECMAP12_CID_15r_ENUM,
    BCM56440_B0_ECMAP12_CID_2r_ENUM,
    BCM56440_B0_ECMAP12_CID_3r_ENUM,
    BCM56440_B0_ECMAP12_CID_4r_ENUM,
    BCM56440_B0_ECMAP12_CID_5r_ENUM,
    BCM56440_B0_ECMAP12_CID_6r_ENUM,
    BCM56440_B0_ECMAP12_CID_7r_ENUM,
    BCM56440_B0_ECMAP12_CID_8r_ENUM,
    BCM56440_B0_ECMAP12_CID_9r_ENUM,
    BCM56440_B0_ECMAP13_CID_0r_ENUM,
    BCM56440_B0_ECMAP13_CID_1r_ENUM,
    BCM56440_B0_ECMAP13_CID_10r_ENUM,
    BCM56440_B0_ECMAP13_CID_11r_ENUM,
    BCM56440_B0_ECMAP13_CID_12r_ENUM,
    BCM56440_B0_ECMAP13_CID_13r_ENUM,
    BCM56440_B0_ECMAP13_CID_14r_ENUM,
    BCM56440_B0_ECMAP13_CID_15r_ENUM,
    BCM56440_B0_ECMAP13_CID_2r_ENUM,
    BCM56440_B0_ECMAP13_CID_3r_ENUM,
    BCM56440_B0_ECMAP13_CID_4r_ENUM,
    BCM56440_B0_ECMAP13_CID_5r_ENUM,
    BCM56440_B0_ECMAP13_CID_6r_ENUM,
    BCM56440_B0_ECMAP13_CID_7r_ENUM,
    BCM56440_B0_ECMAP13_CID_8r_ENUM,
    BCM56440_B0_ECMAP13_CID_9r_ENUM,
    BCM56440_B0_ECMAP14_CID_0r_ENUM,
    BCM56440_B0_ECMAP14_CID_1r_ENUM,
    BCM56440_B0_ECMAP14_CID_10r_ENUM,
    BCM56440_B0_ECMAP14_CID_11r_ENUM,
    BCM56440_B0_ECMAP14_CID_12r_ENUM,
    BCM56440_B0_ECMAP14_CID_13r_ENUM,
    BCM56440_B0_ECMAP14_CID_14r_ENUM,
    BCM56440_B0_ECMAP14_CID_15r_ENUM,
    BCM56440_B0_ECMAP14_CID_2r_ENUM,
    BCM56440_B0_ECMAP14_CID_3r_ENUM,
    BCM56440_B0_ECMAP14_CID_4r_ENUM,
    BCM56440_B0_ECMAP14_CID_5r_ENUM,
    BCM56440_B0_ECMAP14_CID_6r_ENUM,
    BCM56440_B0_ECMAP14_CID_7r_ENUM,
    BCM56440_B0_ECMAP14_CID_8r_ENUM,
    BCM56440_B0_ECMAP14_CID_9r_ENUM,
    BCM56440_B0_ECMAP15_CID_0r_ENUM,
    BCM56440_B0_ECMAP15_CID_1r_ENUM,
    BCM56440_B0_ECMAP15_CID_10r_ENUM,
    BCM56440_B0_ECMAP15_CID_11r_ENUM,
    BCM56440_B0_ECMAP15_CID_12r_ENUM,
    BCM56440_B0_ECMAP15_CID_13r_ENUM,
    BCM56440_B0_ECMAP15_CID_14r_ENUM,
    BCM56440_B0_ECMAP15_CID_15r_ENUM,
    BCM56440_B0_ECMAP15_CID_2r_ENUM,
    BCM56440_B0_ECMAP15_CID_3r_ENUM,
    BCM56440_B0_ECMAP15_CID_4r_ENUM,
    BCM56440_B0_ECMAP15_CID_5r_ENUM,
    BCM56440_B0_ECMAP15_CID_6r_ENUM,
    BCM56440_B0_ECMAP15_CID_7r_ENUM,
    BCM56440_B0_ECMAP15_CID_8r_ENUM,
    BCM56440_B0_ECMAP15_CID_9r_ENUM,
    BCM56440_B0_ECMAP16_CID_0r_ENUM,
    BCM56440_B0_ECMAP16_CID_1r_ENUM,
    BCM56440_B0_ECMAP16_CID_10r_ENUM,
    BCM56440_B0_ECMAP16_CID_11r_ENUM,
    BCM56440_B0_ECMAP16_CID_12r_ENUM,
    BCM56440_B0_ECMAP16_CID_13r_ENUM,
    BCM56440_B0_ECMAP16_CID_14r_ENUM,
    BCM56440_B0_ECMAP16_CID_15r_ENUM,
    BCM56440_B0_ECMAP16_CID_2r_ENUM,
    BCM56440_B0_ECMAP16_CID_3r_ENUM,
    BCM56440_B0_ECMAP16_CID_4r_ENUM,
    BCM56440_B0_ECMAP16_CID_5r_ENUM,
    BCM56440_B0_ECMAP16_CID_6r_ENUM,
    BCM56440_B0_ECMAP16_CID_7r_ENUM,
    BCM56440_B0_ECMAP16_CID_8r_ENUM,
    BCM56440_B0_ECMAP16_CID_9r_ENUM,
    BCM56440_B0_ECMAP17_CID_0r_ENUM,
    BCM56440_B0_ECMAP17_CID_1r_ENUM,
    BCM56440_B0_ECMAP17_CID_10r_ENUM,
    BCM56440_B0_ECMAP17_CID_11r_ENUM,
    BCM56440_B0_ECMAP17_CID_12r_ENUM,
    BCM56440_B0_ECMAP17_CID_13r_ENUM,
    BCM56440_B0_ECMAP17_CID_14r_ENUM,
    BCM56440_B0_ECMAP17_CID_15r_ENUM,
    BCM56440_B0_ECMAP17_CID_2r_ENUM,
    BCM56440_B0_ECMAP17_CID_3r_ENUM,
    BCM56440_B0_ECMAP17_CID_4r_ENUM,
    BCM56440_B0_ECMAP17_CID_5r_ENUM,
    BCM56440_B0_ECMAP17_CID_6r_ENUM,
    BCM56440_B0_ECMAP17_CID_7r_ENUM,
    BCM56440_B0_ECMAP17_CID_8r_ENUM,
    BCM56440_B0_ECMAP17_CID_9r_ENUM,
    BCM56440_B0_ECMAP18_CID_0r_ENUM,
    BCM56440_B0_ECMAP18_CID_1r_ENUM,
    BCM56440_B0_ECMAP18_CID_10r_ENUM,
    BCM56440_B0_ECMAP18_CID_11r_ENUM,
    BCM56440_B0_ECMAP18_CID_12r_ENUM,
    BCM56440_B0_ECMAP18_CID_13r_ENUM,
    BCM56440_B0_ECMAP18_CID_14r_ENUM,
    BCM56440_B0_ECMAP18_CID_15r_ENUM,
    BCM56440_B0_ECMAP18_CID_2r_ENUM,
    BCM56440_B0_ECMAP18_CID_3r_ENUM,
    BCM56440_B0_ECMAP18_CID_4r_ENUM,
    BCM56440_B0_ECMAP18_CID_5r_ENUM,
    BCM56440_B0_ECMAP18_CID_6r_ENUM,
    BCM56440_B0_ECMAP18_CID_7r_ENUM,
    BCM56440_B0_ECMAP18_CID_8r_ENUM,
    BCM56440_B0_ECMAP18_CID_9r_ENUM,
    BCM56440_B0_ECMAP19_CID_0r_ENUM,
    BCM56440_B0_ECMAP19_CID_1r_ENUM,
    BCM56440_B0_ECMAP19_CID_10r_ENUM,
    BCM56440_B0_ECMAP19_CID_11r_ENUM,
    BCM56440_B0_ECMAP19_CID_12r_ENUM,
    BCM56440_B0_ECMAP19_CID_13r_ENUM,
    BCM56440_B0_ECMAP19_CID_14r_ENUM,
    BCM56440_B0_ECMAP19_CID_15r_ENUM,
    BCM56440_B0_ECMAP19_CID_2r_ENUM,
    BCM56440_B0_ECMAP19_CID_3r_ENUM,
    BCM56440_B0_ECMAP19_CID_4r_ENUM,
    BCM56440_B0_ECMAP19_CID_5r_ENUM,
    BCM56440_B0_ECMAP19_CID_6r_ENUM,
    BCM56440_B0_ECMAP19_CID_7r_ENUM,
    BCM56440_B0_ECMAP19_CID_8r_ENUM,
    BCM56440_B0_ECMAP19_CID_9r_ENUM,
    BCM56440_B0_ECMAP1_CID_0r_ENUM,
    BCM56440_B0_ECMAP1_CID_1r_ENUM,
    BCM56440_B0_ECMAP1_CID_10r_ENUM,
    BCM56440_B0_ECMAP1_CID_11r_ENUM,
    BCM56440_B0_ECMAP1_CID_12r_ENUM,
    BCM56440_B0_ECMAP1_CID_13r_ENUM,
    BCM56440_B0_ECMAP1_CID_14r_ENUM,
    BCM56440_B0_ECMAP1_CID_15r_ENUM,
    BCM56440_B0_ECMAP1_CID_2r_ENUM,
    BCM56440_B0_ECMAP1_CID_3r_ENUM,
    BCM56440_B0_ECMAP1_CID_4r_ENUM,
    BCM56440_B0_ECMAP1_CID_5r_ENUM,
    BCM56440_B0_ECMAP1_CID_6r_ENUM,
    BCM56440_B0_ECMAP1_CID_7r_ENUM,
    BCM56440_B0_ECMAP1_CID_8r_ENUM,
    BCM56440_B0_ECMAP1_CID_9r_ENUM,
    BCM56440_B0_ECMAP20_CID_0r_ENUM,
    BCM56440_B0_ECMAP20_CID_1r_ENUM,
    BCM56440_B0_ECMAP20_CID_10r_ENUM,
    BCM56440_B0_ECMAP20_CID_11r_ENUM,
    BCM56440_B0_ECMAP20_CID_12r_ENUM,
    BCM56440_B0_ECMAP20_CID_13r_ENUM,
    BCM56440_B0_ECMAP20_CID_14r_ENUM,
    BCM56440_B0_ECMAP20_CID_15r_ENUM,
    BCM56440_B0_ECMAP20_CID_2r_ENUM,
    BCM56440_B0_ECMAP20_CID_3r_ENUM,
    BCM56440_B0_ECMAP20_CID_4r_ENUM,
    BCM56440_B0_ECMAP20_CID_5r_ENUM,
    BCM56440_B0_ECMAP20_CID_6r_ENUM,
    BCM56440_B0_ECMAP20_CID_7r_ENUM,
    BCM56440_B0_ECMAP20_CID_8r_ENUM,
    BCM56440_B0_ECMAP20_CID_9r_ENUM,
    BCM56440_B0_ECMAP21_CID_0r_ENUM,
    BCM56440_B0_ECMAP21_CID_1r_ENUM,
    BCM56440_B0_ECMAP21_CID_10r_ENUM,
    BCM56440_B0_ECMAP21_CID_11r_ENUM,
    BCM56440_B0_ECMAP21_CID_12r_ENUM,
    BCM56440_B0_ECMAP21_CID_13r_ENUM,
    BCM56440_B0_ECMAP21_CID_14r_ENUM,
    BCM56440_B0_ECMAP21_CID_15r_ENUM,
    BCM56440_B0_ECMAP21_CID_2r_ENUM,
    BCM56440_B0_ECMAP21_CID_3r_ENUM,
    BCM56440_B0_ECMAP21_CID_4r_ENUM,
    BCM56440_B0_ECMAP21_CID_5r_ENUM,
    BCM56440_B0_ECMAP21_CID_6r_ENUM,
    BCM56440_B0_ECMAP21_CID_7r_ENUM,
    BCM56440_B0_ECMAP21_CID_8r_ENUM,
    BCM56440_B0_ECMAP21_CID_9r_ENUM,
    BCM56440_B0_ECMAP22_CID_0r_ENUM,
    BCM56440_B0_ECMAP22_CID_1r_ENUM,
    BCM56440_B0_ECMAP22_CID_10r_ENUM,
    BCM56440_B0_ECMAP22_CID_11r_ENUM,
    BCM56440_B0_ECMAP22_CID_12r_ENUM,
    BCM56440_B0_ECMAP22_CID_13r_ENUM,
    BCM56440_B0_ECMAP22_CID_14r_ENUM,
    BCM56440_B0_ECMAP22_CID_15r_ENUM,
    BCM56440_B0_ECMAP22_CID_2r_ENUM,
    BCM56440_B0_ECMAP22_CID_3r_ENUM,
    BCM56440_B0_ECMAP22_CID_4r_ENUM,
    BCM56440_B0_ECMAP22_CID_5r_ENUM,
    BCM56440_B0_ECMAP22_CID_6r_ENUM,
    BCM56440_B0_ECMAP22_CID_7r_ENUM,
    BCM56440_B0_ECMAP22_CID_8r_ENUM,
    BCM56440_B0_ECMAP22_CID_9r_ENUM,
    BCM56440_B0_ECMAP23_CID_0r_ENUM,
    BCM56440_B0_ECMAP23_CID_1r_ENUM,
    BCM56440_B0_ECMAP23_CID_10r_ENUM,
    BCM56440_B0_ECMAP23_CID_11r_ENUM,
    BCM56440_B0_ECMAP23_CID_12r_ENUM,
    BCM56440_B0_ECMAP23_CID_13r_ENUM,
    BCM56440_B0_ECMAP23_CID_14r_ENUM,
    BCM56440_B0_ECMAP23_CID_15r_ENUM,
    BCM56440_B0_ECMAP23_CID_2r_ENUM,
    BCM56440_B0_ECMAP23_CID_3r_ENUM,
    BCM56440_B0_ECMAP23_CID_4r_ENUM,
    BCM56440_B0_ECMAP23_CID_5r_ENUM,
    BCM56440_B0_ECMAP23_CID_6r_ENUM,
    BCM56440_B0_ECMAP23_CID_7r_ENUM,
    BCM56440_B0_ECMAP23_CID_8r_ENUM,
    BCM56440_B0_ECMAP23_CID_9r_ENUM,
    BCM56440_B0_ECMAP24_CID_0r_ENUM,
    BCM56440_B0_ECMAP24_CID_1r_ENUM,
    BCM56440_B0_ECMAP24_CID_10r_ENUM,
    BCM56440_B0_ECMAP24_CID_11r_ENUM,
    BCM56440_B0_ECMAP24_CID_12r_ENUM,
    BCM56440_B0_ECMAP24_CID_13r_ENUM,
    BCM56440_B0_ECMAP24_CID_14r_ENUM,
    BCM56440_B0_ECMAP24_CID_15r_ENUM,
    BCM56440_B0_ECMAP24_CID_2r_ENUM,
    BCM56440_B0_ECMAP24_CID_3r_ENUM,
    BCM56440_B0_ECMAP24_CID_4r_ENUM,
    BCM56440_B0_ECMAP24_CID_5r_ENUM,
    BCM56440_B0_ECMAP24_CID_6r_ENUM,
    BCM56440_B0_ECMAP24_CID_7r_ENUM,
    BCM56440_B0_ECMAP24_CID_8r_ENUM,
    BCM56440_B0_ECMAP24_CID_9r_ENUM,
    BCM56440_B0_ECMAP25_CID_0r_ENUM,
    BCM56440_B0_ECMAP25_CID_1r_ENUM,
    BCM56440_B0_ECMAP25_CID_10r_ENUM,
    BCM56440_B0_ECMAP25_CID_11r_ENUM,
    BCM56440_B0_ECMAP25_CID_12r_ENUM,
    BCM56440_B0_ECMAP25_CID_13r_ENUM,
    BCM56440_B0_ECMAP25_CID_14r_ENUM,
    BCM56440_B0_ECMAP25_CID_15r_ENUM,
    BCM56440_B0_ECMAP25_CID_2r_ENUM,
    BCM56440_B0_ECMAP25_CID_3r_ENUM,
    BCM56440_B0_ECMAP25_CID_4r_ENUM,
    BCM56440_B0_ECMAP25_CID_5r_ENUM,
    BCM56440_B0_ECMAP25_CID_6r_ENUM,
    BCM56440_B0_ECMAP25_CID_7r_ENUM,
    BCM56440_B0_ECMAP25_CID_8r_ENUM,
    BCM56440_B0_ECMAP25_CID_9r_ENUM,
    BCM56440_B0_ECMAP26_CID_0r_ENUM,
    BCM56440_B0_ECMAP26_CID_1r_ENUM,
    BCM56440_B0_ECMAP26_CID_10r_ENUM,
    BCM56440_B0_ECMAP26_CID_11r_ENUM,
    BCM56440_B0_ECMAP26_CID_12r_ENUM,
    BCM56440_B0_ECMAP26_CID_13r_ENUM,
    BCM56440_B0_ECMAP26_CID_14r_ENUM,
    BCM56440_B0_ECMAP26_CID_15r_ENUM,
    BCM56440_B0_ECMAP26_CID_2r_ENUM,
    BCM56440_B0_ECMAP26_CID_3r_ENUM,
    BCM56440_B0_ECMAP26_CID_4r_ENUM,
    BCM56440_B0_ECMAP26_CID_5r_ENUM,
    BCM56440_B0_ECMAP26_CID_6r_ENUM,
    BCM56440_B0_ECMAP26_CID_7r_ENUM,
    BCM56440_B0_ECMAP26_CID_8r_ENUM,
    BCM56440_B0_ECMAP26_CID_9r_ENUM,
    BCM56440_B0_ECMAP27_CID_0r_ENUM,
    BCM56440_B0_ECMAP27_CID_1r_ENUM,
    BCM56440_B0_ECMAP27_CID_10r_ENUM,
    BCM56440_B0_ECMAP27_CID_11r_ENUM,
    BCM56440_B0_ECMAP27_CID_12r_ENUM,
    BCM56440_B0_ECMAP27_CID_13r_ENUM,
    BCM56440_B0_ECMAP27_CID_14r_ENUM,
    BCM56440_B0_ECMAP27_CID_15r_ENUM,
    BCM56440_B0_ECMAP27_CID_2r_ENUM,
    BCM56440_B0_ECMAP27_CID_3r_ENUM,
    BCM56440_B0_ECMAP27_CID_4r_ENUM,
    BCM56440_B0_ECMAP27_CID_5r_ENUM,
    BCM56440_B0_ECMAP27_CID_6r_ENUM,
    BCM56440_B0_ECMAP27_CID_7r_ENUM,
    BCM56440_B0_ECMAP27_CID_8r_ENUM,
    BCM56440_B0_ECMAP27_CID_9r_ENUM,
    BCM56440_B0_ECMAP28_CID_0r_ENUM,
    BCM56440_B0_ECMAP28_CID_1r_ENUM,
    BCM56440_B0_ECMAP28_CID_10r_ENUM,
    BCM56440_B0_ECMAP28_CID_11r_ENUM,
    BCM56440_B0_ECMAP28_CID_12r_ENUM,
    BCM56440_B0_ECMAP28_CID_13r_ENUM,
    BCM56440_B0_ECMAP28_CID_14r_ENUM,
    BCM56440_B0_ECMAP28_CID_15r_ENUM,
    BCM56440_B0_ECMAP28_CID_2r_ENUM,
    BCM56440_B0_ECMAP28_CID_3r_ENUM,
    BCM56440_B0_ECMAP28_CID_4r_ENUM,
    BCM56440_B0_ECMAP28_CID_5r_ENUM,
    BCM56440_B0_ECMAP28_CID_6r_ENUM,
    BCM56440_B0_ECMAP28_CID_7r_ENUM,
    BCM56440_B0_ECMAP28_CID_8r_ENUM,
    BCM56440_B0_ECMAP28_CID_9r_ENUM,
    BCM56440_B0_ECMAP29_CID_0r_ENUM,
    BCM56440_B0_ECMAP29_CID_1r_ENUM,
    BCM56440_B0_ECMAP29_CID_10r_ENUM,
    BCM56440_B0_ECMAP29_CID_11r_ENUM,
    BCM56440_B0_ECMAP29_CID_12r_ENUM,
    BCM56440_B0_ECMAP29_CID_13r_ENUM,
    BCM56440_B0_ECMAP29_CID_14r_ENUM,
    BCM56440_B0_ECMAP29_CID_15r_ENUM,
    BCM56440_B0_ECMAP29_CID_2r_ENUM,
    BCM56440_B0_ECMAP29_CID_3r_ENUM,
    BCM56440_B0_ECMAP29_CID_4r_ENUM,
    BCM56440_B0_ECMAP29_CID_5r_ENUM,
    BCM56440_B0_ECMAP29_CID_6r_ENUM,
    BCM56440_B0_ECMAP29_CID_7r_ENUM,
    BCM56440_B0_ECMAP29_CID_8r_ENUM,
    BCM56440_B0_ECMAP29_CID_9r_ENUM,
    BCM56440_B0_ECMAP2_CID_0r_ENUM,
    BCM56440_B0_ECMAP2_CID_1r_ENUM,
    BCM56440_B0_ECMAP2_CID_10r_ENUM,
    BCM56440_B0_ECMAP2_CID_11r_ENUM,
    BCM56440_B0_ECMAP2_CID_12r_ENUM,
    BCM56440_B0_ECMAP2_CID_13r_ENUM,
    BCM56440_B0_ECMAP2_CID_14r_ENUM,
    BCM56440_B0_ECMAP2_CID_15r_ENUM,
    BCM56440_B0_ECMAP2_CID_2r_ENUM,
    BCM56440_B0_ECMAP2_CID_3r_ENUM,
    BCM56440_B0_ECMAP2_CID_4r_ENUM,
    BCM56440_B0_ECMAP2_CID_5r_ENUM,
    BCM56440_B0_ECMAP2_CID_6r_ENUM,
    BCM56440_B0_ECMAP2_CID_7r_ENUM,
    BCM56440_B0_ECMAP2_CID_8r_ENUM,
    BCM56440_B0_ECMAP2_CID_9r_ENUM,
    BCM56440_B0_ECMAP30_CID_0r_ENUM,
    BCM56440_B0_ECMAP30_CID_1r_ENUM,
    BCM56440_B0_ECMAP30_CID_10r_ENUM,
    BCM56440_B0_ECMAP30_CID_11r_ENUM,
    BCM56440_B0_ECMAP30_CID_12r_ENUM,
    BCM56440_B0_ECMAP30_CID_13r_ENUM,
    BCM56440_B0_ECMAP30_CID_14r_ENUM,
    BCM56440_B0_ECMAP30_CID_15r_ENUM,
    BCM56440_B0_ECMAP30_CID_2r_ENUM,
    BCM56440_B0_ECMAP30_CID_3r_ENUM,
    BCM56440_B0_ECMAP30_CID_4r_ENUM,
    BCM56440_B0_ECMAP30_CID_5r_ENUM,
    BCM56440_B0_ECMAP30_CID_6r_ENUM,
    BCM56440_B0_ECMAP30_CID_7r_ENUM,
    BCM56440_B0_ECMAP30_CID_8r_ENUM,
    BCM56440_B0_ECMAP30_CID_9r_ENUM,
    BCM56440_B0_ECMAP31_CID_0r_ENUM,
    BCM56440_B0_ECMAP31_CID_1r_ENUM,
    BCM56440_B0_ECMAP31_CID_10r_ENUM,
    BCM56440_B0_ECMAP31_CID_11r_ENUM,
    BCM56440_B0_ECMAP31_CID_12r_ENUM,
    BCM56440_B0_ECMAP31_CID_13r_ENUM,
    BCM56440_B0_ECMAP31_CID_14r_ENUM,
    BCM56440_B0_ECMAP31_CID_15r_ENUM,
    BCM56440_B0_ECMAP31_CID_2r_ENUM,
    BCM56440_B0_ECMAP31_CID_3r_ENUM,
    BCM56440_B0_ECMAP31_CID_4r_ENUM,
    BCM56440_B0_ECMAP31_CID_5r_ENUM,
    BCM56440_B0_ECMAP31_CID_6r_ENUM,
    BCM56440_B0_ECMAP31_CID_7r_ENUM,
    BCM56440_B0_ECMAP31_CID_8r_ENUM,
    BCM56440_B0_ECMAP31_CID_9r_ENUM,
    BCM56440_B0_ECMAP3_CID_0r_ENUM,
    BCM56440_B0_ECMAP3_CID_1r_ENUM,
    BCM56440_B0_ECMAP3_CID_10r_ENUM,
    BCM56440_B0_ECMAP3_CID_11r_ENUM,
    BCM56440_B0_ECMAP3_CID_12r_ENUM,
    BCM56440_B0_ECMAP3_CID_13r_ENUM,
    BCM56440_B0_ECMAP3_CID_14r_ENUM,
    BCM56440_B0_ECMAP3_CID_15r_ENUM,
    BCM56440_B0_ECMAP3_CID_2r_ENUM,
    BCM56440_B0_ECMAP3_CID_3r_ENUM,
    BCM56440_B0_ECMAP3_CID_4r_ENUM,
    BCM56440_B0_ECMAP3_CID_5r_ENUM,
    BCM56440_B0_ECMAP3_CID_6r_ENUM,
    BCM56440_B0_ECMAP3_CID_7r_ENUM,
    BCM56440_B0_ECMAP3_CID_8r_ENUM,
    BCM56440_B0_ECMAP3_CID_9r_ENUM,
    BCM56440_B0_ECMAP4_CID_0r_ENUM,
    BCM56440_B0_ECMAP4_CID_1r_ENUM,
    BCM56440_B0_ECMAP4_CID_10r_ENUM,
    BCM56440_B0_ECMAP4_CID_11r_ENUM,
    BCM56440_B0_ECMAP4_CID_12r_ENUM,
    BCM56440_B0_ECMAP4_CID_13r_ENUM,
    BCM56440_B0_ECMAP4_CID_14r_ENUM,
    BCM56440_B0_ECMAP4_CID_15r_ENUM,
    BCM56440_B0_ECMAP4_CID_2r_ENUM,
    BCM56440_B0_ECMAP4_CID_3r_ENUM,
    BCM56440_B0_ECMAP4_CID_4r_ENUM,
    BCM56440_B0_ECMAP4_CID_5r_ENUM,
    BCM56440_B0_ECMAP4_CID_6r_ENUM,
    BCM56440_B0_ECMAP4_CID_7r_ENUM,
    BCM56440_B0_ECMAP4_CID_8r_ENUM,
    BCM56440_B0_ECMAP4_CID_9r_ENUM,
    BCM56440_B0_ECMAP5_CID_0r_ENUM,
    BCM56440_B0_ECMAP5_CID_1r_ENUM,
    BCM56440_B0_ECMAP5_CID_10r_ENUM,
    BCM56440_B0_ECMAP5_CID_11r_ENUM,
    BCM56440_B0_ECMAP5_CID_12r_ENUM,
    BCM56440_B0_ECMAP5_CID_13r_ENUM,
    BCM56440_B0_ECMAP5_CID_14r_ENUM,
    BCM56440_B0_ECMAP5_CID_15r_ENUM,
    BCM56440_B0_ECMAP5_CID_2r_ENUM,
    BCM56440_B0_ECMAP5_CID_3r_ENUM,
    BCM56440_B0_ECMAP5_CID_4r_ENUM,
    BCM56440_B0_ECMAP5_CID_5r_ENUM,
    BCM56440_B0_ECMAP5_CID_6r_ENUM,
    BCM56440_B0_ECMAP5_CID_7r_ENUM,
    BCM56440_B0_ECMAP5_CID_8r_ENUM,
    BCM56440_B0_ECMAP5_CID_9r_ENUM,
    BCM56440_B0_ECMAP6_CID_0r_ENUM,
    BCM56440_B0_ECMAP6_CID_1r_ENUM,
    BCM56440_B0_ECMAP6_CID_10r_ENUM,
    BCM56440_B0_ECMAP6_CID_11r_ENUM,
    BCM56440_B0_ECMAP6_CID_12r_ENUM,
    BCM56440_B0_ECMAP6_CID_13r_ENUM,
    BCM56440_B0_ECMAP6_CID_14r_ENUM,
    BCM56440_B0_ECMAP6_CID_15r_ENUM,
    BCM56440_B0_ECMAP6_CID_2r_ENUM,
    BCM56440_B0_ECMAP6_CID_3r_ENUM,
    BCM56440_B0_ECMAP6_CID_4r_ENUM,
    BCM56440_B0_ECMAP6_CID_5r_ENUM,
    BCM56440_B0_ECMAP6_CID_6r_ENUM,
    BCM56440_B0_ECMAP6_CID_7r_ENUM,
    BCM56440_B0_ECMAP6_CID_8r_ENUM,
    BCM56440_B0_ECMAP6_CID_9r_ENUM,
    BCM56440_B0_ECMAP7_CID_0r_ENUM,
    BCM56440_B0_ECMAP7_CID_1r_ENUM,
    BCM56440_B0_ECMAP7_CID_10r_ENUM,
    BCM56440_B0_ECMAP7_CID_11r_ENUM,
    BCM56440_B0_ECMAP7_CID_12r_ENUM,
    BCM56440_B0_ECMAP7_CID_13r_ENUM,
    BCM56440_B0_ECMAP7_CID_14r_ENUM,
    BCM56440_B0_ECMAP7_CID_15r_ENUM,
    BCM56440_B0_ECMAP7_CID_2r_ENUM,
    BCM56440_B0_ECMAP7_CID_3r_ENUM,
    BCM56440_B0_ECMAP7_CID_4r_ENUM,
    BCM56440_B0_ECMAP7_CID_5r_ENUM,
    BCM56440_B0_ECMAP7_CID_6r_ENUM,
    BCM56440_B0_ECMAP7_CID_7r_ENUM,
    BCM56440_B0_ECMAP7_CID_8r_ENUM,
    BCM56440_B0_ECMAP7_CID_9r_ENUM,
    BCM56440_B0_ECMAP8_CID_0r_ENUM,
    BCM56440_B0_ECMAP8_CID_1r_ENUM,
    BCM56440_B0_ECMAP8_CID_10r_ENUM,
    BCM56440_B0_ECMAP8_CID_11r_ENUM,
    BCM56440_B0_ECMAP8_CID_12r_ENUM,
    BCM56440_B0_ECMAP8_CID_13r_ENUM,
    BCM56440_B0_ECMAP8_CID_14r_ENUM,
    BCM56440_B0_ECMAP8_CID_15r_ENUM,
    BCM56440_B0_ECMAP8_CID_2r_ENUM,
    BCM56440_B0_ECMAP8_CID_3r_ENUM,
    BCM56440_B0_ECMAP8_CID_4r_ENUM,
    BCM56440_B0_ECMAP8_CID_5r_ENUM,
    BCM56440_B0_ECMAP8_CID_6r_ENUM,
    BCM56440_B0_ECMAP8_CID_7r_ENUM,
    BCM56440_B0_ECMAP8_CID_8r_ENUM,
    BCM56440_B0_ECMAP8_CID_9r_ENUM,
    BCM56440_B0_ECMAP9_CID_0r_ENUM,
    BCM56440_B0_ECMAP9_CID_1r_ENUM,
    BCM56440_B0_ECMAP9_CID_10r_ENUM,
    BCM56440_B0_ECMAP9_CID_11r_ENUM,
    BCM56440_B0_ECMAP9_CID_12r_ENUM,
    BCM56440_B0_ECMAP9_CID_13r_ENUM,
    BCM56440_B0_ECMAP9_CID_14r_ENUM,
    BCM56440_B0_ECMAP9_CID_15r_ENUM,
    BCM56440_B0_ECMAP9_CID_2r_ENUM,
    BCM56440_B0_ECMAP9_CID_3r_ENUM,
    BCM56440_B0_ECMAP9_CID_4r_ENUM,
    BCM56440_B0_ECMAP9_CID_5r_ENUM,
    BCM56440_B0_ECMAP9_CID_6r_ENUM,
    BCM56440_B0_ECMAP9_CID_7r_ENUM,
    BCM56440_B0_ECMAP9_CID_8r_ENUM,
    BCM56440_B0_ECMAP9_CID_9r_ENUM,
    BCM56440_B0_EDATABUF_DBG_SFT_RESETr_ENUM,
    BCM56440_B0_EDATABUF_MIN_STARTCNTr_ENUM,
    BCM56440_B0_EEE_DELAY_ENTRY_TIMERr_ENUM,
    BCM56440_B0_EEE_WAKE_TIMERr_ENUM,
    BCM56440_B0_EFP_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_EFP_CAM_BIST_CONTROLr_ENUM,
    BCM56440_B0_EFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_EFP_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_EFP_COUNTER_TABLEm_ENUM,
    BCM56440_B0_EFP_METER_CONTROLr_ENUM,
    BCM56440_B0_EFP_METER_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EFP_METER_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EFP_METER_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EFP_METER_TABLEm_ENUM,
    BCM56440_B0_EFP_POLICY_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EFP_POLICY_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EFP_POLICY_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EFP_POLICY_TABLEm_ENUM,
    BCM56440_B0_EFP_RAM_CONTROLr_ENUM,
    BCM56440_B0_EFP_RAM_CONTROL_1r_ENUM,
    BCM56440_B0_EFP_SLICE_CONTROLr_ENUM,
    BCM56440_B0_EFP_SLICE_MAPr_ENUM,
    BCM56440_B0_EFP_TCAMm_ENUM,
    BCM56440_B0_EGR_1588_EGRESS_CTRLr_ENUM,
    BCM56440_B0_EGR_1588_INGRESS_CTRLr_ENUM,
    BCM56440_B0_EGR_1588_LINK_DELAYr_ENUM,
    BCM56440_B0_EGR_1588_PARSING_CONTROLr_ENUM,
    BCM56440_B0_EGR_1588_SAm_ENUM,
    BCM56440_B0_EGR_ARB_TIMEOUT_CONTROLr_ENUM,
    BCM56440_B0_EGR_BYPASS_CTRLr_ENUM,
    BCM56440_B0_EGR_CM_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_CONFIGr_ENUM,
    BCM56440_B0_EGR_CONFIG_1r_ENUM,
    BCM56440_B0_EGR_COUNTER_CONTROLr_ENUM,
    BCM56440_B0_EGR_DATABUF_RAM_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_DATABUF_RAM_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_DATABUF_RAM_CONTROL_DCMr_ENUM,
    BCM56440_B0_EGR_DATABUF_RAM_CONTROL_PMr_ENUM,
    BCM56440_B0_EGR_DATABUF_RAM_CONTROL_STBYr_ENUM,
    BCM56440_B0_EGR_DBGr_ENUM,
    BCM56440_B0_EGR_DROP_VECTORr_ENUM,
    BCM56440_B0_EGR_DSCP_ECN_MAPm_ENUM,
    BCM56440_B0_EGR_DSCP_TABLEm_ENUM,
    BCM56440_B0_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_DSCP_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_DVP_ATTRIBUTEm_ENUM,
    BCM56440_B0_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_EDATABUF_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EGR_EL3_ECC_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EGR_EL3_PM_CONTROLr_ENUM,
    BCM56440_B0_EGR_EL3_RAM_CONTROLr_ENUM,
    BCM56440_B0_EGR_EL3_RAM_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_EL3_STBY_CONTROLr_ENUM,
    BCM56440_B0_EGR_EM_MTP_INDEXm_ENUM,
    BCM56440_B0_EGR_ENABLEm_ENUM,
    BCM56440_B0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56440_B0_EGR_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56440_B0_EGR_FRAGMENT_ID_TABLEm_ENUM,
    BCM56440_B0_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_GP0_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_GP1_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_GP2_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_HW_RESET_CONTROL_0r_ENUM,
    BCM56440_B0_EGR_HW_RESET_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_IM_MTP_INDEXm_ENUM,
    BCM56440_B0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM,
    BCM56440_B0_EGR_ING_PORTm_ENUM,
    BCM56440_B0_EGR_INITBUF_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_INTR0_ENABLEr_ENUM,
    BCM56440_B0_EGR_INTR0_STATUSr_ENUM,
    BCM56440_B0_EGR_INTR1_ENABLEr_ENUM,
    BCM56440_B0_EGR_INTR1_STATUSr_ENUM,
    BCM56440_B0_EGR_IPMCm_ENUM,
    BCM56440_B0_EGR_IPMC_CFG2r_ENUM,
    BCM56440_B0_EGR_IPMC_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_IPMC_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_IP_TUNNELm_ENUM,
    BCM56440_B0_EGR_IP_TUNNEL_IPV6m_ENUM,
    BCM56440_B0_EGR_IP_TUNNEL_MPLSm_ENUM,
    BCM56440_B0_EGR_IP_TUNNEL_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_IP_TUNNEL_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_L1_CLK_RECOVERY_CTRLr_ENUM,
    BCM56440_B0_EGR_L3_INTFm_ENUM,
    BCM56440_B0_EGR_L3_INTF_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_L3_INTF_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_L3_NEXT_HOPm_ENUM,
    BCM56440_B0_EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_L3_TUNNEL_PFM_VIDr_ENUM,
    BCM56440_B0_EGR_LOGIC_TO_PHYS_MAPr_ENUM,
    BCM56440_B0_EGR_LP_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MAC_DA_PROFILEm_ENUM,
    BCM56440_B0_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MAP_MHm_ENUM,
    BCM56440_B0_EGR_MASKm_ENUM,
    BCM56440_B0_EGR_MASK_MODBASEm_ENUM,
    BCM56440_B0_EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EGR_MASK_MODBASE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MASK_MODBASE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MASK_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EGR_MASK_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MASK_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MAX_USED_ENTRIESm_ENUM,
    BCM56440_B0_EGR_MC_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_MC_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_MIM_ETHERTYPEr_ENUM,
    BCM56440_B0_EGR_MIRROR_ENCAP_CONTROLm_ENUM,
    BCM56440_B0_EGR_MIRROR_ENCAP_DATA_1m_ENUM,
    BCM56440_B0_EGR_MIRROR_SELECTr_ENUM,
    BCM56440_B0_EGR_MMU_REQUESTSm_ENUM,
    BCM56440_B0_EGR_MODMAP_CTRLr_ENUM,
    BCM56440_B0_EGR_MOD_MAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MOD_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MOD_MAP_TABLEm_ENUM,
    BCM56440_B0_EGR_MPB_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM,
    BCM56440_B0_EGR_MPLS_EXP_MAPPING_1m_ENUM,
    BCM56440_B0_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MPLS_EXP_MAPPING_2m_ENUM,
    BCM56440_B0_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM,
    BCM56440_B0_EGR_MPLS_PRI_MAPPINGm_ENUM,
    BCM56440_B0_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM,
    BCM56440_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_MTUr_ENUM,
    BCM56440_B0_EGR_OUTER_TPIDr_ENUM,
    BCM56440_B0_EGR_OUTER_TPID_0r_ENUM,
    BCM56440_B0_EGR_OUTER_TPID_1r_ENUM,
    BCM56440_B0_EGR_OUTER_TPID_2r_ENUM,
    BCM56440_B0_EGR_OUTER_TPID_3r_ENUM,
    BCM56440_B0_EGR_PKT_MODS_CONTROLr_ENUM,
    BCM56440_B0_EGR_PORTm_ENUM,
    BCM56440_B0_EGR_PORT_1r_ENUM,
    BCM56440_B0_EGR_PORT_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_PORT_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_PORT_REQUESTSm_ENUM,
    BCM56440_B0_EGR_PRI_CNG_MAPm_ENUM,
    BCM56440_B0_EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_PVLAN_EPORT_CONTROLr_ENUM,
    BCM56440_B0_EGR_PW_INIT_COUNTERSm_ENUM,
    BCM56440_B0_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_Q_BEGINr_ENUM,
    BCM56440_B0_EGR_Q_ENDr_ENUM,
    BCM56440_B0_EGR_RESI_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_SF_SRC_MODID_CHECKr_ENUM,
    BCM56440_B0_EGR_SHAPING_CONTROLr_ENUM,
    BCM56440_B0_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_SYS_RSVD_VIDr_ENUM,
    BCM56440_B0_EGR_TUNNEL_ID_MASKr_ENUM,
    BCM56440_B0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM,
    BCM56440_B0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM,
    BCM56440_B0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM,
    BCM56440_B0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM,
    BCM56440_B0_EGR_VFIm_ENUM,
    BCM56440_B0_EGR_VFI_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_VFI_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_VLANm_ENUM,
    BCM56440_B0_EGR_VLAN_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_VLAN_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_VLAN_CONTROL_3r_ENUM,
    BCM56440_B0_EGR_VLAN_LOGIC_TO_PHYS_MAPr_ENUM,
    BCM56440_B0_EGR_VLAN_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EGR_VLAN_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_VLAN_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_1r_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_2r_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_3r_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_4r_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_DCMr_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_PDAHr_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_PMr_ENUM,
    BCM56440_B0_EGR_VLAN_RAM_CONTROL_STBYr_ENUM,
    BCM56440_B0_EGR_VLAN_STGm_ENUM,
    BCM56440_B0_EGR_VLAN_STG_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_VLAN_STG_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56440_B0_EGR_VLAN_XLATEm_ENUM,
    BCM56440_B0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_EGR_WESP_PROTO_CONTROLr_ENUM,
    BCM56440_B0_EGR_XQ0_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_XQ0_PFC_CONTROLr_ENUM,
    BCM56440_B0_EGR_XQ1_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_XQ1_PFC_CONTROLr_ENUM,
    BCM56440_B0_EGR_XQ2_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_XQ2_PFC_CONTROLr_ENUM,
    BCM56440_B0_EGR_XQ3_BUFFER_STATUS_INTRr_ENUM,
    BCM56440_B0_EGR_XQ3_PFC_CONTROLr_ENUM,
    BCM56440_B0_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_CFGr_ENUM,
    BCM56440_B0_EMC_CI_FULL_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_CSDB_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_ECC_DEBUGr_ENUM,
    BCM56440_B0_EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_ERRB_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_EMC_ERRB_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_ERRORr_ENUM,
    BCM56440_B0_EMC_ERROR_0r_ENUM,
    BCM56440_B0_EMC_ERROR_1r_ENUM,
    BCM56440_B0_EMC_ERROR_2r_ENUM,
    BCM56440_B0_EMC_ERROR_MASK_0r_ENUM,
    BCM56440_B0_EMC_ERROR_MASK_1r_ENUM,
    BCM56440_B0_EMC_ERROR_MASK_2r_ENUM,
    BCM56440_B0_EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_EWRB_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_EMC_EWRB_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_FREE_POOL_SIZESr_ENUM,
    BCM56440_B0_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_IRRB_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_EMC_IRRB_THRESHOLDSr_ENUM,
    BCM56440_B0_EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_IWRB_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_EMC_IWRB_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_IWRB_SIZEr_ENUM,
    BCM56440_B0_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56440_B0_EMC_RFCQ_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_RSFP_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_SWAT_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_TO_CI2_RD_REQ_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_TO_CI2_WR_REQ_COUNT_DEBUGr_ENUM,
    BCM56440_B0_EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WCMT_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WLCT_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_WTFP_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56440_B0_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56440_B0_EMC_WTOQ_MEM_DEBUGr_ENUM,
    BCM56440_B0_EMIRROR_CONTROLm_ENUM,
    BCM56440_B0_EMIRROR_CONTROL1m_ENUM,
    BCM56440_B0_EMIRROR_CONTROL1_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL2m_ENUM,
    BCM56440_B0_EMIRROR_CONTROL2_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL2_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL2_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL3m_ENUM,
    BCM56440_B0_EMIRROR_CONTROL3_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL3_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL3_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL_PARITY_CONTROLr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_EMIRROR_CONTROL_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_EM_MTP_INDEXm_ENUM,
    BCM56440_B0_EPC_LINK_BMAPm_ENUM,
    BCM56440_B0_EP_NUM_NORM_CELLS_RECVDr_ENUM,
    BCM56440_B0_EP_NUM_NORM_PKTS_DROPPEDr_ENUM,
    BCM56440_B0_EP_NUM_NORM_PKTS_RECVDr_ENUM,
    BCM56440_B0_EP_NUM_UNMOD_CELLS_RECVDr_ENUM,
    BCM56440_B0_EP_NUM_UNMOD_PKTS_DROPPEDr_ENUM,
    BCM56440_B0_EP_NUM_UNMOD_PKTS_RECVDr_ENUM,
    BCM56440_B0_ERROR_CCM_DEFECT_STATUSr_ENUM,
    BCM56440_B0_ES_LL_FC_CONFIGr_ENUM,
    BCM56440_B0_EXTADDRr_ENUM,
    BCM56440_B0_EXT_BUFFER_POOL_CONG_STATEr_ENUM,
    BCM56440_B0_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56440_B0_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56440_B0_FLUSH_CONTROLr_ENUM,
    BCM56440_B0_FPALCFG_CID_0r_ENUM,
    BCM56440_B0_FPALCFG_CID_1r_ENUM,
    BCM56440_B0_FPALCFG_CID_10r_ENUM,
    BCM56440_B0_FPALCFG_CID_11r_ENUM,
    BCM56440_B0_FPALCFG_CID_12r_ENUM,
    BCM56440_B0_FPALCFG_CID_13r_ENUM,
    BCM56440_B0_FPALCFG_CID_14r_ENUM,
    BCM56440_B0_FPALCFG_CID_15r_ENUM,
    BCM56440_B0_FPALCFG_CID_2r_ENUM,
    BCM56440_B0_FPALCFG_CID_3r_ENUM,
    BCM56440_B0_FPALCFG_CID_4r_ENUM,
    BCM56440_B0_FPALCFG_CID_5r_ENUM,
    BCM56440_B0_FPALCFG_CID_6r_ENUM,
    BCM56440_B0_FPALCFG_CID_7r_ENUM,
    BCM56440_B0_FPALCFG_CID_8r_ENUM,
    BCM56440_B0_FPALCFG_CID_9r_ENUM,
    BCM56440_B0_FPCFG_CID_0r_ENUM,
    BCM56440_B0_FPCFG_CID_1r_ENUM,
    BCM56440_B0_FPCFG_CID_10r_ENUM,
    BCM56440_B0_FPCFG_CID_11r_ENUM,
    BCM56440_B0_FPCFG_CID_12r_ENUM,
    BCM56440_B0_FPCFG_CID_13r_ENUM,
    BCM56440_B0_FPCFG_CID_14r_ENUM,
    BCM56440_B0_FPCFG_CID_15r_ENUM,
    BCM56440_B0_FPCFG_CID_2r_ENUM,
    BCM56440_B0_FPCFG_CID_3r_ENUM,
    BCM56440_B0_FPCFG_CID_4r_ENUM,
    BCM56440_B0_FPCFG_CID_5r_ENUM,
    BCM56440_B0_FPCFG_CID_6r_ENUM,
    BCM56440_B0_FPCFG_CID_7r_ENUM,
    BCM56440_B0_FPCFG_CID_8r_ENUM,
    BCM56440_B0_FPCFG_CID_9r_ENUM,
    BCM56440_B0_FPCRCEC_CID_0r_ENUM,
    BCM56440_B0_FPCRCEC_CID_1r_ENUM,
    BCM56440_B0_FPCRCEC_CID_10r_ENUM,
    BCM56440_B0_FPCRCEC_CID_11r_ENUM,
    BCM56440_B0_FPCRCEC_CID_12r_ENUM,
    BCM56440_B0_FPCRCEC_CID_13r_ENUM,
    BCM56440_B0_FPCRCEC_CID_14r_ENUM,
    BCM56440_B0_FPCRCEC_CID_15r_ENUM,
    BCM56440_B0_FPCRCEC_CID_2r_ENUM,
    BCM56440_B0_FPCRCEC_CID_3r_ENUM,
    BCM56440_B0_FPCRCEC_CID_4r_ENUM,
    BCM56440_B0_FPCRCEC_CID_5r_ENUM,
    BCM56440_B0_FPCRCEC_CID_6r_ENUM,
    BCM56440_B0_FPCRCEC_CID_7r_ENUM,
    BCM56440_B0_FPCRCEC_CID_8r_ENUM,
    BCM56440_B0_FPCRCEC_CID_9r_ENUM,
    BCM56440_B0_FPDLCFG_CID_0r_ENUM,
    BCM56440_B0_FPDLCFG_CID_1r_ENUM,
    BCM56440_B0_FPDLCFG_CID_10r_ENUM,
    BCM56440_B0_FPDLCFG_CID_11r_ENUM,
    BCM56440_B0_FPDLCFG_CID_12r_ENUM,
    BCM56440_B0_FPDLCFG_CID_13r_ENUM,
    BCM56440_B0_FPDLCFG_CID_14r_ENUM,
    BCM56440_B0_FPDLCFG_CID_15r_ENUM,
    BCM56440_B0_FPDLCFG_CID_2r_ENUM,
    BCM56440_B0_FPDLCFG_CID_3r_ENUM,
    BCM56440_B0_FPDLCFG_CID_4r_ENUM,
    BCM56440_B0_FPDLCFG_CID_5r_ENUM,
    BCM56440_B0_FPDLCFG_CID_6r_ENUM,
    BCM56440_B0_FPDLCFG_CID_7r_ENUM,
    BCM56440_B0_FPDLCFG_CID_8r_ENUM,
    BCM56440_B0_FPDLCFG_CID_9r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_0r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_1r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_10r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_11r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_12r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_13r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_14r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_15r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_2r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_3r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_4r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_5r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_6r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_7r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_8r_ENUM,
    BCM56440_B0_FPDLSTAT_CID_9r_ENUM,
    BCM56440_B0_FPEBEC_CID_0r_ENUM,
    BCM56440_B0_FPEBEC_CID_1r_ENUM,
    BCM56440_B0_FPEBEC_CID_10r_ENUM,
    BCM56440_B0_FPEBEC_CID_11r_ENUM,
    BCM56440_B0_FPEBEC_CID_12r_ENUM,
    BCM56440_B0_FPEBEC_CID_13r_ENUM,
    BCM56440_B0_FPEBEC_CID_14r_ENUM,
    BCM56440_B0_FPEBEC_CID_15r_ENUM,
    BCM56440_B0_FPEBEC_CID_2r_ENUM,
    BCM56440_B0_FPEBEC_CID_3r_ENUM,
    BCM56440_B0_FPEBEC_CID_4r_ENUM,
    BCM56440_B0_FPEBEC_CID_5r_ENUM,
    BCM56440_B0_FPEBEC_CID_6r_ENUM,
    BCM56440_B0_FPEBEC_CID_7r_ENUM,
    BCM56440_B0_FPEBEC_CID_8r_ENUM,
    BCM56440_B0_FPEBEC_CID_9r_ENUM,
    BCM56440_B0_FPFAESLC_CID_0r_ENUM,
    BCM56440_B0_FPFAESLC_CID_1r_ENUM,
    BCM56440_B0_FPFAESLC_CID_10r_ENUM,
    BCM56440_B0_FPFAESLC_CID_11r_ENUM,
    BCM56440_B0_FPFAESLC_CID_12r_ENUM,
    BCM56440_B0_FPFAESLC_CID_13r_ENUM,
    BCM56440_B0_FPFAESLC_CID_14r_ENUM,
    BCM56440_B0_FPFAESLC_CID_15r_ENUM,
    BCM56440_B0_FPFAESLC_CID_2r_ENUM,
    BCM56440_B0_FPFAESLC_CID_3r_ENUM,
    BCM56440_B0_FPFAESLC_CID_4r_ENUM,
    BCM56440_B0_FPFAESLC_CID_5r_ENUM,
    BCM56440_B0_FPFAESLC_CID_6r_ENUM,
    BCM56440_B0_FPFAESLC_CID_7r_ENUM,
    BCM56440_B0_FPFAESLC_CID_8r_ENUM,
    BCM56440_B0_FPFAESLC_CID_9r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_0r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_1r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_10r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_11r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_12r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_13r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_14r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_15r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_2r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_3r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_4r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_5r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_6r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_7r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_8r_ENUM,
    BCM56440_B0_FPHDLCTL_CID_9r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_0r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_1r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_10r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_11r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_12r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_13r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_14r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_15r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_2r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_3r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_4r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_5r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_6r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_7r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_8r_ENUM,
    BCM56440_B0_FPHDLRXD_CID_9r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_0r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_1r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_10r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_11r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_12r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_13r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_14r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_15r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_2r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_3r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_4r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_5r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_6r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_7r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_8r_ENUM,
    BCM56440_B0_FPHDLTXD_CID_9r_ENUM,
    BCM56440_B0_FPINTE1_CID_0r_ENUM,
    BCM56440_B0_FPINTE1_CID_1r_ENUM,
    BCM56440_B0_FPINTE1_CID_10r_ENUM,
    BCM56440_B0_FPINTE1_CID_11r_ENUM,
    BCM56440_B0_FPINTE1_CID_12r_ENUM,
    BCM56440_B0_FPINTE1_CID_13r_ENUM,
    BCM56440_B0_FPINTE1_CID_14r_ENUM,
    BCM56440_B0_FPINTE1_CID_15r_ENUM,
    BCM56440_B0_FPINTE1_CID_2r_ENUM,
    BCM56440_B0_FPINTE1_CID_3r_ENUM,
    BCM56440_B0_FPINTE1_CID_4r_ENUM,
    BCM56440_B0_FPINTE1_CID_5r_ENUM,
    BCM56440_B0_FPINTE1_CID_6r_ENUM,
    BCM56440_B0_FPINTE1_CID_7r_ENUM,
    BCM56440_B0_FPINTE1_CID_8r_ENUM,
    BCM56440_B0_FPINTE1_CID_9r_ENUM,
    BCM56440_B0_FPINTS1_CID_0r_ENUM,
    BCM56440_B0_FPINTS1_CID_1r_ENUM,
    BCM56440_B0_FPINTS1_CID_10r_ENUM,
    BCM56440_B0_FPINTS1_CID_11r_ENUM,
    BCM56440_B0_FPINTS1_CID_12r_ENUM,
    BCM56440_B0_FPINTS1_CID_13r_ENUM,
    BCM56440_B0_FPINTS1_CID_14r_ENUM,
    BCM56440_B0_FPINTS1_CID_15r_ENUM,
    BCM56440_B0_FPINTS1_CID_2r_ENUM,
    BCM56440_B0_FPINTS1_CID_3r_ENUM,
    BCM56440_B0_FPINTS1_CID_4r_ENUM,
    BCM56440_B0_FPINTS1_CID_5r_ENUM,
    BCM56440_B0_FPINTS1_CID_6r_ENUM,
    BCM56440_B0_FPINTS1_CID_7r_ENUM,
    BCM56440_B0_FPINTS1_CID_8r_ENUM,
    BCM56440_B0_FPINTS1_CID_9r_ENUM,
    BCM56440_B0_FPINTS2_CID_0r_ENUM,
    BCM56440_B0_FPINTS2_CID_1r_ENUM,
    BCM56440_B0_FPINTS2_CID_10r_ENUM,
    BCM56440_B0_FPINTS2_CID_11r_ENUM,
    BCM56440_B0_FPINTS2_CID_12r_ENUM,
    BCM56440_B0_FPINTS2_CID_13r_ENUM,
    BCM56440_B0_FPINTS2_CID_14r_ENUM,
    BCM56440_B0_FPINTS2_CID_15r_ENUM,
    BCM56440_B0_FPINTS2_CID_2r_ENUM,
    BCM56440_B0_FPINTS2_CID_3r_ENUM,
    BCM56440_B0_FPINTS2_CID_4r_ENUM,
    BCM56440_B0_FPINTS2_CID_5r_ENUM,
    BCM56440_B0_FPINTS2_CID_6r_ENUM,
    BCM56440_B0_FPINTS2_CID_7r_ENUM,
    BCM56440_B0_FPINTS2_CID_8r_ENUM,
    BCM56440_B0_FPINTS2_CID_9r_ENUM,
    BCM56440_B0_FPLCVEC_CID_0r_ENUM,
    BCM56440_B0_FPLCVEC_CID_1r_ENUM,
    BCM56440_B0_FPLCVEC_CID_10r_ENUM,
    BCM56440_B0_FPLCVEC_CID_11r_ENUM,
    BCM56440_B0_FPLCVEC_CID_12r_ENUM,
    BCM56440_B0_FPLCVEC_CID_13r_ENUM,
    BCM56440_B0_FPLCVEC_CID_14r_ENUM,
    BCM56440_B0_FPLCVEC_CID_15r_ENUM,
    BCM56440_B0_FPLCVEC_CID_2r_ENUM,
    BCM56440_B0_FPLCVEC_CID_3r_ENUM,
    BCM56440_B0_FPLCVEC_CID_4r_ENUM,
    BCM56440_B0_FPLCVEC_CID_5r_ENUM,
    BCM56440_B0_FPLCVEC_CID_6r_ENUM,
    BCM56440_B0_FPLCVEC_CID_7r_ENUM,
    BCM56440_B0_FPLCVEC_CID_8r_ENUM,
    BCM56440_B0_FPLCVEC_CID_9r_ENUM,
    BCM56440_B0_FPMTSLP_CID_0r_ENUM,
    BCM56440_B0_FPMTSLP_CID_1r_ENUM,
    BCM56440_B0_FPMTSLP_CID_10r_ENUM,
    BCM56440_B0_FPMTSLP_CID_11r_ENUM,
    BCM56440_B0_FPMTSLP_CID_12r_ENUM,
    BCM56440_B0_FPMTSLP_CID_13r_ENUM,
    BCM56440_B0_FPMTSLP_CID_14r_ENUM,
    BCM56440_B0_FPMTSLP_CID_15r_ENUM,
    BCM56440_B0_FPMTSLP_CID_2r_ENUM,
    BCM56440_B0_FPMTSLP_CID_3r_ENUM,
    BCM56440_B0_FPMTSLP_CID_4r_ENUM,
    BCM56440_B0_FPMTSLP_CID_5r_ENUM,
    BCM56440_B0_FPMTSLP_CID_6r_ENUM,
    BCM56440_B0_FPMTSLP_CID_7r_ENUM,
    BCM56440_B0_FPMTSLP_CID_8r_ENUM,
    BCM56440_B0_FPMTSLP_CID_9r_ENUM,
    BCM56440_B0_FPRBCFG1r_ENUM,
    BCM56440_B0_FPRBCFG2r_ENUM,
    BCM56440_B0_FPRHFD_CID_0r_ENUM,
    BCM56440_B0_FPRHFD_CID_1r_ENUM,
    BCM56440_B0_FPRHFD_CID_10r_ENUM,
    BCM56440_B0_FPRHFD_CID_11r_ENUM,
    BCM56440_B0_FPRHFD_CID_12r_ENUM,
    BCM56440_B0_FPRHFD_CID_13r_ENUM,
    BCM56440_B0_FPRHFD_CID_14r_ENUM,
    BCM56440_B0_FPRHFD_CID_15r_ENUM,
    BCM56440_B0_FPRHFD_CID_2r_ENUM,
    BCM56440_B0_FPRHFD_CID_3r_ENUM,
    BCM56440_B0_FPRHFD_CID_4r_ENUM,
    BCM56440_B0_FPRHFD_CID_5r_ENUM,
    BCM56440_B0_FPRHFD_CID_6r_ENUM,
    BCM56440_B0_FPRHFD_CID_7r_ENUM,
    BCM56440_B0_FPRHFD_CID_8r_ENUM,
    BCM56440_B0_FPRHFD_CID_9r_ENUM,
    BCM56440_B0_FPRSBRP_CID_0r_ENUM,
    BCM56440_B0_FPRSBRP_CID_1r_ENUM,
    BCM56440_B0_FPRSBRP_CID_10r_ENUM,
    BCM56440_B0_FPRSBRP_CID_11r_ENUM,
    BCM56440_B0_FPRSBRP_CID_12r_ENUM,
    BCM56440_B0_FPRSBRP_CID_13r_ENUM,
    BCM56440_B0_FPRSBRP_CID_14r_ENUM,
    BCM56440_B0_FPRSBRP_CID_15r_ENUM,
    BCM56440_B0_FPRSBRP_CID_2r_ENUM,
    BCM56440_B0_FPRSBRP_CID_3r_ENUM,
    BCM56440_B0_FPRSBRP_CID_4r_ENUM,
    BCM56440_B0_FPRSBRP_CID_5r_ENUM,
    BCM56440_B0_FPRSBRP_CID_6r_ENUM,
    BCM56440_B0_FPRSBRP_CID_7r_ENUM,
    BCM56440_B0_FPRSBRP_CID_8r_ENUM,
    BCM56440_B0_FPRSBRP_CID_9r_ENUM,
    BCM56440_B0_FPRSBWP_CID_0r_ENUM,
    BCM56440_B0_FPRSBWP_CID_1r_ENUM,
    BCM56440_B0_FPRSBWP_CID_10r_ENUM,
    BCM56440_B0_FPRSBWP_CID_11r_ENUM,
    BCM56440_B0_FPRSBWP_CID_12r_ENUM,
    BCM56440_B0_FPRSBWP_CID_13r_ENUM,
    BCM56440_B0_FPRSBWP_CID_14r_ENUM,
    BCM56440_B0_FPRSBWP_CID_15r_ENUM,
    BCM56440_B0_FPRSBWP_CID_2r_ENUM,
    BCM56440_B0_FPRSBWP_CID_3r_ENUM,
    BCM56440_B0_FPRSBWP_CID_4r_ENUM,
    BCM56440_B0_FPRSBWP_CID_5r_ENUM,
    BCM56440_B0_FPRSBWP_CID_6r_ENUM,
    BCM56440_B0_FPRSBWP_CID_7r_ENUM,
    BCM56440_B0_FPRSBWP_CID_8r_ENUM,
    BCM56440_B0_FPRSBWP_CID_9r_ENUM,
    BCM56440_B0_FPRSIG1_CID_0r_ENUM,
    BCM56440_B0_FPRSIG1_CID_1r_ENUM,
    BCM56440_B0_FPRSIG1_CID_10r_ENUM,
    BCM56440_B0_FPRSIG1_CID_11r_ENUM,
    BCM56440_B0_FPRSIG1_CID_12r_ENUM,
    BCM56440_B0_FPRSIG1_CID_13r_ENUM,
    BCM56440_B0_FPRSIG1_CID_14r_ENUM,
    BCM56440_B0_FPRSIG1_CID_15r_ENUM,
    BCM56440_B0_FPRSIG1_CID_2r_ENUM,
    BCM56440_B0_FPRSIG1_CID_3r_ENUM,
    BCM56440_B0_FPRSIG1_CID_4r_ENUM,
    BCM56440_B0_FPRSIG1_CID_5r_ENUM,
    BCM56440_B0_FPRSIG1_CID_6r_ENUM,
    BCM56440_B0_FPRSIG1_CID_7r_ENUM,
    BCM56440_B0_FPRSIG1_CID_8r_ENUM,
    BCM56440_B0_FPRSIG1_CID_9r_ENUM,
    BCM56440_B0_FPRSIG2_CID_0r_ENUM,
    BCM56440_B0_FPRSIG2_CID_1r_ENUM,
    BCM56440_B0_FPRSIG2_CID_10r_ENUM,
    BCM56440_B0_FPRSIG2_CID_11r_ENUM,
    BCM56440_B0_FPRSIG2_CID_12r_ENUM,
    BCM56440_B0_FPRSIG2_CID_13r_ENUM,
    BCM56440_B0_FPRSIG2_CID_14r_ENUM,
    BCM56440_B0_FPRSIG2_CID_15r_ENUM,
    BCM56440_B0_FPRSIG2_CID_2r_ENUM,
    BCM56440_B0_FPRSIG2_CID_3r_ENUM,
    BCM56440_B0_FPRSIG2_CID_4r_ENUM,
    BCM56440_B0_FPRSIG2_CID_5r_ENUM,
    BCM56440_B0_FPRSIG2_CID_6r_ENUM,
    BCM56440_B0_FPRSIG2_CID_7r_ENUM,
    BCM56440_B0_FPRSIG2_CID_8r_ENUM,
    BCM56440_B0_FPRSIG2_CID_9r_ENUM,
    BCM56440_B0_FPRSIG3_CID_0r_ENUM,
    BCM56440_B0_FPRSIG3_CID_1r_ENUM,
    BCM56440_B0_FPRSIG3_CID_10r_ENUM,
    BCM56440_B0_FPRSIG3_CID_11r_ENUM,
    BCM56440_B0_FPRSIG3_CID_12r_ENUM,
    BCM56440_B0_FPRSIG3_CID_13r_ENUM,
    BCM56440_B0_FPRSIG3_CID_14r_ENUM,
    BCM56440_B0_FPRSIG3_CID_15r_ENUM,
    BCM56440_B0_FPRSIG3_CID_2r_ENUM,
    BCM56440_B0_FPRSIG3_CID_3r_ENUM,
    BCM56440_B0_FPRSIG3_CID_4r_ENUM,
    BCM56440_B0_FPRSIG3_CID_5r_ENUM,
    BCM56440_B0_FPRSIG3_CID_6r_ENUM,
    BCM56440_B0_FPRSIG3_CID_7r_ENUM,
    BCM56440_B0_FPRSIG3_CID_8r_ENUM,
    BCM56440_B0_FPRSIG3_CID_9r_ENUM,
    BCM56440_B0_FPRSIG4_CID_0r_ENUM,
    BCM56440_B0_FPRSIG4_CID_1r_ENUM,
    BCM56440_B0_FPRSIG4_CID_10r_ENUM,
    BCM56440_B0_FPRSIG4_CID_11r_ENUM,
    BCM56440_B0_FPRSIG4_CID_12r_ENUM,
    BCM56440_B0_FPRSIG4_CID_13r_ENUM,
    BCM56440_B0_FPRSIG4_CID_14r_ENUM,
    BCM56440_B0_FPRSIG4_CID_15r_ENUM,
    BCM56440_B0_FPRSIG4_CID_2r_ENUM,
    BCM56440_B0_FPRSIG4_CID_3r_ENUM,
    BCM56440_B0_FPRSIG4_CID_4r_ENUM,
    BCM56440_B0_FPRSIG4_CID_5r_ENUM,
    BCM56440_B0_FPRSIG4_CID_6r_ENUM,
    BCM56440_B0_FPRSIG4_CID_7r_ENUM,
    BCM56440_B0_FPRSIG4_CID_8r_ENUM,
    BCM56440_B0_FPRSIG4_CID_9r_ENUM,
    BCM56440_B0_FPRSIG5_CID_0r_ENUM,
    BCM56440_B0_FPRSIG5_CID_1r_ENUM,
    BCM56440_B0_FPRSIG5_CID_10r_ENUM,
    BCM56440_B0_FPRSIG5_CID_11r_ENUM,
    BCM56440_B0_FPRSIG5_CID_12r_ENUM,
    BCM56440_B0_FPRSIG5_CID_13r_ENUM,
    BCM56440_B0_FPRSIG5_CID_14r_ENUM,
    BCM56440_B0_FPRSIG5_CID_15r_ENUM,
    BCM56440_B0_FPRSIG5_CID_2r_ENUM,
    BCM56440_B0_FPRSIG5_CID_3r_ENUM,
    BCM56440_B0_FPRSIG5_CID_4r_ENUM,
    BCM56440_B0_FPRSIG5_CID_5r_ENUM,
    BCM56440_B0_FPRSIG5_CID_6r_ENUM,
    BCM56440_B0_FPRSIG5_CID_7r_ENUM,
    BCM56440_B0_FPRSIG5_CID_8r_ENUM,
    BCM56440_B0_FPRSIG5_CID_9r_ENUM,
    BCM56440_B0_FPRSIG6_CID_0r_ENUM,
    BCM56440_B0_FPRSIG6_CID_1r_ENUM,
    BCM56440_B0_FPRSIG6_CID_10r_ENUM,
    BCM56440_B0_FPRSIG6_CID_11r_ENUM,
    BCM56440_B0_FPRSIG6_CID_12r_ENUM,
    BCM56440_B0_FPRSIG6_CID_13r_ENUM,
    BCM56440_B0_FPRSIG6_CID_14r_ENUM,
    BCM56440_B0_FPRSIG6_CID_15r_ENUM,
    BCM56440_B0_FPRSIG6_CID_2r_ENUM,
    BCM56440_B0_FPRSIG6_CID_3r_ENUM,
    BCM56440_B0_FPRSIG6_CID_4r_ENUM,
    BCM56440_B0_FPRSIG6_CID_5r_ENUM,
    BCM56440_B0_FPRSIG6_CID_6r_ENUM,
    BCM56440_B0_FPRSIG6_CID_7r_ENUM,
    BCM56440_B0_FPRSIG6_CID_8r_ENUM,
    BCM56440_B0_FPRSIG6_CID_9r_ENUM,
    BCM56440_B0_FPRSIG7_CID_0r_ENUM,
    BCM56440_B0_FPRSIG7_CID_1r_ENUM,
    BCM56440_B0_FPRSIG7_CID_10r_ENUM,
    BCM56440_B0_FPRSIG7_CID_11r_ENUM,
    BCM56440_B0_FPRSIG7_CID_12r_ENUM,
    BCM56440_B0_FPRSIG7_CID_13r_ENUM,
    BCM56440_B0_FPRSIG7_CID_14r_ENUM,
    BCM56440_B0_FPRSIG7_CID_15r_ENUM,
    BCM56440_B0_FPRSIG7_CID_2r_ENUM,
    BCM56440_B0_FPRSIG7_CID_3r_ENUM,
    BCM56440_B0_FPRSIG7_CID_4r_ENUM,
    BCM56440_B0_FPRSIG7_CID_5r_ENUM,
    BCM56440_B0_FPRSIG7_CID_6r_ENUM,
    BCM56440_B0_FPRSIG7_CID_7r_ENUM,
    BCM56440_B0_FPRSIG7_CID_8r_ENUM,
    BCM56440_B0_FPRSIG7_CID_9r_ENUM,
    BCM56440_B0_FPRSIG8_CID_0r_ENUM,
    BCM56440_B0_FPRSIG8_CID_1r_ENUM,
    BCM56440_B0_FPRSIG8_CID_10r_ENUM,
    BCM56440_B0_FPRSIG8_CID_11r_ENUM,
    BCM56440_B0_FPRSIG8_CID_12r_ENUM,
    BCM56440_B0_FPRSIG8_CID_13r_ENUM,
    BCM56440_B0_FPRSIG8_CID_14r_ENUM,
    BCM56440_B0_FPRSIG8_CID_15r_ENUM,
    BCM56440_B0_FPRSIG8_CID_2r_ENUM,
    BCM56440_B0_FPRSIG8_CID_3r_ENUM,
    BCM56440_B0_FPRSIG8_CID_4r_ENUM,
    BCM56440_B0_FPRSIG8_CID_5r_ENUM,
    BCM56440_B0_FPRSIG8_CID_6r_ENUM,
    BCM56440_B0_FPRSIG8_CID_7r_ENUM,
    BCM56440_B0_FPRSIG8_CID_8r_ENUM,
    BCM56440_B0_FPRSIG8_CID_9r_ENUM,
    BCM56440_B0_FPRXNB1_CID_0r_ENUM,
    BCM56440_B0_FPRXNB1_CID_1r_ENUM,
    BCM56440_B0_FPRXNB1_CID_10r_ENUM,
    BCM56440_B0_FPRXNB1_CID_11r_ENUM,
    BCM56440_B0_FPRXNB1_CID_12r_ENUM,
    BCM56440_B0_FPRXNB1_CID_13r_ENUM,
    BCM56440_B0_FPRXNB1_CID_14r_ENUM,
    BCM56440_B0_FPRXNB1_CID_15r_ENUM,
    BCM56440_B0_FPRXNB1_CID_2r_ENUM,
    BCM56440_B0_FPRXNB1_CID_3r_ENUM,
    BCM56440_B0_FPRXNB1_CID_4r_ENUM,
    BCM56440_B0_FPRXNB1_CID_5r_ENUM,
    BCM56440_B0_FPRXNB1_CID_6r_ENUM,
    BCM56440_B0_FPRXNB1_CID_7r_ENUM,
    BCM56440_B0_FPRXNB1_CID_8r_ENUM,
    BCM56440_B0_FPRXNB1_CID_9r_ENUM,
    BCM56440_B0_FPRXNB2_CID_0r_ENUM,
    BCM56440_B0_FPRXNB2_CID_1r_ENUM,
    BCM56440_B0_FPRXNB2_CID_10r_ENUM,
    BCM56440_B0_FPRXNB2_CID_11r_ENUM,
    BCM56440_B0_FPRXNB2_CID_12r_ENUM,
    BCM56440_B0_FPRXNB2_CID_13r_ENUM,
    BCM56440_B0_FPRXNB2_CID_14r_ENUM,
    BCM56440_B0_FPRXNB2_CID_15r_ENUM,
    BCM56440_B0_FPRXNB2_CID_2r_ENUM,
    BCM56440_B0_FPRXNB2_CID_3r_ENUM,
    BCM56440_B0_FPRXNB2_CID_4r_ENUM,
    BCM56440_B0_FPRXNB2_CID_5r_ENUM,
    BCM56440_B0_FPRXNB2_CID_6r_ENUM,
    BCM56440_B0_FPRXNB2_CID_7r_ENUM,
    BCM56440_B0_FPRXNB2_CID_8r_ENUM,
    BCM56440_B0_FPRXNB2_CID_9r_ENUM,
    BCM56440_B0_FPRXNB3_CID_0r_ENUM,
    BCM56440_B0_FPRXNB3_CID_1r_ENUM,
    BCM56440_B0_FPRXNB3_CID_10r_ENUM,
    BCM56440_B0_FPRXNB3_CID_11r_ENUM,
    BCM56440_B0_FPRXNB3_CID_12r_ENUM,
    BCM56440_B0_FPRXNB3_CID_13r_ENUM,
    BCM56440_B0_FPRXNB3_CID_14r_ENUM,
    BCM56440_B0_FPRXNB3_CID_15r_ENUM,
    BCM56440_B0_FPRXNB3_CID_2r_ENUM,
    BCM56440_B0_FPRXNB3_CID_3r_ENUM,
    BCM56440_B0_FPRXNB3_CID_4r_ENUM,
    BCM56440_B0_FPRXNB3_CID_5r_ENUM,
    BCM56440_B0_FPRXNB3_CID_6r_ENUM,
    BCM56440_B0_FPRXNB3_CID_7r_ENUM,
    BCM56440_B0_FPRXNB3_CID_8r_ENUM,
    BCM56440_B0_FPRXNB3_CID_9r_ENUM,
    BCM56440_B0_FPSEFC_CID_0r_ENUM,
    BCM56440_B0_FPSEFC_CID_1r_ENUM,
    BCM56440_B0_FPSEFC_CID_10r_ENUM,
    BCM56440_B0_FPSEFC_CID_11r_ENUM,
    BCM56440_B0_FPSEFC_CID_12r_ENUM,
    BCM56440_B0_FPSEFC_CID_13r_ENUM,
    BCM56440_B0_FPSEFC_CID_14r_ENUM,
    BCM56440_B0_FPSEFC_CID_15r_ENUM,
    BCM56440_B0_FPSEFC_CID_2r_ENUM,
    BCM56440_B0_FPSEFC_CID_3r_ENUM,
    BCM56440_B0_FPSEFC_CID_4r_ENUM,
    BCM56440_B0_FPSEFC_CID_5r_ENUM,
    BCM56440_B0_FPSEFC_CID_6r_ENUM,
    BCM56440_B0_FPSEFC_CID_7r_ENUM,
    BCM56440_B0_FPSEFC_CID_8r_ENUM,
    BCM56440_B0_FPSEFC_CID_9r_ENUM,
    BCM56440_B0_FPSTAT1_CID_0r_ENUM,
    BCM56440_B0_FPSTAT1_CID_1r_ENUM,
    BCM56440_B0_FPSTAT1_CID_10r_ENUM,
    BCM56440_B0_FPSTAT1_CID_11r_ENUM,
    BCM56440_B0_FPSTAT1_CID_12r_ENUM,
    BCM56440_B0_FPSTAT1_CID_13r_ENUM,
    BCM56440_B0_FPSTAT1_CID_14r_ENUM,
    BCM56440_B0_FPSTAT1_CID_15r_ENUM,
    BCM56440_B0_FPSTAT1_CID_2r_ENUM,
    BCM56440_B0_FPSTAT1_CID_3r_ENUM,
    BCM56440_B0_FPSTAT1_CID_4r_ENUM,
    BCM56440_B0_FPSTAT1_CID_5r_ENUM,
    BCM56440_B0_FPSTAT1_CID_6r_ENUM,
    BCM56440_B0_FPSTAT1_CID_7r_ENUM,
    BCM56440_B0_FPSTAT1_CID_8r_ENUM,
    BCM56440_B0_FPSTAT1_CID_9r_ENUM,
    BCM56440_B0_FPSTAT2_CID_0r_ENUM,
    BCM56440_B0_FPSTAT2_CID_1r_ENUM,
    BCM56440_B0_FPSTAT2_CID_10r_ENUM,
    BCM56440_B0_FPSTAT2_CID_11r_ENUM,
    BCM56440_B0_FPSTAT2_CID_12r_ENUM,
    BCM56440_B0_FPSTAT2_CID_13r_ENUM,
    BCM56440_B0_FPSTAT2_CID_14r_ENUM,
    BCM56440_B0_FPSTAT2_CID_15r_ENUM,
    BCM56440_B0_FPSTAT2_CID_2r_ENUM,
    BCM56440_B0_FPSTAT2_CID_3r_ENUM,
    BCM56440_B0_FPSTAT2_CID_4r_ENUM,
    BCM56440_B0_FPSTAT2_CID_5r_ENUM,
    BCM56440_B0_FPSTAT2_CID_6r_ENUM,
    BCM56440_B0_FPSTAT2_CID_7r_ENUM,
    BCM56440_B0_FPSTAT2_CID_8r_ENUM,
    BCM56440_B0_FPSTAT2_CID_9r_ENUM,
    BCM56440_B0_FPTSBRP_CID_0r_ENUM,
    BCM56440_B0_FPTSBRP_CID_1r_ENUM,
    BCM56440_B0_FPTSBRP_CID_10r_ENUM,
    BCM56440_B0_FPTSBRP_CID_11r_ENUM,
    BCM56440_B0_FPTSBRP_CID_12r_ENUM,
    BCM56440_B0_FPTSBRP_CID_13r_ENUM,
    BCM56440_B0_FPTSBRP_CID_14r_ENUM,
    BCM56440_B0_FPTSBRP_CID_15r_ENUM,
    BCM56440_B0_FPTSBRP_CID_2r_ENUM,
    BCM56440_B0_FPTSBRP_CID_3r_ENUM,
    BCM56440_B0_FPTSBRP_CID_4r_ENUM,
    BCM56440_B0_FPTSBRP_CID_5r_ENUM,
    BCM56440_B0_FPTSBRP_CID_6r_ENUM,
    BCM56440_B0_FPTSBRP_CID_7r_ENUM,
    BCM56440_B0_FPTSBRP_CID_8r_ENUM,
    BCM56440_B0_FPTSBRP_CID_9r_ENUM,
    BCM56440_B0_FPTSBWP_CID_0r_ENUM,
    BCM56440_B0_FPTSBWP_CID_1r_ENUM,
    BCM56440_B0_FPTSBWP_CID_10r_ENUM,
    BCM56440_B0_FPTSBWP_CID_11r_ENUM,
    BCM56440_B0_FPTSBWP_CID_12r_ENUM,
    BCM56440_B0_FPTSBWP_CID_13r_ENUM,
    BCM56440_B0_FPTSBWP_CID_14r_ENUM,
    BCM56440_B0_FPTSBWP_CID_15r_ENUM,
    BCM56440_B0_FPTSBWP_CID_2r_ENUM,
    BCM56440_B0_FPTSBWP_CID_3r_ENUM,
    BCM56440_B0_FPTSBWP_CID_4r_ENUM,
    BCM56440_B0_FPTSBWP_CID_5r_ENUM,
    BCM56440_B0_FPTSBWP_CID_6r_ENUM,
    BCM56440_B0_FPTSBWP_CID_7r_ENUM,
    BCM56440_B0_FPTSBWP_CID_8r_ENUM,
    BCM56440_B0_FPTSBWP_CID_9r_ENUM,
    BCM56440_B0_FPTSIG1_CID_0r_ENUM,
    BCM56440_B0_FPTSIG1_CID_1r_ENUM,
    BCM56440_B0_FPTSIG1_CID_10r_ENUM,
    BCM56440_B0_FPTSIG1_CID_11r_ENUM,
    BCM56440_B0_FPTSIG1_CID_12r_ENUM,
    BCM56440_B0_FPTSIG1_CID_13r_ENUM,
    BCM56440_B0_FPTSIG1_CID_14r_ENUM,
    BCM56440_B0_FPTSIG1_CID_15r_ENUM,
    BCM56440_B0_FPTSIG1_CID_2r_ENUM,
    BCM56440_B0_FPTSIG1_CID_3r_ENUM,
    BCM56440_B0_FPTSIG1_CID_4r_ENUM,
    BCM56440_B0_FPTSIG1_CID_5r_ENUM,
    BCM56440_B0_FPTSIG1_CID_6r_ENUM,
    BCM56440_B0_FPTSIG1_CID_7r_ENUM,
    BCM56440_B0_FPTSIG1_CID_8r_ENUM,
    BCM56440_B0_FPTSIG1_CID_9r_ENUM,
    BCM56440_B0_FPTSIG2_CID_0r_ENUM,
    BCM56440_B0_FPTSIG2_CID_1r_ENUM,
    BCM56440_B0_FPTSIG2_CID_10r_ENUM,
    BCM56440_B0_FPTSIG2_CID_11r_ENUM,
    BCM56440_B0_FPTSIG2_CID_12r_ENUM,
    BCM56440_B0_FPTSIG2_CID_13r_ENUM,
    BCM56440_B0_FPTSIG2_CID_14r_ENUM,
    BCM56440_B0_FPTSIG2_CID_15r_ENUM,
    BCM56440_B0_FPTSIG2_CID_2r_ENUM,
    BCM56440_B0_FPTSIG2_CID_3r_ENUM,
    BCM56440_B0_FPTSIG2_CID_4r_ENUM,
    BCM56440_B0_FPTSIG2_CID_5r_ENUM,
    BCM56440_B0_FPTSIG2_CID_6r_ENUM,
    BCM56440_B0_FPTSIG2_CID_7r_ENUM,
    BCM56440_B0_FPTSIG2_CID_8r_ENUM,
    BCM56440_B0_FPTSIG2_CID_9r_ENUM,
    BCM56440_B0_FPTSIG3_CID_0r_ENUM,
    BCM56440_B0_FPTSIG3_CID_1r_ENUM,
    BCM56440_B0_FPTSIG3_CID_10r_ENUM,
    BCM56440_B0_FPTSIG3_CID_11r_ENUM,
    BCM56440_B0_FPTSIG3_CID_12r_ENUM,
    BCM56440_B0_FPTSIG3_CID_13r_ENUM,
    BCM56440_B0_FPTSIG3_CID_14r_ENUM,
    BCM56440_B0_FPTSIG3_CID_15r_ENUM,
    BCM56440_B0_FPTSIG3_CID_2r_ENUM,
    BCM56440_B0_FPTSIG3_CID_3r_ENUM,
    BCM56440_B0_FPTSIG3_CID_4r_ENUM,
    BCM56440_B0_FPTSIG3_CID_5r_ENUM,
    BCM56440_B0_FPTSIG3_CID_6r_ENUM,
    BCM56440_B0_FPTSIG3_CID_7r_ENUM,
    BCM56440_B0_FPTSIG3_CID_8r_ENUM,
    BCM56440_B0_FPTSIG3_CID_9r_ENUM,
    BCM56440_B0_FPTSIG4_CID_0r_ENUM,
    BCM56440_B0_FPTSIG4_CID_1r_ENUM,
    BCM56440_B0_FPTSIG4_CID_10r_ENUM,
    BCM56440_B0_FPTSIG4_CID_11r_ENUM,
    BCM56440_B0_FPTSIG4_CID_12r_ENUM,
    BCM56440_B0_FPTSIG4_CID_13r_ENUM,
    BCM56440_B0_FPTSIG4_CID_14r_ENUM,
    BCM56440_B0_FPTSIG4_CID_15r_ENUM,
    BCM56440_B0_FPTSIG4_CID_2r_ENUM,
    BCM56440_B0_FPTSIG4_CID_3r_ENUM,
    BCM56440_B0_FPTSIG4_CID_4r_ENUM,
    BCM56440_B0_FPTSIG4_CID_5r_ENUM,
    BCM56440_B0_FPTSIG4_CID_6r_ENUM,
    BCM56440_B0_FPTSIG4_CID_7r_ENUM,
    BCM56440_B0_FPTSIG4_CID_8r_ENUM,
    BCM56440_B0_FPTSIG4_CID_9r_ENUM,
    BCM56440_B0_FPTSIG5_CID_0r_ENUM,
    BCM56440_B0_FPTSIG5_CID_1r_ENUM,
    BCM56440_B0_FPTSIG5_CID_10r_ENUM,
    BCM56440_B0_FPTSIG5_CID_11r_ENUM,
    BCM56440_B0_FPTSIG5_CID_12r_ENUM,
    BCM56440_B0_FPTSIG5_CID_13r_ENUM,
    BCM56440_B0_FPTSIG5_CID_14r_ENUM,
    BCM56440_B0_FPTSIG5_CID_15r_ENUM,
    BCM56440_B0_FPTSIG5_CID_2r_ENUM,
    BCM56440_B0_FPTSIG5_CID_3r_ENUM,
    BCM56440_B0_FPTSIG5_CID_4r_ENUM,
    BCM56440_B0_FPTSIG5_CID_5r_ENUM,
    BCM56440_B0_FPTSIG5_CID_6r_ENUM,
    BCM56440_B0_FPTSIG5_CID_7r_ENUM,
    BCM56440_B0_FPTSIG5_CID_8r_ENUM,
    BCM56440_B0_FPTSIG5_CID_9r_ENUM,
    BCM56440_B0_FPTSIG6_CID_0r_ENUM,
    BCM56440_B0_FPTSIG6_CID_1r_ENUM,
    BCM56440_B0_FPTSIG6_CID_10r_ENUM,
    BCM56440_B0_FPTSIG6_CID_11r_ENUM,
    BCM56440_B0_FPTSIG6_CID_12r_ENUM,
    BCM56440_B0_FPTSIG6_CID_13r_ENUM,
    BCM56440_B0_FPTSIG6_CID_14r_ENUM,
    BCM56440_B0_FPTSIG6_CID_15r_ENUM,
    BCM56440_B0_FPTSIG6_CID_2r_ENUM,
    BCM56440_B0_FPTSIG6_CID_3r_ENUM,
    BCM56440_B0_FPTSIG6_CID_4r_ENUM,
    BCM56440_B0_FPTSIG6_CID_5r_ENUM,
    BCM56440_B0_FPTSIG6_CID_6r_ENUM,
    BCM56440_B0_FPTSIG6_CID_7r_ENUM,
    BCM56440_B0_FPTSIG6_CID_8r_ENUM,
    BCM56440_B0_FPTSIG6_CID_9r_ENUM,
    BCM56440_B0_FPTSIG7_CID_0r_ENUM,
    BCM56440_B0_FPTSIG7_CID_1r_ENUM,
    BCM56440_B0_FPTSIG7_CID_10r_ENUM,
    BCM56440_B0_FPTSIG7_CID_11r_ENUM,
    BCM56440_B0_FPTSIG7_CID_12r_ENUM,
    BCM56440_B0_FPTSIG7_CID_13r_ENUM,
    BCM56440_B0_FPTSIG7_CID_14r_ENUM,
    BCM56440_B0_FPTSIG7_CID_15r_ENUM,
    BCM56440_B0_FPTSIG7_CID_2r_ENUM,
    BCM56440_B0_FPTSIG7_CID_3r_ENUM,
    BCM56440_B0_FPTSIG7_CID_4r_ENUM,
    BCM56440_B0_FPTSIG7_CID_5r_ENUM,
    BCM56440_B0_FPTSIG7_CID_6r_ENUM,
    BCM56440_B0_FPTSIG7_CID_7r_ENUM,
    BCM56440_B0_FPTSIG7_CID_8r_ENUM,
    BCM56440_B0_FPTSIG7_CID_9r_ENUM,
    BCM56440_B0_FPTSIG8_CID_0r_ENUM,
    BCM56440_B0_FPTSIG8_CID_1r_ENUM,
    BCM56440_B0_FPTSIG8_CID_10r_ENUM,
    BCM56440_B0_FPTSIG8_CID_11r_ENUM,
    BCM56440_B0_FPTSIG8_CID_12r_ENUM,
    BCM56440_B0_FPTSIG8_CID_13r_ENUM,
    BCM56440_B0_FPTSIG8_CID_14r_ENUM,
    BCM56440_B0_FPTSIG8_CID_15r_ENUM,
    BCM56440_B0_FPTSIG8_CID_2r_ENUM,
    BCM56440_B0_FPTSIG8_CID_3r_ENUM,
    BCM56440_B0_FPTSIG8_CID_4r_ENUM,
    BCM56440_B0_FPTSIG8_CID_5r_ENUM,
    BCM56440_B0_FPTSIG8_CID_6r_ENUM,
    BCM56440_B0_FPTSIG8_CID_7r_ENUM,
    BCM56440_B0_FPTSIG8_CID_8r_ENUM,
    BCM56440_B0_FPTSIG8_CID_9r_ENUM,
    BCM56440_B0_FPTSLB1_CID_0r_ENUM,
    BCM56440_B0_FPTSLB1_CID_1r_ENUM,
    BCM56440_B0_FPTSLB1_CID_10r_ENUM,
    BCM56440_B0_FPTSLB1_CID_11r_ENUM,
    BCM56440_B0_FPTSLB1_CID_12r_ENUM,
    BCM56440_B0_FPTSLB1_CID_13r_ENUM,
    BCM56440_B0_FPTSLB1_CID_14r_ENUM,
    BCM56440_B0_FPTSLB1_CID_15r_ENUM,
    BCM56440_B0_FPTSLB1_CID_2r_ENUM,
    BCM56440_B0_FPTSLB1_CID_3r_ENUM,
    BCM56440_B0_FPTSLB1_CID_4r_ENUM,
    BCM56440_B0_FPTSLB1_CID_5r_ENUM,
    BCM56440_B0_FPTSLB1_CID_6r_ENUM,
    BCM56440_B0_FPTSLB1_CID_7r_ENUM,
    BCM56440_B0_FPTSLB1_CID_8r_ENUM,
    BCM56440_B0_FPTSLB1_CID_9r_ENUM,
    BCM56440_B0_FPTSLB2_CID_0r_ENUM,
    BCM56440_B0_FPTSLB2_CID_1r_ENUM,
    BCM56440_B0_FPTSLB2_CID_10r_ENUM,
    BCM56440_B0_FPTSLB2_CID_11r_ENUM,
    BCM56440_B0_FPTSLB2_CID_12r_ENUM,
    BCM56440_B0_FPTSLB2_CID_13r_ENUM,
    BCM56440_B0_FPTSLB2_CID_14r_ENUM,
    BCM56440_B0_FPTSLB2_CID_15r_ENUM,
    BCM56440_B0_FPTSLB2_CID_2r_ENUM,
    BCM56440_B0_FPTSLB2_CID_3r_ENUM,
    BCM56440_B0_FPTSLB2_CID_4r_ENUM,
    BCM56440_B0_FPTSLB2_CID_5r_ENUM,
    BCM56440_B0_FPTSLB2_CID_6r_ENUM,
    BCM56440_B0_FPTSLB2_CID_7r_ENUM,
    BCM56440_B0_FPTSLB2_CID_8r_ENUM,
    BCM56440_B0_FPTSLB2_CID_9r_ENUM,
    BCM56440_B0_FPTXNB1_CID_0r_ENUM,
    BCM56440_B0_FPTXNB1_CID_1r_ENUM,
    BCM56440_B0_FPTXNB1_CID_10r_ENUM,
    BCM56440_B0_FPTXNB1_CID_11r_ENUM,
    BCM56440_B0_FPTXNB1_CID_12r_ENUM,
    BCM56440_B0_FPTXNB1_CID_13r_ENUM,
    BCM56440_B0_FPTXNB1_CID_14r_ENUM,
    BCM56440_B0_FPTXNB1_CID_15r_ENUM,
    BCM56440_B0_FPTXNB1_CID_2r_ENUM,
    BCM56440_B0_FPTXNB1_CID_3r_ENUM,
    BCM56440_B0_FPTXNB1_CID_4r_ENUM,
    BCM56440_B0_FPTXNB1_CID_5r_ENUM,
    BCM56440_B0_FPTXNB1_CID_6r_ENUM,
    BCM56440_B0_FPTXNB1_CID_7r_ENUM,
    BCM56440_B0_FPTXNB1_CID_8r_ENUM,
    BCM56440_B0_FPTXNB1_CID_9r_ENUM,
    BCM56440_B0_FPTXNB2_CID_0r_ENUM,
    BCM56440_B0_FPTXNB2_CID_1r_ENUM,
    BCM56440_B0_FPTXNB2_CID_10r_ENUM,
    BCM56440_B0_FPTXNB2_CID_11r_ENUM,
    BCM56440_B0_FPTXNB2_CID_12r_ENUM,
    BCM56440_B0_FPTXNB2_CID_13r_ENUM,
    BCM56440_B0_FPTXNB2_CID_14r_ENUM,
    BCM56440_B0_FPTXNB2_CID_15r_ENUM,
    BCM56440_B0_FPTXNB2_CID_2r_ENUM,
    BCM56440_B0_FPTXNB2_CID_3r_ENUM,
    BCM56440_B0_FPTXNB2_CID_4r_ENUM,
    BCM56440_B0_FPTXNB2_CID_5r_ENUM,
    BCM56440_B0_FPTXNB2_CID_6r_ENUM,
    BCM56440_B0_FPTXNB2_CID_7r_ENUM,
    BCM56440_B0_FPTXNB2_CID_8r_ENUM,
    BCM56440_B0_FPTXNB2_CID_9r_ENUM,
    BCM56440_B0_FPTXNB3_CID_0r_ENUM,
    BCM56440_B0_FPTXNB3_CID_1r_ENUM,
    BCM56440_B0_FPTXNB3_CID_10r_ENUM,
    BCM56440_B0_FPTXNB3_CID_11r_ENUM,
    BCM56440_B0_FPTXNB3_CID_12r_ENUM,
    BCM56440_B0_FPTXNB3_CID_13r_ENUM,
    BCM56440_B0_FPTXNB3_CID_14r_ENUM,
    BCM56440_B0_FPTXNB3_CID_15r_ENUM,
    BCM56440_B0_FPTXNB3_CID_2r_ENUM,
    BCM56440_B0_FPTXNB3_CID_3r_ENUM,
    BCM56440_B0_FPTXNB3_CID_4r_ENUM,
    BCM56440_B0_FPTXNB3_CID_5r_ENUM,
    BCM56440_B0_FPTXNB3_CID_6r_ENUM,
    BCM56440_B0_FPTXNB3_CID_7r_ENUM,
    BCM56440_B0_FPTXNB3_CID_8r_ENUM,
    BCM56440_B0_FPTXNB3_CID_9r_ENUM,
    BCM56440_B0_FP_CAM_BIST_ENABLE_LOWERr_ENUM,
    BCM56440_B0_FP_CAM_BIST_ENABLE_UPPERr_ENUM,
    BCM56440_B0_FP_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_FP_CAM_CONTROL_TM_13_THRU_0r_ENUM,
    BCM56440_B0_FP_CAM_DEBUG_CONTROLr_ENUM,
    BCM56440_B0_FP_CAM_DEBUG_DATAr_ENUM,
    BCM56440_B0_FP_CAM_DEBUG_SENDr_ENUM,
    BCM56440_B0_FP_COUNTER_TABLEm_ENUM,
    BCM56440_B0_FP_DOUBLE_WIDE_F4_SELECTr_ENUM,
    BCM56440_B0_FP_ECMP_HASH_CONTROLr_ENUM,
    BCM56440_B0_FP_FIELD_SEL_PARITY_CONTROLr_ENUM,
    BCM56440_B0_FP_FIELD_SEL_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_FP_FIELD_SEL_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_FP_FORCE_FORWARDING_FIELDr_ENUM,
    BCM56440_B0_FP_GLOBAL_MASK_TCAMm_ENUM,
    BCM56440_B0_FP_METER_CONTROLr_ENUM,
    BCM56440_B0_FP_METER_TABLEm_ENUM,
    BCM56440_B0_FP_POLICY_TABLEm_ENUM,
    BCM56440_B0_FP_POLICY_TM_LOWERr_ENUM,
    BCM56440_B0_FP_POLICY_TM_UPPERr_ENUM,
    BCM56440_B0_FP_PORT_FIELD_SELm_ENUM,
    BCM56440_B0_FP_PORT_METER_MAPm_ENUM,
    BCM56440_B0_FP_RANGE_CHECKm_ENUM,
    BCM56440_B0_FP_SLICE_ENABLEr_ENUM,
    BCM56440_B0_FP_SLICE_INDEX_CONTROLr_ENUM,
    BCM56440_B0_FP_SLICE_KEY_CONTROLm_ENUM,
    BCM56440_B0_FP_SLICE_MAPm_ENUM,
    BCM56440_B0_FP_SLICE_METER_MAP_ENABLEr_ENUM,
    BCM56440_B0_FP_STORM_CONTROL_METERSm_ENUM,
    BCM56440_B0_FP_TCAMm_ENUM,
    BCM56440_B0_FP_UDF_OFFSETm_ENUM,
    BCM56440_B0_FP_UDF_PARITY_CONTROLr_ENUM,
    BCM56440_B0_FP_UDF_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_FP_UDF_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_FP_UDF_TCAMm_ENUM,
    BCM56440_B0_FPNINTE2_CID_0r_ENUM,
    BCM56440_B0_FPNINTE2_CID_1r_ENUM,
    BCM56440_B0_FPNINTE2_CID_10r_ENUM,
    BCM56440_B0_FPNINTE2_CID_11r_ENUM,
    BCM56440_B0_FPNINTE2_CID_12r_ENUM,
    BCM56440_B0_FPNINTE2_CID_13r_ENUM,
    BCM56440_B0_FPNINTE2_CID_14r_ENUM,
    BCM56440_B0_FPNINTE2_CID_15r_ENUM,
    BCM56440_B0_FPNINTE2_CID_2r_ENUM,
    BCM56440_B0_FPNINTE2_CID_3r_ENUM,
    BCM56440_B0_FPNINTE2_CID_4r_ENUM,
    BCM56440_B0_FPNINTE2_CID_5r_ENUM,
    BCM56440_B0_FPNINTE2_CID_6r_ENUM,
    BCM56440_B0_FPNINTE2_CID_7r_ENUM,
    BCM56440_B0_FPNINTE2_CID_8r_ENUM,
    BCM56440_B0_FPNINTE2_CID_9r_ENUM,
    BCM56440_B0_FRBINTE1r_ENUM,
    BCM56440_B0_FRBINTE2r_ENUM,
    BCM56440_B0_FRBINTS1r_ENUM,
    BCM56440_B0_FRBINTS2r_ENUM,
    BCM56440_B0_FRCFG1r_ENUM,
    BCM56440_B0_FRCFG2r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR0r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR1r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR10r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR11r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR12r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR13r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR14r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR15r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR16r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR17r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR18r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR19r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR2r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR20r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR21r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR22r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR23r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR24r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR25r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR26r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR27r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR28r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR29r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR3r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR30r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR31r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR4r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR5r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR6r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR7r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR8r_ENUM,
    BCM56440_B0_FRM_ECC_ADDR9r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG0r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG1r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG10r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG11r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG12r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG13r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG14r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG15r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG16r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG17r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG18r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG19r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG2r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG20r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG21r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG22r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG23r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG24r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG25r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG26r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG27r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG28r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG29r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG3r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG30r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG31r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG4r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG5r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG6r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG7r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG8r_ENUM,
    BCM56440_B0_FRM_ECC_CONFIG9r_ENUM,
    BCM56440_B0_FRM_ECC_ERROR0r_ENUM,
    BCM56440_B0_FRM_ECC_ERROR0_MASKr_ENUM,
    BCM56440_B0_FRM_ECC_ERROR1r_ENUM,
    BCM56440_B0_FRM_ECC_ERROR1_MASKr_ENUM,
    BCM56440_B0_FRM_ECC_ERROR2r_ENUM,
    BCM56440_B0_FRM_ECC_ERROR2_MASKr_ENUM,
    BCM56440_B0_FRM_ECC_ERROR3r_ENUM,
    BCM56440_B0_FRM_ECC_ERROR3_MASKr_ENUM,
    BCM56440_B0_FRM_LENGTHr_ENUM,
    BCM56440_B0_FRPRBPAT1r_ENUM,
    BCM56440_B0_FRPRBPAT2r_ENUM,
    BCM56440_B0_FRPRBSTAT1r_ENUM,
    BCM56440_B0_FRPRBSTAT2r_ENUM,
    BCM56440_B0_FRPRTSEL1_1r_ENUM,
    BCM56440_B0_FRPRTSEL1_2r_ENUM,
    BCM56440_B0_FRPRTSEL2_1r_ENUM,
    BCM56440_B0_FRPRTSEL2_2r_ENUM,
    BCM56440_B0_GCPOLr_ENUM,
    BCM56440_B0_GCTRLr_ENUM,
    BCM56440_B0_GE0_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE0_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE0_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE0_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE0_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GE1_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE1_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE1_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE1_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE1_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GE2_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE2_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE2_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE2_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE2_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GE3_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE3_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE3_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE3_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE3_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GE4_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE4_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE4_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE4_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE4_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GE5_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE5_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE5_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE5_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE5_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GE6_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE6_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE6_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE6_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE6_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GE7_EEE_CONFIGr_ENUM,
    BCM56440_B0_GE7_GBODE_CELL_CNTr_ENUM,
    BCM56440_B0_GE7_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_GE7_GBOD_OVRFLWr_ENUM,
    BCM56440_B0_GE7_S3MII_SPEED_DEBUGr_ENUM,
    BCM56440_B0_GINTEr_ENUM,
    BCM56440_B0_GINTSr_ENUM,
    BCM56440_B0_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56440_B0_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56440_B0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM,
    BCM56440_B0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM,
    BCM56440_B0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM,
    BCM56440_B0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM,
    BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_BUFFEREr_ENUM,
    BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERIr_ENUM,
    BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_ENUM,
    BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr_ENUM,
    BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr_ENUM,
    BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_QENTRYr_ENUM,
    BCM56440_B0_GLOBAL_WRED_CONFIG_BUFFEREr_ENUM,
    BCM56440_B0_GLOBAL_WRED_CONFIG_BUFFERIr_ENUM,
    BCM56440_B0_GLOBAL_WRED_CONFIG_QENTRYr_ENUM,
    BCM56440_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr_ENUM,
    BCM56440_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr_ENUM,
    BCM56440_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr_ENUM,
    BCM56440_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr_ENUM,
    BCM56440_B0_GPORT_CNTMAXSIZEr_ENUM,
    BCM56440_B0_GPORT_CONFIGr_ENUM,
    BCM56440_B0_GPORT_MAC_CRS_SELr_ENUM,
    BCM56440_B0_GPORT_RSV_MASKr_ENUM,
    BCM56440_B0_GPORT_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56440_B0_GPORT_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56440_B0_GPORT_SGN_DET_SELr_ENUM,
    BCM56440_B0_GPORT_STAT_UPDATE_MASKr_ENUM,
    BCM56440_B0_GPORT_TPIDr_ENUM,
    BCM56440_B0_GPORT_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56440_B0_GPORT_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56440_B0_GPORT_UMAC_CONTROLr_ENUM,
    BCM56440_B0_GR1023r_ENUM,
    BCM56440_B0_GR127r_ENUM,
    BCM56440_B0_GR1518r_ENUM,
    BCM56440_B0_GR16383r_ENUM,
    BCM56440_B0_GR2047r_ENUM,
    BCM56440_B0_GR255r_ENUM,
    BCM56440_B0_GR4095r_ENUM,
    BCM56440_B0_GR511r_ENUM,
    BCM56440_B0_GR64r_ENUM,
    BCM56440_B0_GR9216r_ENUM,
    BCM56440_B0_GRALNr_ENUM,
    BCM56440_B0_GRBCAr_ENUM,
    BCM56440_B0_GRBYTr_ENUM,
    BCM56440_B0_GRCDEr_ENUM,
    BCM56440_B0_GRFCRr_ENUM,
    BCM56440_B0_GRFCSr_ENUM,
    BCM56440_B0_GRFLRr_ENUM,
    BCM56440_B0_GRFRGr_ENUM,
    BCM56440_B0_GRJBRr_ENUM,
    BCM56440_B0_GRMCAr_ENUM,
    BCM56440_B0_GRMGVr_ENUM,
    BCM56440_B0_GRMTUEr_ENUM,
    BCM56440_B0_GROVRr_ENUM,
    BCM56440_B0_GRPKTr_ENUM,
    BCM56440_B0_GRPOKr_ENUM,
    BCM56440_B0_GRRBYTr_ENUM,
    BCM56440_B0_GRRPKTr_ENUM,
    BCM56440_B0_GRUCr_ENUM,
    BCM56440_B0_GRUNDr_ENUM,
    BCM56440_B0_GRXCFr_ENUM,
    BCM56440_B0_GRXPFr_ENUM,
    BCM56440_B0_GRXUOr_ENUM,
    BCM56440_B0_GT1023r_ENUM,
    BCM56440_B0_GT127r_ENUM,
    BCM56440_B0_GT1518r_ENUM,
    BCM56440_B0_GT16383r_ENUM,
    BCM56440_B0_GT2047r_ENUM,
    BCM56440_B0_GT255r_ENUM,
    BCM56440_B0_GT4095r_ENUM,
    BCM56440_B0_GT511r_ENUM,
    BCM56440_B0_GT64r_ENUM,
    BCM56440_B0_GT9216r_ENUM,
    BCM56440_B0_GTBCAr_ENUM,
    BCM56440_B0_GTBYTr_ENUM,
    BCM56440_B0_GTDFRr_ENUM,
    BCM56440_B0_GTEDFr_ENUM,
    BCM56440_B0_GTFCSr_ENUM,
    BCM56440_B0_GTFRGr_ENUM,
    BCM56440_B0_GTJBRr_ENUM,
    BCM56440_B0_GTLCLr_ENUM,
    BCM56440_B0_GTMCAr_ENUM,
    BCM56440_B0_GTMCLr_ENUM,
    BCM56440_B0_GTMGVr_ENUM,
    BCM56440_B0_GTNCLr_ENUM,
    BCM56440_B0_GTOVRr_ENUM,
    BCM56440_B0_GTPKTr_ENUM,
    BCM56440_B0_GTPOKr_ENUM,
    BCM56440_B0_GTSCLr_ENUM,
    BCM56440_B0_GTUCr_ENUM,
    BCM56440_B0_GTXCFr_ENUM,
    BCM56440_B0_GTXCLr_ENUM,
    BCM56440_B0_GTXPFr_ENUM,
    BCM56440_B0_HASH_CONTROLr_ENUM,
    BCM56440_B0_HG_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_HG_COUNTERS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_HG_COUNTERS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_HG_LOOKUP_DESTINATIONr_ENUM,
    BCM56440_B0_HG_TRUNK_BITMAPm_ENUM,
    BCM56440_B0_HG_TRUNK_FAILOVER_ENABLEm_ENUM,
    BCM56440_B0_HG_TRUNK_FAILOVER_SETm_ENUM,
    BCM56440_B0_HG_TRUNK_GROUPm_ENUM,
    BCM56440_B0_HG_TRUNK_MEMBERm_ENUM,
    BCM56440_B0_HIGIG_TRUNK_CONTROLm_ENUM,
    BCM56440_B0_IARB_DEBUGr_ENUM,
    BCM56440_B0_IARB_HDR_ECC_CONTROLr_ENUM,
    BCM56440_B0_IARB_HDR_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_IARB_LEARN_CONTROLr_ENUM,
    BCM56440_B0_IARB_LEARN_FIFO_ECC_CONTROLr_ENUM,
    BCM56440_B0_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_IARB_PKT_ECC_CONTROLr_ENUM,
    BCM56440_B0_IARB_PKT_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_IARB_SBUS_TIMERr_ENUM,
    BCM56440_B0_IARB_TDM_CONTROLr_ENUM,
    BCM56440_B0_IARB_TDM_TABLEm_ENUM,
    BCM56440_B0_IBCASTr_ENUM,
    BCM56440_B0_ICHCTL_CHID_0r_ENUM,
    BCM56440_B0_ICHCTL_CHID_1r_ENUM,
    BCM56440_B0_ICHCTL_CHID_10r_ENUM,
    BCM56440_B0_ICHCTL_CHID_11r_ENUM,
    BCM56440_B0_ICHCTL_CHID_12r_ENUM,
    BCM56440_B0_ICHCTL_CHID_13r_ENUM,
    BCM56440_B0_ICHCTL_CHID_14r_ENUM,
    BCM56440_B0_ICHCTL_CHID_15r_ENUM,
    BCM56440_B0_ICHCTL_CHID_16r_ENUM,
    BCM56440_B0_ICHCTL_CHID_17r_ENUM,
    BCM56440_B0_ICHCTL_CHID_18r_ENUM,
    BCM56440_B0_ICHCTL_CHID_19r_ENUM,
    BCM56440_B0_ICHCTL_CHID_2r_ENUM,
    BCM56440_B0_ICHCTL_CHID_20r_ENUM,
    BCM56440_B0_ICHCTL_CHID_21r_ENUM,
    BCM56440_B0_ICHCTL_CHID_22r_ENUM,
    BCM56440_B0_ICHCTL_CHID_23r_ENUM,
    BCM56440_B0_ICHCTL_CHID_24r_ENUM,
    BCM56440_B0_ICHCTL_CHID_25r_ENUM,
    BCM56440_B0_ICHCTL_CHID_26r_ENUM,
    BCM56440_B0_ICHCTL_CHID_27r_ENUM,
    BCM56440_B0_ICHCTL_CHID_28r_ENUM,
    BCM56440_B0_ICHCTL_CHID_29r_ENUM,
    BCM56440_B0_ICHCTL_CHID_3r_ENUM,
    BCM56440_B0_ICHCTL_CHID_30r_ENUM,
    BCM56440_B0_ICHCTL_CHID_31r_ENUM,
    BCM56440_B0_ICHCTL_CHID_32r_ENUM,
    BCM56440_B0_ICHCTL_CHID_33r_ENUM,
    BCM56440_B0_ICHCTL_CHID_34r_ENUM,
    BCM56440_B0_ICHCTL_CHID_35r_ENUM,
    BCM56440_B0_ICHCTL_CHID_36r_ENUM,
    BCM56440_B0_ICHCTL_CHID_37r_ENUM,
    BCM56440_B0_ICHCTL_CHID_38r_ENUM,
    BCM56440_B0_ICHCTL_CHID_39r_ENUM,
    BCM56440_B0_ICHCTL_CHID_4r_ENUM,
    BCM56440_B0_ICHCTL_CHID_40r_ENUM,
    BCM56440_B0_ICHCTL_CHID_41r_ENUM,
    BCM56440_B0_ICHCTL_CHID_42r_ENUM,
    BCM56440_B0_ICHCTL_CHID_43r_ENUM,
    BCM56440_B0_ICHCTL_CHID_44r_ENUM,
    BCM56440_B0_ICHCTL_CHID_45r_ENUM,
    BCM56440_B0_ICHCTL_CHID_46r_ENUM,
    BCM56440_B0_ICHCTL_CHID_47r_ENUM,
    BCM56440_B0_ICHCTL_CHID_48r_ENUM,
    BCM56440_B0_ICHCTL_CHID_49r_ENUM,
    BCM56440_B0_ICHCTL_CHID_5r_ENUM,
    BCM56440_B0_ICHCTL_CHID_50r_ENUM,
    BCM56440_B0_ICHCTL_CHID_51r_ENUM,
    BCM56440_B0_ICHCTL_CHID_52r_ENUM,
    BCM56440_B0_ICHCTL_CHID_53r_ENUM,
    BCM56440_B0_ICHCTL_CHID_54r_ENUM,
    BCM56440_B0_ICHCTL_CHID_55r_ENUM,
    BCM56440_B0_ICHCTL_CHID_56r_ENUM,
    BCM56440_B0_ICHCTL_CHID_57r_ENUM,
    BCM56440_B0_ICHCTL_CHID_58r_ENUM,
    BCM56440_B0_ICHCTL_CHID_59r_ENUM,
    BCM56440_B0_ICHCTL_CHID_6r_ENUM,
    BCM56440_B0_ICHCTL_CHID_60r_ENUM,
    BCM56440_B0_ICHCTL_CHID_61r_ENUM,
    BCM56440_B0_ICHCTL_CHID_62r_ENUM,
    BCM56440_B0_ICHCTL_CHID_63r_ENUM,
    BCM56440_B0_ICHCTL_CHID_7r_ENUM,
    BCM56440_B0_ICHCTL_CHID_8r_ENUM,
    BCM56440_B0_ICHCTL_CHID_9r_ENUM,
    BCM56440_B0_ICMAP0_CID_0r_ENUM,
    BCM56440_B0_ICMAP0_CID_1r_ENUM,
    BCM56440_B0_ICMAP0_CID_10r_ENUM,
    BCM56440_B0_ICMAP0_CID_11r_ENUM,
    BCM56440_B0_ICMAP0_CID_12r_ENUM,
    BCM56440_B0_ICMAP0_CID_13r_ENUM,
    BCM56440_B0_ICMAP0_CID_14r_ENUM,
    BCM56440_B0_ICMAP0_CID_15r_ENUM,
    BCM56440_B0_ICMAP0_CID_2r_ENUM,
    BCM56440_B0_ICMAP0_CID_3r_ENUM,
    BCM56440_B0_ICMAP0_CID_4r_ENUM,
    BCM56440_B0_ICMAP0_CID_5r_ENUM,
    BCM56440_B0_ICMAP0_CID_6r_ENUM,
    BCM56440_B0_ICMAP0_CID_7r_ENUM,
    BCM56440_B0_ICMAP0_CID_8r_ENUM,
    BCM56440_B0_ICMAP0_CID_9r_ENUM,
    BCM56440_B0_ICMAP10_CID_0r_ENUM,
    BCM56440_B0_ICMAP10_CID_1r_ENUM,
    BCM56440_B0_ICMAP10_CID_10r_ENUM,
    BCM56440_B0_ICMAP10_CID_11r_ENUM,
    BCM56440_B0_ICMAP10_CID_12r_ENUM,
    BCM56440_B0_ICMAP10_CID_13r_ENUM,
    BCM56440_B0_ICMAP10_CID_14r_ENUM,
    BCM56440_B0_ICMAP10_CID_15r_ENUM,
    BCM56440_B0_ICMAP10_CID_2r_ENUM,
    BCM56440_B0_ICMAP10_CID_3r_ENUM,
    BCM56440_B0_ICMAP10_CID_4r_ENUM,
    BCM56440_B0_ICMAP10_CID_5r_ENUM,
    BCM56440_B0_ICMAP10_CID_6r_ENUM,
    BCM56440_B0_ICMAP10_CID_7r_ENUM,
    BCM56440_B0_ICMAP10_CID_8r_ENUM,
    BCM56440_B0_ICMAP10_CID_9r_ENUM,
    BCM56440_B0_ICMAP11_CID_0r_ENUM,
    BCM56440_B0_ICMAP11_CID_1r_ENUM,
    BCM56440_B0_ICMAP11_CID_10r_ENUM,
    BCM56440_B0_ICMAP11_CID_11r_ENUM,
    BCM56440_B0_ICMAP11_CID_12r_ENUM,
    BCM56440_B0_ICMAP11_CID_13r_ENUM,
    BCM56440_B0_ICMAP11_CID_14r_ENUM,
    BCM56440_B0_ICMAP11_CID_15r_ENUM,
    BCM56440_B0_ICMAP11_CID_2r_ENUM,
    BCM56440_B0_ICMAP11_CID_3r_ENUM,
    BCM56440_B0_ICMAP11_CID_4r_ENUM,
    BCM56440_B0_ICMAP11_CID_5r_ENUM,
    BCM56440_B0_ICMAP11_CID_6r_ENUM,
    BCM56440_B0_ICMAP11_CID_7r_ENUM,
    BCM56440_B0_ICMAP11_CID_8r_ENUM,
    BCM56440_B0_ICMAP11_CID_9r_ENUM,
    BCM56440_B0_ICMAP12_CID_0r_ENUM,
    BCM56440_B0_ICMAP12_CID_1r_ENUM,
    BCM56440_B0_ICMAP12_CID_10r_ENUM,
    BCM56440_B0_ICMAP12_CID_11r_ENUM,
    BCM56440_B0_ICMAP12_CID_12r_ENUM,
    BCM56440_B0_ICMAP12_CID_13r_ENUM,
    BCM56440_B0_ICMAP12_CID_14r_ENUM,
    BCM56440_B0_ICMAP12_CID_15r_ENUM,
    BCM56440_B0_ICMAP12_CID_2r_ENUM,
    BCM56440_B0_ICMAP12_CID_3r_ENUM,
    BCM56440_B0_ICMAP12_CID_4r_ENUM,
    BCM56440_B0_ICMAP12_CID_5r_ENUM,
    BCM56440_B0_ICMAP12_CID_6r_ENUM,
    BCM56440_B0_ICMAP12_CID_7r_ENUM,
    BCM56440_B0_ICMAP12_CID_8r_ENUM,
    BCM56440_B0_ICMAP12_CID_9r_ENUM,
    BCM56440_B0_ICMAP13_CID_0r_ENUM,
    BCM56440_B0_ICMAP13_CID_1r_ENUM,
    BCM56440_B0_ICMAP13_CID_10r_ENUM,
    BCM56440_B0_ICMAP13_CID_11r_ENUM,
    BCM56440_B0_ICMAP13_CID_12r_ENUM,
    BCM56440_B0_ICMAP13_CID_13r_ENUM,
    BCM56440_B0_ICMAP13_CID_14r_ENUM,
    BCM56440_B0_ICMAP13_CID_15r_ENUM,
    BCM56440_B0_ICMAP13_CID_2r_ENUM,
    BCM56440_B0_ICMAP13_CID_3r_ENUM,
    BCM56440_B0_ICMAP13_CID_4r_ENUM,
    BCM56440_B0_ICMAP13_CID_5r_ENUM,
    BCM56440_B0_ICMAP13_CID_6r_ENUM,
    BCM56440_B0_ICMAP13_CID_7r_ENUM,
    BCM56440_B0_ICMAP13_CID_8r_ENUM,
    BCM56440_B0_ICMAP13_CID_9r_ENUM,
    BCM56440_B0_ICMAP14_CID_0r_ENUM,
    BCM56440_B0_ICMAP14_CID_1r_ENUM,
    BCM56440_B0_ICMAP14_CID_10r_ENUM,
    BCM56440_B0_ICMAP14_CID_11r_ENUM,
    BCM56440_B0_ICMAP14_CID_12r_ENUM,
    BCM56440_B0_ICMAP14_CID_13r_ENUM,
    BCM56440_B0_ICMAP14_CID_14r_ENUM,
    BCM56440_B0_ICMAP14_CID_15r_ENUM,
    BCM56440_B0_ICMAP14_CID_2r_ENUM,
    BCM56440_B0_ICMAP14_CID_3r_ENUM,
    BCM56440_B0_ICMAP14_CID_4r_ENUM,
    BCM56440_B0_ICMAP14_CID_5r_ENUM,
    BCM56440_B0_ICMAP14_CID_6r_ENUM,
    BCM56440_B0_ICMAP14_CID_7r_ENUM,
    BCM56440_B0_ICMAP14_CID_8r_ENUM,
    BCM56440_B0_ICMAP14_CID_9r_ENUM,
    BCM56440_B0_ICMAP15_CID_0r_ENUM,
    BCM56440_B0_ICMAP15_CID_1r_ENUM,
    BCM56440_B0_ICMAP15_CID_10r_ENUM,
    BCM56440_B0_ICMAP15_CID_11r_ENUM,
    BCM56440_B0_ICMAP15_CID_12r_ENUM,
    BCM56440_B0_ICMAP15_CID_13r_ENUM,
    BCM56440_B0_ICMAP15_CID_14r_ENUM,
    BCM56440_B0_ICMAP15_CID_15r_ENUM,
    BCM56440_B0_ICMAP15_CID_2r_ENUM,
    BCM56440_B0_ICMAP15_CID_3r_ENUM,
    BCM56440_B0_ICMAP15_CID_4r_ENUM,
    BCM56440_B0_ICMAP15_CID_5r_ENUM,
    BCM56440_B0_ICMAP15_CID_6r_ENUM,
    BCM56440_B0_ICMAP15_CID_7r_ENUM,
    BCM56440_B0_ICMAP15_CID_8r_ENUM,
    BCM56440_B0_ICMAP15_CID_9r_ENUM,
    BCM56440_B0_ICMAP16_CID_0r_ENUM,
    BCM56440_B0_ICMAP16_CID_1r_ENUM,
    BCM56440_B0_ICMAP16_CID_10r_ENUM,
    BCM56440_B0_ICMAP16_CID_11r_ENUM,
    BCM56440_B0_ICMAP16_CID_12r_ENUM,
    BCM56440_B0_ICMAP16_CID_13r_ENUM,
    BCM56440_B0_ICMAP16_CID_14r_ENUM,
    BCM56440_B0_ICMAP16_CID_15r_ENUM,
    BCM56440_B0_ICMAP16_CID_2r_ENUM,
    BCM56440_B0_ICMAP16_CID_3r_ENUM,
    BCM56440_B0_ICMAP16_CID_4r_ENUM,
    BCM56440_B0_ICMAP16_CID_5r_ENUM,
    BCM56440_B0_ICMAP16_CID_6r_ENUM,
    BCM56440_B0_ICMAP16_CID_7r_ENUM,
    BCM56440_B0_ICMAP16_CID_8r_ENUM,
    BCM56440_B0_ICMAP16_CID_9r_ENUM,
    BCM56440_B0_ICMAP17_CID_0r_ENUM,
    BCM56440_B0_ICMAP17_CID_1r_ENUM,
    BCM56440_B0_ICMAP17_CID_10r_ENUM,
    BCM56440_B0_ICMAP17_CID_11r_ENUM,
    BCM56440_B0_ICMAP17_CID_12r_ENUM,
    BCM56440_B0_ICMAP17_CID_13r_ENUM,
    BCM56440_B0_ICMAP17_CID_14r_ENUM,
    BCM56440_B0_ICMAP17_CID_15r_ENUM,
    BCM56440_B0_ICMAP17_CID_2r_ENUM,
    BCM56440_B0_ICMAP17_CID_3r_ENUM,
    BCM56440_B0_ICMAP17_CID_4r_ENUM,
    BCM56440_B0_ICMAP17_CID_5r_ENUM,
    BCM56440_B0_ICMAP17_CID_6r_ENUM,
    BCM56440_B0_ICMAP17_CID_7r_ENUM,
    BCM56440_B0_ICMAP17_CID_8r_ENUM,
    BCM56440_B0_ICMAP17_CID_9r_ENUM,
    BCM56440_B0_ICMAP18_CID_0r_ENUM,
    BCM56440_B0_ICMAP18_CID_1r_ENUM,
    BCM56440_B0_ICMAP18_CID_10r_ENUM,
    BCM56440_B0_ICMAP18_CID_11r_ENUM,
    BCM56440_B0_ICMAP18_CID_12r_ENUM,
    BCM56440_B0_ICMAP18_CID_13r_ENUM,
    BCM56440_B0_ICMAP18_CID_14r_ENUM,
    BCM56440_B0_ICMAP18_CID_15r_ENUM,
    BCM56440_B0_ICMAP18_CID_2r_ENUM,
    BCM56440_B0_ICMAP18_CID_3r_ENUM,
    BCM56440_B0_ICMAP18_CID_4r_ENUM,
    BCM56440_B0_ICMAP18_CID_5r_ENUM,
    BCM56440_B0_ICMAP18_CID_6r_ENUM,
    BCM56440_B0_ICMAP18_CID_7r_ENUM,
    BCM56440_B0_ICMAP18_CID_8r_ENUM,
    BCM56440_B0_ICMAP18_CID_9r_ENUM,
    BCM56440_B0_ICMAP19_CID_0r_ENUM,
    BCM56440_B0_ICMAP19_CID_1r_ENUM,
    BCM56440_B0_ICMAP19_CID_10r_ENUM,
    BCM56440_B0_ICMAP19_CID_11r_ENUM,
    BCM56440_B0_ICMAP19_CID_12r_ENUM,
    BCM56440_B0_ICMAP19_CID_13r_ENUM,
    BCM56440_B0_ICMAP19_CID_14r_ENUM,
    BCM56440_B0_ICMAP19_CID_15r_ENUM,
    BCM56440_B0_ICMAP19_CID_2r_ENUM,
    BCM56440_B0_ICMAP19_CID_3r_ENUM,
    BCM56440_B0_ICMAP19_CID_4r_ENUM,
    BCM56440_B0_ICMAP19_CID_5r_ENUM,
    BCM56440_B0_ICMAP19_CID_6r_ENUM,
    BCM56440_B0_ICMAP19_CID_7r_ENUM,
    BCM56440_B0_ICMAP19_CID_8r_ENUM,
    BCM56440_B0_ICMAP19_CID_9r_ENUM,
    BCM56440_B0_ICMAP1_CID_0r_ENUM,
    BCM56440_B0_ICMAP1_CID_1r_ENUM,
    BCM56440_B0_ICMAP1_CID_10r_ENUM,
    BCM56440_B0_ICMAP1_CID_11r_ENUM,
    BCM56440_B0_ICMAP1_CID_12r_ENUM,
    BCM56440_B0_ICMAP1_CID_13r_ENUM,
    BCM56440_B0_ICMAP1_CID_14r_ENUM,
    BCM56440_B0_ICMAP1_CID_15r_ENUM,
    BCM56440_B0_ICMAP1_CID_2r_ENUM,
    BCM56440_B0_ICMAP1_CID_3r_ENUM,
    BCM56440_B0_ICMAP1_CID_4r_ENUM,
    BCM56440_B0_ICMAP1_CID_5r_ENUM,
    BCM56440_B0_ICMAP1_CID_6r_ENUM,
    BCM56440_B0_ICMAP1_CID_7r_ENUM,
    BCM56440_B0_ICMAP1_CID_8r_ENUM,
    BCM56440_B0_ICMAP1_CID_9r_ENUM,
    BCM56440_B0_ICMAP20_CID_0r_ENUM,
    BCM56440_B0_ICMAP20_CID_1r_ENUM,
    BCM56440_B0_ICMAP20_CID_10r_ENUM,
    BCM56440_B0_ICMAP20_CID_11r_ENUM,
    BCM56440_B0_ICMAP20_CID_12r_ENUM,
    BCM56440_B0_ICMAP20_CID_13r_ENUM,
    BCM56440_B0_ICMAP20_CID_14r_ENUM,
    BCM56440_B0_ICMAP20_CID_15r_ENUM,
    BCM56440_B0_ICMAP20_CID_2r_ENUM,
    BCM56440_B0_ICMAP20_CID_3r_ENUM,
    BCM56440_B0_ICMAP20_CID_4r_ENUM,
    BCM56440_B0_ICMAP20_CID_5r_ENUM,
    BCM56440_B0_ICMAP20_CID_6r_ENUM,
    BCM56440_B0_ICMAP20_CID_7r_ENUM,
    BCM56440_B0_ICMAP20_CID_8r_ENUM,
    BCM56440_B0_ICMAP20_CID_9r_ENUM,
    BCM56440_B0_ICMAP21_CID_0r_ENUM,
    BCM56440_B0_ICMAP21_CID_1r_ENUM,
    BCM56440_B0_ICMAP21_CID_10r_ENUM,
    BCM56440_B0_ICMAP21_CID_11r_ENUM,
    BCM56440_B0_ICMAP21_CID_12r_ENUM,
    BCM56440_B0_ICMAP21_CID_13r_ENUM,
    BCM56440_B0_ICMAP21_CID_14r_ENUM,
    BCM56440_B0_ICMAP21_CID_15r_ENUM,
    BCM56440_B0_ICMAP21_CID_2r_ENUM,
    BCM56440_B0_ICMAP21_CID_3r_ENUM,
    BCM56440_B0_ICMAP21_CID_4r_ENUM,
    BCM56440_B0_ICMAP21_CID_5r_ENUM,
    BCM56440_B0_ICMAP21_CID_6r_ENUM,
    BCM56440_B0_ICMAP21_CID_7r_ENUM,
    BCM56440_B0_ICMAP21_CID_8r_ENUM,
    BCM56440_B0_ICMAP21_CID_9r_ENUM,
    BCM56440_B0_ICMAP22_CID_0r_ENUM,
    BCM56440_B0_ICMAP22_CID_1r_ENUM,
    BCM56440_B0_ICMAP22_CID_10r_ENUM,
    BCM56440_B0_ICMAP22_CID_11r_ENUM,
    BCM56440_B0_ICMAP22_CID_12r_ENUM,
    BCM56440_B0_ICMAP22_CID_13r_ENUM,
    BCM56440_B0_ICMAP22_CID_14r_ENUM,
    BCM56440_B0_ICMAP22_CID_15r_ENUM,
    BCM56440_B0_ICMAP22_CID_2r_ENUM,
    BCM56440_B0_ICMAP22_CID_3r_ENUM,
    BCM56440_B0_ICMAP22_CID_4r_ENUM,
    BCM56440_B0_ICMAP22_CID_5r_ENUM,
    BCM56440_B0_ICMAP22_CID_6r_ENUM,
    BCM56440_B0_ICMAP22_CID_7r_ENUM,
    BCM56440_B0_ICMAP22_CID_8r_ENUM,
    BCM56440_B0_ICMAP22_CID_9r_ENUM,
    BCM56440_B0_ICMAP23_CID_0r_ENUM,
    BCM56440_B0_ICMAP23_CID_1r_ENUM,
    BCM56440_B0_ICMAP23_CID_10r_ENUM,
    BCM56440_B0_ICMAP23_CID_11r_ENUM,
    BCM56440_B0_ICMAP23_CID_12r_ENUM,
    BCM56440_B0_ICMAP23_CID_13r_ENUM,
    BCM56440_B0_ICMAP23_CID_14r_ENUM,
    BCM56440_B0_ICMAP23_CID_15r_ENUM,
    BCM56440_B0_ICMAP23_CID_2r_ENUM,
    BCM56440_B0_ICMAP23_CID_3r_ENUM,
    BCM56440_B0_ICMAP23_CID_4r_ENUM,
    BCM56440_B0_ICMAP23_CID_5r_ENUM,
    BCM56440_B0_ICMAP23_CID_6r_ENUM,
    BCM56440_B0_ICMAP23_CID_7r_ENUM,
    BCM56440_B0_ICMAP23_CID_8r_ENUM,
    BCM56440_B0_ICMAP23_CID_9r_ENUM,
    BCM56440_B0_ICMAP24_CID_0r_ENUM,
    BCM56440_B0_ICMAP24_CID_1r_ENUM,
    BCM56440_B0_ICMAP24_CID_10r_ENUM,
    BCM56440_B0_ICMAP24_CID_11r_ENUM,
    BCM56440_B0_ICMAP24_CID_12r_ENUM,
    BCM56440_B0_ICMAP24_CID_13r_ENUM,
    BCM56440_B0_ICMAP24_CID_14r_ENUM,
    BCM56440_B0_ICMAP24_CID_15r_ENUM,
    BCM56440_B0_ICMAP24_CID_2r_ENUM,
    BCM56440_B0_ICMAP24_CID_3r_ENUM,
    BCM56440_B0_ICMAP24_CID_4r_ENUM,
    BCM56440_B0_ICMAP24_CID_5r_ENUM,
    BCM56440_B0_ICMAP24_CID_6r_ENUM,
    BCM56440_B0_ICMAP24_CID_7r_ENUM,
    BCM56440_B0_ICMAP24_CID_8r_ENUM,
    BCM56440_B0_ICMAP24_CID_9r_ENUM,
    BCM56440_B0_ICMAP25_CID_0r_ENUM,
    BCM56440_B0_ICMAP25_CID_1r_ENUM,
    BCM56440_B0_ICMAP25_CID_10r_ENUM,
    BCM56440_B0_ICMAP25_CID_11r_ENUM,
    BCM56440_B0_ICMAP25_CID_12r_ENUM,
    BCM56440_B0_ICMAP25_CID_13r_ENUM,
    BCM56440_B0_ICMAP25_CID_14r_ENUM,
    BCM56440_B0_ICMAP25_CID_15r_ENUM,
    BCM56440_B0_ICMAP25_CID_2r_ENUM,
    BCM56440_B0_ICMAP25_CID_3r_ENUM,
    BCM56440_B0_ICMAP25_CID_4r_ENUM,
    BCM56440_B0_ICMAP25_CID_5r_ENUM,
    BCM56440_B0_ICMAP25_CID_6r_ENUM,
    BCM56440_B0_ICMAP25_CID_7r_ENUM,
    BCM56440_B0_ICMAP25_CID_8r_ENUM,
    BCM56440_B0_ICMAP25_CID_9r_ENUM,
    BCM56440_B0_ICMAP26_CID_0r_ENUM,
    BCM56440_B0_ICMAP26_CID_1r_ENUM,
    BCM56440_B0_ICMAP26_CID_10r_ENUM,
    BCM56440_B0_ICMAP26_CID_11r_ENUM,
    BCM56440_B0_ICMAP26_CID_12r_ENUM,
    BCM56440_B0_ICMAP26_CID_13r_ENUM,
    BCM56440_B0_ICMAP26_CID_14r_ENUM,
    BCM56440_B0_ICMAP26_CID_15r_ENUM,
    BCM56440_B0_ICMAP26_CID_2r_ENUM,
    BCM56440_B0_ICMAP26_CID_3r_ENUM,
    BCM56440_B0_ICMAP26_CID_4r_ENUM,
    BCM56440_B0_ICMAP26_CID_5r_ENUM,
    BCM56440_B0_ICMAP26_CID_6r_ENUM,
    BCM56440_B0_ICMAP26_CID_7r_ENUM,
    BCM56440_B0_ICMAP26_CID_8r_ENUM,
    BCM56440_B0_ICMAP26_CID_9r_ENUM,
    BCM56440_B0_ICMAP27_CID_0r_ENUM,
    BCM56440_B0_ICMAP27_CID_1r_ENUM,
    BCM56440_B0_ICMAP27_CID_10r_ENUM,
    BCM56440_B0_ICMAP27_CID_11r_ENUM,
    BCM56440_B0_ICMAP27_CID_12r_ENUM,
    BCM56440_B0_ICMAP27_CID_13r_ENUM,
    BCM56440_B0_ICMAP27_CID_14r_ENUM,
    BCM56440_B0_ICMAP27_CID_15r_ENUM,
    BCM56440_B0_ICMAP27_CID_2r_ENUM,
    BCM56440_B0_ICMAP27_CID_3r_ENUM,
    BCM56440_B0_ICMAP27_CID_4r_ENUM,
    BCM56440_B0_ICMAP27_CID_5r_ENUM,
    BCM56440_B0_ICMAP27_CID_6r_ENUM,
    BCM56440_B0_ICMAP27_CID_7r_ENUM,
    BCM56440_B0_ICMAP27_CID_8r_ENUM,
    BCM56440_B0_ICMAP27_CID_9r_ENUM,
    BCM56440_B0_ICMAP28_CID_0r_ENUM,
    BCM56440_B0_ICMAP28_CID_1r_ENUM,
    BCM56440_B0_ICMAP28_CID_10r_ENUM,
    BCM56440_B0_ICMAP28_CID_11r_ENUM,
    BCM56440_B0_ICMAP28_CID_12r_ENUM,
    BCM56440_B0_ICMAP28_CID_13r_ENUM,
    BCM56440_B0_ICMAP28_CID_14r_ENUM,
    BCM56440_B0_ICMAP28_CID_15r_ENUM,
    BCM56440_B0_ICMAP28_CID_2r_ENUM,
    BCM56440_B0_ICMAP28_CID_3r_ENUM,
    BCM56440_B0_ICMAP28_CID_4r_ENUM,
    BCM56440_B0_ICMAP28_CID_5r_ENUM,
    BCM56440_B0_ICMAP28_CID_6r_ENUM,
    BCM56440_B0_ICMAP28_CID_7r_ENUM,
    BCM56440_B0_ICMAP28_CID_8r_ENUM,
    BCM56440_B0_ICMAP28_CID_9r_ENUM,
    BCM56440_B0_ICMAP29_CID_0r_ENUM,
    BCM56440_B0_ICMAP29_CID_1r_ENUM,
    BCM56440_B0_ICMAP29_CID_10r_ENUM,
    BCM56440_B0_ICMAP29_CID_11r_ENUM,
    BCM56440_B0_ICMAP29_CID_12r_ENUM,
    BCM56440_B0_ICMAP29_CID_13r_ENUM,
    BCM56440_B0_ICMAP29_CID_14r_ENUM,
    BCM56440_B0_ICMAP29_CID_15r_ENUM,
    BCM56440_B0_ICMAP29_CID_2r_ENUM,
    BCM56440_B0_ICMAP29_CID_3r_ENUM,
    BCM56440_B0_ICMAP29_CID_4r_ENUM,
    BCM56440_B0_ICMAP29_CID_5r_ENUM,
    BCM56440_B0_ICMAP29_CID_6r_ENUM,
    BCM56440_B0_ICMAP29_CID_7r_ENUM,
    BCM56440_B0_ICMAP29_CID_8r_ENUM,
    BCM56440_B0_ICMAP29_CID_9r_ENUM,
    BCM56440_B0_ICMAP2_CID_0r_ENUM,
    BCM56440_B0_ICMAP2_CID_1r_ENUM,
    BCM56440_B0_ICMAP2_CID_10r_ENUM,
    BCM56440_B0_ICMAP2_CID_11r_ENUM,
    BCM56440_B0_ICMAP2_CID_12r_ENUM,
    BCM56440_B0_ICMAP2_CID_13r_ENUM,
    BCM56440_B0_ICMAP2_CID_14r_ENUM,
    BCM56440_B0_ICMAP2_CID_15r_ENUM,
    BCM56440_B0_ICMAP2_CID_2r_ENUM,
    BCM56440_B0_ICMAP2_CID_3r_ENUM,
    BCM56440_B0_ICMAP2_CID_4r_ENUM,
    BCM56440_B0_ICMAP2_CID_5r_ENUM,
    BCM56440_B0_ICMAP2_CID_6r_ENUM,
    BCM56440_B0_ICMAP2_CID_7r_ENUM,
    BCM56440_B0_ICMAP2_CID_8r_ENUM,
    BCM56440_B0_ICMAP2_CID_9r_ENUM,
    BCM56440_B0_ICMAP30_CID_0r_ENUM,
    BCM56440_B0_ICMAP30_CID_1r_ENUM,
    BCM56440_B0_ICMAP30_CID_10r_ENUM,
    BCM56440_B0_ICMAP30_CID_11r_ENUM,
    BCM56440_B0_ICMAP30_CID_12r_ENUM,
    BCM56440_B0_ICMAP30_CID_13r_ENUM,
    BCM56440_B0_ICMAP30_CID_14r_ENUM,
    BCM56440_B0_ICMAP30_CID_15r_ENUM,
    BCM56440_B0_ICMAP30_CID_2r_ENUM,
    BCM56440_B0_ICMAP30_CID_3r_ENUM,
    BCM56440_B0_ICMAP30_CID_4r_ENUM,
    BCM56440_B0_ICMAP30_CID_5r_ENUM,
    BCM56440_B0_ICMAP30_CID_6r_ENUM,
    BCM56440_B0_ICMAP30_CID_7r_ENUM,
    BCM56440_B0_ICMAP30_CID_8r_ENUM,
    BCM56440_B0_ICMAP30_CID_9r_ENUM,
    BCM56440_B0_ICMAP31_CID_0r_ENUM,
    BCM56440_B0_ICMAP31_CID_1r_ENUM,
    BCM56440_B0_ICMAP31_CID_10r_ENUM,
    BCM56440_B0_ICMAP31_CID_11r_ENUM,
    BCM56440_B0_ICMAP31_CID_12r_ENUM,
    BCM56440_B0_ICMAP31_CID_13r_ENUM,
    BCM56440_B0_ICMAP31_CID_14r_ENUM,
    BCM56440_B0_ICMAP31_CID_15r_ENUM,
    BCM56440_B0_ICMAP31_CID_2r_ENUM,
    BCM56440_B0_ICMAP31_CID_3r_ENUM,
    BCM56440_B0_ICMAP31_CID_4r_ENUM,
    BCM56440_B0_ICMAP31_CID_5r_ENUM,
    BCM56440_B0_ICMAP31_CID_6r_ENUM,
    BCM56440_B0_ICMAP31_CID_7r_ENUM,
    BCM56440_B0_ICMAP31_CID_8r_ENUM,
    BCM56440_B0_ICMAP31_CID_9r_ENUM,
    BCM56440_B0_ICMAP3_CID_0r_ENUM,
    BCM56440_B0_ICMAP3_CID_1r_ENUM,
    BCM56440_B0_ICMAP3_CID_10r_ENUM,
    BCM56440_B0_ICMAP3_CID_11r_ENUM,
    BCM56440_B0_ICMAP3_CID_12r_ENUM,
    BCM56440_B0_ICMAP3_CID_13r_ENUM,
    BCM56440_B0_ICMAP3_CID_14r_ENUM,
    BCM56440_B0_ICMAP3_CID_15r_ENUM,
    BCM56440_B0_ICMAP3_CID_2r_ENUM,
    BCM56440_B0_ICMAP3_CID_3r_ENUM,
    BCM56440_B0_ICMAP3_CID_4r_ENUM,
    BCM56440_B0_ICMAP3_CID_5r_ENUM,
    BCM56440_B0_ICMAP3_CID_6r_ENUM,
    BCM56440_B0_ICMAP3_CID_7r_ENUM,
    BCM56440_B0_ICMAP3_CID_8r_ENUM,
    BCM56440_B0_ICMAP3_CID_9r_ENUM,
    BCM56440_B0_ICMAP4_CID_0r_ENUM,
    BCM56440_B0_ICMAP4_CID_1r_ENUM,
    BCM56440_B0_ICMAP4_CID_10r_ENUM,
    BCM56440_B0_ICMAP4_CID_11r_ENUM,
    BCM56440_B0_ICMAP4_CID_12r_ENUM,
    BCM56440_B0_ICMAP4_CID_13r_ENUM,
    BCM56440_B0_ICMAP4_CID_14r_ENUM,
    BCM56440_B0_ICMAP4_CID_15r_ENUM,
    BCM56440_B0_ICMAP4_CID_2r_ENUM,
    BCM56440_B0_ICMAP4_CID_3r_ENUM,
    BCM56440_B0_ICMAP4_CID_4r_ENUM,
    BCM56440_B0_ICMAP4_CID_5r_ENUM,
    BCM56440_B0_ICMAP4_CID_6r_ENUM,
    BCM56440_B0_ICMAP4_CID_7r_ENUM,
    BCM56440_B0_ICMAP4_CID_8r_ENUM,
    BCM56440_B0_ICMAP4_CID_9r_ENUM,
    BCM56440_B0_ICMAP5_CID_0r_ENUM,
    BCM56440_B0_ICMAP5_CID_1r_ENUM,
    BCM56440_B0_ICMAP5_CID_10r_ENUM,
    BCM56440_B0_ICMAP5_CID_11r_ENUM,
    BCM56440_B0_ICMAP5_CID_12r_ENUM,
    BCM56440_B0_ICMAP5_CID_13r_ENUM,
    BCM56440_B0_ICMAP5_CID_14r_ENUM,
    BCM56440_B0_ICMAP5_CID_15r_ENUM,
    BCM56440_B0_ICMAP5_CID_2r_ENUM,
    BCM56440_B0_ICMAP5_CID_3r_ENUM,
    BCM56440_B0_ICMAP5_CID_4r_ENUM,
    BCM56440_B0_ICMAP5_CID_5r_ENUM,
    BCM56440_B0_ICMAP5_CID_6r_ENUM,
    BCM56440_B0_ICMAP5_CID_7r_ENUM,
    BCM56440_B0_ICMAP5_CID_8r_ENUM,
    BCM56440_B0_ICMAP5_CID_9r_ENUM,
    BCM56440_B0_ICMAP6_CID_0r_ENUM,
    BCM56440_B0_ICMAP6_CID_1r_ENUM,
    BCM56440_B0_ICMAP6_CID_10r_ENUM,
    BCM56440_B0_ICMAP6_CID_11r_ENUM,
    BCM56440_B0_ICMAP6_CID_12r_ENUM,
    BCM56440_B0_ICMAP6_CID_13r_ENUM,
    BCM56440_B0_ICMAP6_CID_14r_ENUM,
    BCM56440_B0_ICMAP6_CID_15r_ENUM,
    BCM56440_B0_ICMAP6_CID_2r_ENUM,
    BCM56440_B0_ICMAP6_CID_3r_ENUM,
    BCM56440_B0_ICMAP6_CID_4r_ENUM,
    BCM56440_B0_ICMAP6_CID_5r_ENUM,
    BCM56440_B0_ICMAP6_CID_6r_ENUM,
    BCM56440_B0_ICMAP6_CID_7r_ENUM,
    BCM56440_B0_ICMAP6_CID_8r_ENUM,
    BCM56440_B0_ICMAP6_CID_9r_ENUM,
    BCM56440_B0_ICMAP7_CID_0r_ENUM,
    BCM56440_B0_ICMAP7_CID_1r_ENUM,
    BCM56440_B0_ICMAP7_CID_10r_ENUM,
    BCM56440_B0_ICMAP7_CID_11r_ENUM,
    BCM56440_B0_ICMAP7_CID_12r_ENUM,
    BCM56440_B0_ICMAP7_CID_13r_ENUM,
    BCM56440_B0_ICMAP7_CID_14r_ENUM,
    BCM56440_B0_ICMAP7_CID_15r_ENUM,
    BCM56440_B0_ICMAP7_CID_2r_ENUM,
    BCM56440_B0_ICMAP7_CID_3r_ENUM,
    BCM56440_B0_ICMAP7_CID_4r_ENUM,
    BCM56440_B0_ICMAP7_CID_5r_ENUM,
    BCM56440_B0_ICMAP7_CID_6r_ENUM,
    BCM56440_B0_ICMAP7_CID_7r_ENUM,
    BCM56440_B0_ICMAP7_CID_8r_ENUM,
    BCM56440_B0_ICMAP7_CID_9r_ENUM,
    BCM56440_B0_ICMAP8_CID_0r_ENUM,
    BCM56440_B0_ICMAP8_CID_1r_ENUM,
    BCM56440_B0_ICMAP8_CID_10r_ENUM,
    BCM56440_B0_ICMAP8_CID_11r_ENUM,
    BCM56440_B0_ICMAP8_CID_12r_ENUM,
    BCM56440_B0_ICMAP8_CID_13r_ENUM,
    BCM56440_B0_ICMAP8_CID_14r_ENUM,
    BCM56440_B0_ICMAP8_CID_15r_ENUM,
    BCM56440_B0_ICMAP8_CID_2r_ENUM,
    BCM56440_B0_ICMAP8_CID_3r_ENUM,
    BCM56440_B0_ICMAP8_CID_4r_ENUM,
    BCM56440_B0_ICMAP8_CID_5r_ENUM,
    BCM56440_B0_ICMAP8_CID_6r_ENUM,
    BCM56440_B0_ICMAP8_CID_7r_ENUM,
    BCM56440_B0_ICMAP8_CID_8r_ENUM,
    BCM56440_B0_ICMAP8_CID_9r_ENUM,
    BCM56440_B0_ICMAP9_CID_0r_ENUM,
    BCM56440_B0_ICMAP9_CID_1r_ENUM,
    BCM56440_B0_ICMAP9_CID_10r_ENUM,
    BCM56440_B0_ICMAP9_CID_11r_ENUM,
    BCM56440_B0_ICMAP9_CID_12r_ENUM,
    BCM56440_B0_ICMAP9_CID_13r_ENUM,
    BCM56440_B0_ICMAP9_CID_14r_ENUM,
    BCM56440_B0_ICMAP9_CID_15r_ENUM,
    BCM56440_B0_ICMAP9_CID_2r_ENUM,
    BCM56440_B0_ICMAP9_CID_3r_ENUM,
    BCM56440_B0_ICMAP9_CID_4r_ENUM,
    BCM56440_B0_ICMAP9_CID_5r_ENUM,
    BCM56440_B0_ICMAP9_CID_6r_ENUM,
    BCM56440_B0_ICMAP9_CID_7r_ENUM,
    BCM56440_B0_ICMAP9_CID_8r_ENUM,
    BCM56440_B0_ICMAP9_CID_9r_ENUM,
    BCM56440_B0_ICONTROL_OPCODE_BITMAPm_ENUM,
    BCM56440_B0_ICTRLr_ENUM,
    BCM56440_B0_IE2E_CONTROLr_ENUM,
    BCM56440_B0_IFP_COUNTER_PARITY_CONTROLr_ENUM,
    BCM56440_B0_IFP_COUNTER_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_IFP_COUNTER_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_IFP_METER_PARITY_CONTROLr_ENUM,
    BCM56440_B0_IFP_METER_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_IFP_METER_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_IFP_METER_TABLE_TM_SLICE_0_2r_ENUM,
    BCM56440_B0_IFP_METER_TABLE_TM_SLICE_3_5r_ENUM,
    BCM56440_B0_IFP_METER_TABLE_TM_SLICE_6_8r_ENUM,
    BCM56440_B0_IFP_METER_TABLE_TM_SLICE_9_11r_ENUM,
    BCM56440_B0_IFP_POLICY_PARITY_CONTROLr_ENUM,
    BCM56440_B0_IFP_POLICY_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_IFP_POLICY_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM,
    BCM56440_B0_IFP_PWR_WATCH_DOG_STATUSr_ENUM,
    BCM56440_B0_IFP_REDIRECTION_PROFILEm_ENUM,
    BCM56440_B0_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM,
    BCM56440_B0_IFP_STORM_CONTROL_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_IFP_STORM_CONTROL_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_IGMP_MLD_PKT_CONTROLr_ENUM,
    BCM56440_B0_IHG_LOOKUPr_ENUM,
    BCM56440_B0_IIPMCr_ENUM,
    BCM56440_B0_ILTOMCr_ENUM,
    BCM56440_B0_IMIRROR_BITMAPm_ENUM,
    BCM56440_B0_IMIRROR_BITMAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_IMIRROR_BITMAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_IMIRROR_BITMAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_IMRP4r_ENUM,
    BCM56440_B0_IMRP6r_ENUM,
    BCM56440_B0_IM_MTP_INDEXm_ENUM,
    BCM56440_B0_ING_1588_PARSING_CONTROLr_ENUM,
    BCM56440_B0_ING_1588_TS_DISPOSITION_PROFILE_TABLEm_ENUM,
    BCM56440_B0_ING_BYPASS_CTRLr_ENUM,
    BCM56440_B0_ING_CONFIG_64r_ENUM,
    BCM56440_B0_ING_COS_MODEr_ENUM,
    BCM56440_B0_ING_DVP_TABLEm_ENUM,
    BCM56440_B0_ING_DVP_TABLE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ING_DVP_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_DVP_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_EGRMSKBMAPm_ENUM,
    BCM56440_B0_ING_EGRMSKBMAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ING_EGRMSKBMAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_EGRMSKBMAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_EN_EFILTER_BITMAPm_ENUM,
    BCM56440_B0_ING_EVENT_DEBUGr_ENUM,
    BCM56440_B0_ING_EVENT_DEBUG_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56440_B0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56440_B0_ING_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56440_B0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM,
    BCM56440_B0_ING_HW_RESET_CONTROL_1r_ENUM,
    BCM56440_B0_ING_HW_RESET_CONTROL_2r_ENUM,
    BCM56440_B0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM,
    BCM56440_B0_ING_L3_NEXT_HOPm_ENUM,
    BCM56440_B0_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_MIRROR_COS_CONTROLr_ENUM,
    BCM56440_B0_ING_MISC_CONFIGr_ENUM,
    BCM56440_B0_ING_MISC_CONFIG2r_ENUM,
    BCM56440_B0_ING_MISC_PORT_CONFIGr_ENUM,
    BCM56440_B0_ING_MODMAP_CTRLr_ENUM,
    BCM56440_B0_ING_MOD_MAP_TABLEm_ENUM,
    BCM56440_B0_ING_MPLS_EXP_MAPPINGm_ENUM,
    BCM56440_B0_ING_MPLS_INNER_TPIDr_ENUM,
    BCM56440_B0_ING_MPLS_TPIDr_ENUM,
    BCM56440_B0_ING_MPLS_TPID_0r_ENUM,
    BCM56440_B0_ING_MPLS_TPID_1r_ENUM,
    BCM56440_B0_ING_MPLS_TPID_2r_ENUM,
    BCM56440_B0_ING_MPLS_TPID_3r_ENUM,
    BCM56440_B0_ING_OUTER_TPIDr_ENUM,
    BCM56440_B0_ING_OUTER_TPID_0r_ENUM,
    BCM56440_B0_ING_OUTER_TPID_1r_ENUM,
    BCM56440_B0_ING_OUTER_TPID_2r_ENUM,
    BCM56440_B0_ING_OUTER_TPID_3r_ENUM,
    BCM56440_B0_ING_PRI_CNG_MAPm_ENUM,
    BCM56440_B0_ING_PRI_CNG_MAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ING_PRI_CNG_MAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_PRI_CNG_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_PW_TERM_SEQ_NUMm_ENUM,
    BCM56440_B0_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_QUEUE_MAPm_ENUM,
    BCM56440_B0_ING_QUEUE_MAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ING_QUEUE_MAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_QUEUE_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_QUEUE_OFFSET_MAPPING_TABLEm_ENUM,
    BCM56440_B0_ING_Q_BEGINr_ENUM,
    BCM56440_B0_ING_SERVICE_PRI_MAPm_ENUM,
    BCM56440_B0_ING_SVM_CONTROLr_ENUM,
    BCM56440_B0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM,
    BCM56440_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_SVM_METER_TABLE_CONTROLr_ENUM,
    BCM56440_B0_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM,
    BCM56440_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56440_B0_ING_SVM_PKT_PRI_MAPm_ENUM,
    BCM56440_B0_ING_SVM_PKT_RES_MAPm_ENUM,
    BCM56440_B0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM,
    BCM56440_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_SVM_PORT_MAPm_ENUM,
    BCM56440_B0_ING_SVM_PRI_CNG_MAPm_ENUM,
    BCM56440_B0_ING_SVM_TOS_MAPm_ENUM,
    BCM56440_B0_ING_SYS_RSVD_VIDr_ENUM,
    BCM56440_B0_ING_UNTAGGED_PHBm_ENUM,
    BCM56440_B0_ING_UNTAGGED_PHB_PARITY_CONTROLr_ENUM,
    BCM56440_B0_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_ING_UNTAGGED_PHB_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ING_VLAN_RANGEm_ENUM,
    BCM56440_B0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56440_B0_ING_WESP_PROTO_CONTROLr_ENUM,
    BCM56440_B0_INITIAL_ING_L3_NEXT_HOPm_ENUM,
    BCM56440_B0_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_INITIAL_L3_ECMPm_ENUM,
    BCM56440_B0_INITIAL_L3_ECMP_GROUPm_ENUM,
    BCM56440_B0_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_INITIAL_L3_ECMP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_INITIAL_L3_ECMP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_INITIAL_PROT_GROUP_TABLEm_ENUM,
    BCM56440_B0_INITIAL_PROT_NHI_TABLEm_ENUM,
    BCM56440_B0_INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_INPUT_PORT_RX_ENABLE0_64r_ENUM,
    BCM56440_B0_INPUT_PORT_RX_ENABLE1_64r_ENUM,
    BCM56440_B0_INTFI_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_INTFI_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_INTFI_ECC_DEBUGr_ENUM,
    BCM56440_B0_INTFI_ECC_ERRORr_ENUM,
    BCM56440_B0_INTFI_ECC_STATUSr_ENUM,
    BCM56440_B0_INTFI_ERROR_MASKr_ENUM,
    BCM56440_B0_INTFI_ERROR_STATUSr_ENUM,
    BCM56440_B0_INTFI_HCFC_DEBUGr_ENUM,
    BCM56440_B0_INTFI_MAP_TBL_ADDRr_ENUM,
    BCM56440_B0_INTFI_MEMDEBUGr_ENUM,
    BCM56440_B0_INTFI_OOB_HCFC_BAD_RXD_COUNTr_ENUM,
    BCM56440_B0_INTFI_OOB_HCFC_CAPTURE0r_ENUM,
    BCM56440_B0_INTFI_OOB_HCFC_CAPTURE1r_ENUM,
    BCM56440_B0_INTFI_OOB_HCFC_CAPTURE2r_ENUM,
    BCM56440_B0_INTFI_OOB_HCFC_CAPTURE3r_ENUM,
    BCM56440_B0_INTFI_OOB_HCFC_GOOD_RXD_COUNTr_ENUM,
    BCM56440_B0_INTFI_PORT_CFGr_ENUM,
    BCM56440_B0_IP0_INTR_ENABLEr_ENUM,
    BCM56440_B0_IP0_INTR_STATUSr_ENUM,
    BCM56440_B0_IP1_INTR_ENABLEr_ENUM,
    BCM56440_B0_IP1_INTR_ENABLE_1r_ENUM,
    BCM56440_B0_IP1_INTR_STATUSr_ENUM,
    BCM56440_B0_IP1_INTR_STATUS_1r_ENUM,
    BCM56440_B0_IP2_INTR_ENABLEr_ENUM,
    BCM56440_B0_IP2_INTR_ENABLE_1r_ENUM,
    BCM56440_B0_IP2_INTR_ENABLE_2r_ENUM,
    BCM56440_B0_IP2_INTR_STATUSr_ENUM,
    BCM56440_B0_IP2_INTR_STATUS_1r_ENUM,
    BCM56440_B0_IP2_INTR_STATUS_2r_ENUM,
    BCM56440_B0_IPG_HD_BKP_CNTLr_ENUM,
    BCM56440_B0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM,
    BCM56440_B0_IPV6_MIN_FRAG_SIZEr_ENUM,
    BCM56440_B0_IP_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_IP_COUNTERS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_IP_COUNTERS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_ITE_CONFIGr_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS0r_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS1r_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS2r_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS3r_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS4r_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS5r_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS6r_ENUM,
    BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS7r_ENUM,
    BCM56440_B0_IUNHGIr_ENUM,
    BCM56440_B0_IUNKOPCr_ENUM,
    BCM56440_B0_JBCASCFG_CHID_0r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_1r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_10r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_11r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_12r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_13r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_14r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_15r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_16r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_17r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_18r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_19r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_2r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_20r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_21r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_22r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_23r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_24r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_25r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_26r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_27r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_28r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_29r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_3r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_30r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_31r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_32r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_33r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_34r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_35r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_36r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_37r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_38r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_39r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_4r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_40r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_41r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_42r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_43r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_44r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_45r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_46r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_47r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_48r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_49r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_5r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_50r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_51r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_52r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_53r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_54r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_55r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_56r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_57r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_58r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_59r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_6r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_60r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_61r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_62r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_63r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_7r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_8r_ENUM,
    BCM56440_B0_JBCASCFG_CHID_9r_ENUM,
    BCM56440_B0_JBCASWINr_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_0r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_1r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_10r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_11r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_12r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_13r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_14r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_15r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_16r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_17r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_18r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_19r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_2r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_20r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_21r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_22r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_23r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_24r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_25r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_26r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_27r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_28r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_29r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_3r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_30r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_31r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_32r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_33r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_34r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_35r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_36r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_37r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_38r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_39r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_4r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_40r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_41r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_42r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_43r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_44r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_45r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_46r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_47r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_48r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_49r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_5r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_50r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_51r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_52r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_53r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_54r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_55r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_56r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_57r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_58r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_59r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_6r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_60r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_61r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_62r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_63r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_7r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_8r_ENUM,
    BCM56440_B0_JBCHCFG1_CHID_9r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_0r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_1r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_10r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_11r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_12r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_13r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_14r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_15r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_16r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_17r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_18r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_19r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_2r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_20r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_21r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_22r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_23r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_24r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_25r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_26r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_27r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_28r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_29r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_3r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_30r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_31r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_32r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_33r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_34r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_35r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_36r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_37r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_38r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_39r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_4r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_40r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_41r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_42r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_43r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_44r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_45r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_46r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_47r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_48r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_49r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_5r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_50r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_51r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_52r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_53r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_54r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_55r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_56r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_57r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_58r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_59r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_6r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_60r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_61r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_62r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_63r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_7r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_8r_ENUM,
    BCM56440_B0_JBCHCFG2_CHID_9r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_0r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_1r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_10r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_11r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_12r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_13r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_14r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_15r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_16r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_17r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_18r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_19r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_2r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_20r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_21r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_22r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_23r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_24r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_25r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_26r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_27r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_28r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_29r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_3r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_30r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_31r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_32r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_33r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_34r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_35r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_36r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_37r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_38r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_39r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_4r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_40r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_41r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_42r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_43r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_44r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_45r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_46r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_47r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_48r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_49r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_5r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_50r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_51r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_52r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_53r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_54r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_55r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_56r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_57r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_58r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_59r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_6r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_60r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_61r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_62r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_63r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_7r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_8r_ENUM,
    BCM56440_B0_JBCSTAT_CHID_9r_ENUM,
    BCM56440_B0_JBDEPC_TCID_0r_ENUM,
    BCM56440_B0_JBDEPC_TCID_1r_ENUM,
    BCM56440_B0_JBDEPC_TCID_10r_ENUM,
    BCM56440_B0_JBDEPC_TCID_11r_ENUM,
    BCM56440_B0_JBDEPC_TCID_12r_ENUM,
    BCM56440_B0_JBDEPC_TCID_13r_ENUM,
    BCM56440_B0_JBDEPC_TCID_14r_ENUM,
    BCM56440_B0_JBDEPC_TCID_15r_ENUM,
    BCM56440_B0_JBDEPC_TCID_2r_ENUM,
    BCM56440_B0_JBDEPC_TCID_3r_ENUM,
    BCM56440_B0_JBDEPC_TCID_4r_ENUM,
    BCM56440_B0_JBDEPC_TCID_5r_ENUM,
    BCM56440_B0_JBDEPC_TCID_6r_ENUM,
    BCM56440_B0_JBDEPC_TCID_7r_ENUM,
    BCM56440_B0_JBDEPC_TCID_8r_ENUM,
    BCM56440_B0_JBDEPC_TCID_9r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_0r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_1r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_10r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_11r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_12r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_13r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_14r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_15r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_16r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_17r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_18r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_19r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_2r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_20r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_21r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_22r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_23r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_24r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_25r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_26r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_27r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_28r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_29r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_3r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_30r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_31r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_32r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_33r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_34r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_35r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_36r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_37r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_38r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_39r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_4r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_40r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_41r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_42r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_43r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_44r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_45r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_46r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_47r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_48r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_49r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_5r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_50r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_51r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_52r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_53r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_54r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_55r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_56r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_57r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_58r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_59r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_6r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_60r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_61r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_62r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_63r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_7r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_8r_ENUM,
    BCM56440_B0_JBDMAX1_CHID_9r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_0r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_1r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_10r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_11r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_12r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_13r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_14r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_15r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_16r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_17r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_18r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_19r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_2r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_20r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_21r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_22r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_23r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_24r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_25r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_26r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_27r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_28r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_29r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_3r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_30r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_31r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_32r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_33r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_34r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_35r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_36r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_37r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_38r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_39r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_4r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_40r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_41r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_42r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_43r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_44r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_45r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_46r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_47r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_48r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_49r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_5r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_50r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_51r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_52r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_53r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_54r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_55r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_56r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_57r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_58r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_59r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_6r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_60r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_61r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_62r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_63r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_7r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_8r_ENUM,
    BCM56440_B0_JBDMAX2_CHID_9r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_0r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_1r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_10r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_11r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_12r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_13r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_14r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_15r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_16r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_17r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_18r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_19r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_2r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_20r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_21r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_22r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_23r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_24r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_25r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_26r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_27r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_28r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_29r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_3r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_30r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_31r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_32r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_33r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_34r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_35r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_36r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_37r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_38r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_39r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_4r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_40r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_41r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_42r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_43r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_44r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_45r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_46r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_47r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_48r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_49r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_5r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_50r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_51r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_52r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_53r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_54r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_55r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_56r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_57r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_58r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_59r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_6r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_60r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_61r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_62r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_63r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_7r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_8r_ENUM,
    BCM56440_B0_JBDMIN1_CHID_9r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_0r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_1r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_10r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_11r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_12r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_13r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_14r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_15r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_16r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_17r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_18r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_19r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_2r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_20r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_21r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_22r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_23r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_24r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_25r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_26r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_27r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_28r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_29r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_3r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_30r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_31r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_32r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_33r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_34r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_35r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_36r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_37r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_38r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_39r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_4r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_40r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_41r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_42r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_43r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_44r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_45r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_46r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_47r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_48r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_49r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_5r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_50r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_51r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_52r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_53r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_54r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_55r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_56r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_57r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_58r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_59r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_6r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_60r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_61r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_62r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_63r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_7r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_8r_ENUM,
    BCM56440_B0_JBDMIN2_CHID_9r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_0r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_1r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_10r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_11r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_12r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_13r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_14r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_15r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_2r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_3r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_4r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_5r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_6r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_7r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_8r_ENUM,
    BCM56440_B0_JBDSUM1_TCID_9r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_0r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_1r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_10r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_11r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_12r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_13r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_14r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_15r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_2r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_3r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_4r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_5r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_6r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_7r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_8r_ENUM,
    BCM56440_B0_JBDSUM2_TCID_9r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_0r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_1r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_10r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_11r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_12r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_13r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_14r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_15r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_16r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_17r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_18r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_19r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_2r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_20r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_21r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_22r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_23r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_24r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_25r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_26r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_27r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_28r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_29r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_3r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_30r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_31r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_32r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_33r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_34r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_35r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_36r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_37r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_38r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_39r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_4r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_40r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_41r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_42r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_43r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_44r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_45r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_46r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_47r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_48r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_49r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_5r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_50r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_51r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_52r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_53r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_54r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_55r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_56r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_57r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_58r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_59r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_6r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_60r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_61r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_62r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_63r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_7r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_8r_ENUM,
    BCM56440_B0_JBMISSPC_CHID_9r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_0r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_1r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_10r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_11r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_12r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_13r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_14r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_15r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_16r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_17r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_18r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_19r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_2r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_20r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_21r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_22r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_23r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_24r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_25r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_26r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_27r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_28r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_29r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_3r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_30r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_31r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_32r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_33r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_34r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_35r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_36r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_37r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_38r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_39r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_4r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_40r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_41r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_42r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_43r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_44r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_45r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_46r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_47r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_48r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_49r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_5r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_50r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_51r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_52r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_53r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_54r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_55r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_56r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_57r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_58r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_59r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_6r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_60r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_61r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_62r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_63r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_7r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_8r_ENUM,
    BCM56440_B0_JBRSTRT_CHID_9r_ENUM,
    BCM56440_B0_JBSLPCFGr_ENUM,
    BCM56440_B0_JBSLPCMDr_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_0r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_1r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_10r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_11r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_12r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_13r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_14r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_15r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_16r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_17r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_18r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_19r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_2r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_20r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_21r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_22r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_23r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_24r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_25r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_26r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_27r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_28r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_29r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_3r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_30r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_31r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_32r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_33r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_34r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_35r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_36r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_37r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_38r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_39r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_4r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_40r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_41r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_42r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_43r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_44r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_45r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_46r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_47r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_48r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_49r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_5r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_50r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_51r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_52r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_53r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_54r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_55r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_56r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_57r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_58r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_59r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_6r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_60r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_61r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_62r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_63r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_7r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_8r_ENUM,
    BCM56440_B0_JBUNDRPC_CHID_9r_ENUM,
    BCM56440_B0_KNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56440_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56440_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L2MCm_ENUM,
    BCM56440_B0_L2MC_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L2MC_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L2MC_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L2Xm_ENUM,
    BCM56440_B0_L2_AGE_DEBUGr_ENUM,
    BCM56440_B0_L2_AGE_DEBUG_2r_ENUM,
    BCM56440_B0_L2_AGE_TIMERr_ENUM,
    BCM56440_B0_L2_AUX_HASH_CONTROLr_ENUM,
    BCM56440_B0_L2_BULK_CONTROLr_ENUM,
    BCM56440_B0_L2_BULK_MATCH_DATAm_ENUM,
    BCM56440_B0_L2_BULK_MATCH_MASKm_ENUM,
    BCM56440_B0_L2_BULK_REPLACE_DATAm_ENUM,
    BCM56440_B0_L2_BULK_REPLACE_MASKm_ENUM,
    BCM56440_B0_L2_ENTRY_DBGCTRL_0r_ENUM,
    BCM56440_B0_L2_ENTRY_DBGCTRL_1r_ENUM,
    BCM56440_B0_L2_ENTRY_DBGCTRL_2r_ENUM,
    BCM56440_B0_L2_ENTRY_ONLYm_ENUM,
    BCM56440_B0_L2_ENTRY_OVERFLOWm_ENUM,
    BCM56440_B0_L2_ENTRY_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L2_ENTRY_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_L2_ENTRY_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_L2_ENTRY_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_L2_ENTRY_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_L2_HITDA_ONLYm_ENUM,
    BCM56440_B0_L2_HITSA_ONLYm_ENUM,
    BCM56440_B0_L2_HIT_DBGCTRL_0r_ENUM,
    BCM56440_B0_L2_HIT_DBGCTRL_1r_ENUM,
    BCM56440_B0_L2_LEARN_CONTROLr_ENUM,
    BCM56440_B0_L2_MOD_FIFOm_ENUM,
    BCM56440_B0_L2_MOD_FIFO_CNTr_ENUM,
    BCM56440_B0_L2_MOD_FIFO_DBGCTRLr_ENUM,
    BCM56440_B0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L2_MOD_FIFO_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L2_MOD_FIFO_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L2_MOD_FIFO_RD_PTRr_ENUM,
    BCM56440_B0_L2_MOD_FIFO_WR_PTRr_ENUM,
    BCM56440_B0_L2_USER_ENTRYm_ENUM,
    BCM56440_B0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM,
    BCM56440_B0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM,
    BCM56440_B0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM,
    BCM56440_B0_L2_USER_ENTRY_DATA_ONLYm_ENUM,
    BCM56440_B0_L2_USER_ENTRY_ONLYm_ENUM,
    BCM56440_B0_L3_AUX_HASH_CONTROLr_ENUM,
    BCM56440_B0_L3_DEFIPm_ENUM,
    BCM56440_B0_L3_DEFIP_128m_ENUM,
    BCM56440_B0_L3_DEFIP_128_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_L3_DEFIP_128_CAM_BIST_CONTROLr_ENUM,
    BCM56440_B0_L3_DEFIP_128_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_L3_DEFIP_128_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_L3_DEFIP_128_CAM_DBGCTRLr_ENUM,
    BCM56440_B0_L3_DEFIP_128_CAM_ENABLEr_ENUM,
    BCM56440_B0_L3_DEFIP_128_DATA_DBGCTRLr_ENUM,
    BCM56440_B0_L3_DEFIP_128_DATA_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_128_DATA_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_DEFIP_128_DATA_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_DEFIP_128_DATA_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_DEFIP_128_HIT_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_128_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_DBGCTRL0r_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_DBGCTRL1r_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_DBGCTRL2r_ENUM,
    BCM56440_B0_L3_DEFIP_CAM_ENABLEr_ENUM,
    BCM56440_B0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM,
    BCM56440_B0_L3_DEFIP_DATA_DBGCTRL_1r_ENUM,
    BCM56440_B0_L3_DEFIP_DATA_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_DATA_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_DEFIP_DATA_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_DEFIP_DATA_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_DEFIP_HIT_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_KEY_SELr_ENUM,
    BCM56440_B0_L3_DEFIP_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_PAIR_128m_ENUM,
    BCM56440_B0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_PAIR_128_ONLYm_ENUM,
    BCM56440_B0_L3_DEFIP_RPF_CONTROLr_ENUM,
    BCM56440_B0_L3_ECMPm_ENUM,
    BCM56440_B0_L3_ECMP_COUNTm_ENUM,
    BCM56440_B0_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_ECMP_GROUP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_ECMP_GROUP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_ECMP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_ECMP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_ECMP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_ENTRY_DBGCTRL0r_ENUM,
    BCM56440_B0_L3_ENTRY_DBGCTRL1r_ENUM,
    BCM56440_B0_L3_ENTRY_DBGCTRL2r_ENUM,
    BCM56440_B0_L3_ENTRY_DBGCTRL3r_ENUM,
    BCM56440_B0_L3_ENTRY_DBGCTRL4r_ENUM,
    BCM56440_B0_L3_ENTRY_DBGCTRL5r_ENUM,
    BCM56440_B0_L3_ENTRY_DBGCTRL6r_ENUM,
    BCM56440_B0_L3_ENTRY_HIT_ONLYm_ENUM,
    BCM56440_B0_L3_ENTRY_IPV4_MULTICASTm_ENUM,
    BCM56440_B0_L3_ENTRY_IPV4_UNICASTm_ENUM,
    BCM56440_B0_L3_ENTRY_IPV6_MULTICASTm_ENUM,
    BCM56440_B0_L3_ENTRY_IPV6_UNICASTm_ENUM,
    BCM56440_B0_L3_ENTRY_ONLYm_ENUM,
    BCM56440_B0_L3_ENTRY_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_ENTRY_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_L3_ENTRY_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_L3_ENTRY_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_L3_ENTRY_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_L3_IIFm_ENUM,
    BCM56440_B0_L3_IIF_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_IIF_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_IIF_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_IPMCm_ENUM,
    BCM56440_B0_L3_IPMC_1m_ENUM,
    BCM56440_B0_L3_IPMC_1_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_IPMC_1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_IPMC_1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_IPMC_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_IPMC_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_IPMC_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_IPMC_REMAPm_ENUM,
    BCM56440_B0_L3_IPMC_REMAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_IPMC_REMAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_IPMC_REMAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_MTU_VALUESm_ENUM,
    BCM56440_B0_L3_MTU_VALUES_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_MTU_VALUES_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_MTU_VALUES_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_L3_TUNNELm_ENUM,
    BCM56440_B0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_L3_TUNNEL_CAM_DBGCTRLr_ENUM,
    BCM56440_B0_L3_TUNNEL_PARITY_CONTROLr_ENUM,
    BCM56440_B0_L3_TUNNEL_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_L3_TUNNEL_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_LAG_FAILOVER_CONFIGr_ENUM,
    BCM56440_B0_LAG_FAILOVER_STATUSr_ENUM,
    BCM56440_B0_LINK_STATUSm_ENUM,
    BCM56440_B0_LLS_ACTIVATION_EVENT_SEENr_ENUM,
    BCM56440_B0_LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr_ENUM,
    BCM56440_B0_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr_ENUM,
    BCM56440_B0_LLS_CONFIG0r_ENUM,
    BCM56440_B0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM,
    BCM56440_B0_LLS_DEBUG_DEQ_BLOCKr_ENUM,
    BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM,
    BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM,
    BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM,
    BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM,
    BCM56440_B0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM,
    BCM56440_B0_LLS_DEQUEUE_EVENT_SEENr_ENUM,
    BCM56440_B0_LLS_ERRORr_ENUM,
    BCM56440_B0_LLS_ERROR_ECC_DEBUGr_ENUM,
    BCM56440_B0_LLS_ERROR_MASKr_ENUM,
    BCM56440_B0_LLS_ERROR_UPD2r_ENUM,
    BCM56440_B0_LLS_ERROR_UPD2_MASKr_ENUM,
    BCM56440_B0_LLS_FC_CONFIGr_ENUM,
    BCM56440_B0_LLS_INITr_ENUM,
    BCM56440_B0_LLS_L0_CHILD_STATE1m_ENUM,
    BCM56440_B0_LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56440_B0_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_CONFIGm_ENUM,
    BCM56440_B0_LLS_L0_CONFIG_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_LLS_L0_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_LLS_L0_ECC_DEBUGr_ENUM,
    BCM56440_B0_LLS_L0_ECC_DEBUG1r_ENUM,
    BCM56440_B0_LLS_L0_ECC_ERROR1r_ENUM,
    BCM56440_B0_LLS_L0_ECC_ERROR1_MASKr_ENUM,
    BCM56440_B0_LLS_L0_EF_NEXTm_ENUM,
    BCM56440_B0_LLS_L0_EF_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_ERRORm_ENUM,
    BCM56440_B0_LLS_L0_ERROR_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_ERROR_MINm_ENUM,
    BCM56440_B0_LLS_L0_ERROR_MIN_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_HEADS_TAILSm_ENUM,
    BCM56440_B0_LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_MIN_BUCKET_Cm_ENUM,
    BCM56440_B0_LLS_L0_MIN_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_MIN_CONFIG_Cm_ENUM,
    BCM56440_B0_LLS_L0_MIN_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_MIN_NEXTm_ENUM,
    BCM56440_B0_LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_PARENTm_ENUM,
    BCM56440_B0_LLS_L0_PARENT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_PARENT_STATEm_ENUM,
    BCM56440_B0_LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_SHAPER_BUCKET_Cm_ENUM,
    BCM56440_B0_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_SHAPER_CONFIG_Cm_ENUM,
    BCM56440_B0_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_WERR_MAX_SCm_ENUM,
    BCM56440_B0_LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_WERR_NEXTm_ENUM,
    BCM56440_B0_LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L0_XOFFm_ENUM,
    BCM56440_B0_LLS_L1_CHILD_STATE1m_ENUM,
    BCM56440_B0_LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56440_B0_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_CONFIGm_ENUM,
    BCM56440_B0_LLS_L1_CONFIG_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_LLS_L1_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_LLS_L1_ECC_DEBUG1r_ENUM,
    BCM56440_B0_LLS_L1_ECC_ERROR1r_ENUM,
    BCM56440_B0_LLS_L1_ECC_ERROR1_MASKr_ENUM,
    BCM56440_B0_LLS_L1_EF_NEXTm_ENUM,
    BCM56440_B0_LLS_L1_EF_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_ERRORm_ENUM,
    BCM56440_B0_LLS_L1_ERROR_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_ERROR_MINm_ENUM,
    BCM56440_B0_LLS_L1_ERROR_MIN_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_HEADS_TAILSm_ENUM,
    BCM56440_B0_LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_MIN_BUCKET_Cm_ENUM,
    BCM56440_B0_LLS_L1_MIN_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_MIN_CONFIG_Cm_ENUM,
    BCM56440_B0_LLS_L1_MIN_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_MIN_NEXTm_ENUM,
    BCM56440_B0_LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_PARENTm_ENUM,
    BCM56440_B0_LLS_L1_PARENT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_PARENT_STATEm_ENUM,
    BCM56440_B0_LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_SHAPER_BUCKET_Cm_ENUM,
    BCM56440_B0_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_SHAPER_CONFIG_Cm_ENUM,
    BCM56440_B0_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_WERR_MAX_SCm_ENUM,
    BCM56440_B0_LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_WERR_NEXTm_ENUM,
    BCM56440_B0_LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L1_XOFFm_ENUM,
    BCM56440_B0_LLS_L2_ACT_MINm_ENUM,
    BCM56440_B0_LLS_L2_ACT_MIN_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_ACT_SHAPERm_ENUM,
    BCM56440_B0_LLS_L2_ACT_SHAPER_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_ACT_XONm_ENUM,
    BCM56440_B0_LLS_L2_ACT_XON_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_CHILD_STATE1m_ENUM,
    BCM56440_B0_LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56440_B0_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_LLS_L2_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_LLS_L2_ECC_DEBUG1r_ENUM,
    BCM56440_B0_LLS_L2_ECC_DEBUG2r_ENUM,
    BCM56440_B0_LLS_L2_ECC_DEBUG3r_ENUM,
    BCM56440_B0_LLS_L2_ECC_ERROR1r_ENUM,
    BCM56440_B0_LLS_L2_ECC_ERROR1_MASKr_ENUM,
    BCM56440_B0_LLS_L2_EMPTY_STATEm_ENUM,
    BCM56440_B0_LLS_L2_ERRORm_ENUM,
    BCM56440_B0_LLS_L2_ERROR_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_ERROR_MINm_ENUM,
    BCM56440_B0_LLS_L2_ERROR_MIN_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_MIN_BUCKET_LOWER_Cm_ENUM,
    BCM56440_B0_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_MIN_BUCKET_UPPER_Cm_ENUM,
    BCM56440_B0_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_MIN_CONFIG_LOWER_Cm_ENUM,
    BCM56440_B0_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_MIN_CONFIG_UPPER_Cm_ENUM,
    BCM56440_B0_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_MIN_NEXTm_ENUM,
    BCM56440_B0_LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_PARENTm_ENUM,
    BCM56440_B0_LLS_L2_PARENT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_BUCKET_LOWERm_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_BUCKET_UPPERm_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_CONFIG_LOWERm_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_CONFIG_UPPERm_ENUM,
    BCM56440_B0_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_WERR_NEXTm_ENUM,
    BCM56440_B0_LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_L2_XOFFm_ENUM,
    BCM56440_B0_LLS_MAX_REFRESH_ENABLEr_ENUM,
    BCM56440_B0_LLS_MEM_DCM_ERRORr_ENUM,
    BCM56440_B0_LLS_MEM_DCM_L0r_ENUM,
    BCM56440_B0_LLS_MEM_DCM_L1r_ENUM,
    BCM56440_B0_LLS_MEM_DCM_L2r_ENUM,
    BCM56440_B0_LLS_MEM_DCM_L2_ACTr_ENUM,
    BCM56440_B0_LLS_MEM_DCM_PORTr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_0r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_1r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_2r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_3r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_4r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_5r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_6r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_7r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_8r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L0_ERRORr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_1Ar_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_1Br_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_1Dr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_2r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_3r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_4r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_5r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_6r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_7r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_8r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L1_ERRORr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_1r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_2r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_3r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_4r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_5r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_6r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_7r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_ACT_MINr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_ACT_SHAPERr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_ACT_XONr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_L2_ERRORr_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_PORT1r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_PORT4r_ENUM,
    BCM56440_B0_LLS_MEM_DEBUG_PORT_TDMr_ENUM,
    BCM56440_B0_LLS_MIN_CAP_CONFIGr_ENUM,
    BCM56440_B0_LLS_MIN_CONFIGr_ENUM,
    BCM56440_B0_LLS_MIN_REFRESH_ENABLEr_ENUM,
    BCM56440_B0_LLS_MISC_ECC_ERROR1r_ENUM,
    BCM56440_B0_LLS_MISC_ECC_ERROR1_MASKr_ENUM,
    BCM56440_B0_LLS_PKT_ACC_CONFIG1r_ENUM,
    BCM56440_B0_LLS_PKT_ACC_CONFIG2r_ENUM,
    BCM56440_B0_LLS_PORT_CONFIGm_ENUM,
    BCM56440_B0_LLS_PORT_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_LLS_PORT_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_LLS_PORT_ECC_DEBUGr_ENUM,
    BCM56440_B0_LLS_PORT_ECC_ERRORr_ENUM,
    BCM56440_B0_LLS_PORT_ECC_ERROR_MASKr_ENUM,
    BCM56440_B0_LLS_PORT_ERRORm_ENUM,
    BCM56440_B0_LLS_PORT_HEADSm_ENUM,
    BCM56440_B0_LLS_PORT_PARENT_STATEm_ENUM,
    BCM56440_B0_LLS_PORT_SHAPER_BUCKET_Cm_ENUM,
    BCM56440_B0_LLS_PORT_SHAPER_CONFIG_Cm_ENUM,
    BCM56440_B0_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_PORT_TAILSm_ENUM,
    BCM56440_B0_LLS_PORT_TDMm_ENUM,
    BCM56440_B0_LLS_PORT_TDM_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_PORT_WERR_MAX_SCm_ENUM,
    BCM56440_B0_LLS_PORT_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56440_B0_LLS_PORT_XOFFm_ENUM,
    BCM56440_B0_LLS_SHAPER_LAST_ADDR_CONFIG0r_ENUM,
    BCM56440_B0_LLS_SHAPER_LAST_ADDR_CONFIG1r_ENUM,
    BCM56440_B0_LLS_SHAPER_LAST_ADDR_CONFIG2r_ENUM,
    BCM56440_B0_LLS_SHAPER_REFRESH_CONFIGr_ENUM,
    BCM56440_B0_LLS_SOFT_RESETr_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_0Br_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_1Br_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_2Br_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM,
    BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_3Br_ENUM,
    BCM56440_B0_LLS_TDM_CAL_CFGr_ENUM,
    BCM56440_B0_LLS_TDM_CAL_CFG_SWITCHr_ENUM,
    BCM56440_B0_LLS_TREX2_DEBUG_ENABLEr_ENUM,
    BCM56440_B0_LMEPm_ENUM,
    BCM56440_B0_LMEP_1m_ENUM,
    BCM56440_B0_LMEP_1_PARITY_CONTROLr_ENUM,
    BCM56440_B0_LMEP_1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_LMEP_1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_LMEP_COMMON_2r_ENUM,
    BCM56440_B0_LMEP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_LMEP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_LMEP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_CTRLr_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_LOPSTHr_ENUM,
    BCM56440_B0_LPORT_ECC_CONTROLr_ENUM,
    BCM56440_B0_LPORT_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_LPORT_ECC_STATUS_NACKr_ENUM,
    BCM56440_B0_LPORT_TABm_ENUM,
    BCM56440_B0_MACSEC_CNTRLr_ENUM,
    BCM56440_B0_MACSEC_PROG_TX_CRCr_ENUM,
    BCM56440_B0_MAC_0r_ENUM,
    BCM56440_B0_MAC_1r_ENUM,
    BCM56440_B0_MAC_BLOCKm_ENUM,
    BCM56440_B0_MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MAC_BLOCK_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM,
    BCM56440_B0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM,
    BCM56440_B0_MAC_MODEr_ENUM,
    BCM56440_B0_MAC_PFC_CTRLr_ENUM,
    BCM56440_B0_MAC_PFC_DA_0r_ENUM,
    BCM56440_B0_MAC_PFC_DA_1r_ENUM,
    BCM56440_B0_MAC_PFC_OPCODEr_ENUM,
    BCM56440_B0_MAC_PFC_REFRESH_CTRLr_ENUM,
    BCM56440_B0_MAC_PFC_TYPEr_ENUM,
    BCM56440_B0_MAC_RSV_MASKr_ENUM,
    BCM56440_B0_MAC_STAT_UPDATE_MASKr_ENUM,
    BCM56440_B0_MAID_REDUCTIONm_ENUM,
    BCM56440_B0_MAID_REDUCTION_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MAID_REDUCTION_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MAID_REDUCTION_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MA_INDEXm_ENUM,
    BCM56440_B0_MA_INDEX_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MA_INDEX_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MA_INDEX_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MA_STATEm_ENUM,
    BCM56440_B0_MA_STATE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MA_STATE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MA_STATE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MC_CONTROL_1r_ENUM,
    BCM56440_B0_MC_CONTROL_2r_ENUM,
    BCM56440_B0_MC_CONTROL_3r_ENUM,
    BCM56440_B0_MC_CONTROL_4r_ENUM,
    BCM56440_B0_MEMORY_TM_0r_ENUM,
    BCM56440_B0_MEMORY_TM_1r_ENUM,
    BCM56440_B0_MIM_DEFAULT_NETWORK_SVPr_ENUM,
    BCM56440_B0_MIM_ETHERTYPEr_ENUM,
    BCM56440_B0_MIRROR_CONTROLm_ENUM,
    BCM56440_B0_MIRROR_SELECTr_ENUM,
    BCM56440_B0_MISCCONFIGr_ENUM,
    BCM56440_B0_MMU0_PLL_DEBUGr_ENUM,
    BCM56440_B0_MMU1_PLL_DEBUGr_ENUM,
    BCM56440_B0_MMU2_PLL_DEBUGr_ENUM,
    BCM56440_B0_MMU_AGING_CTR_EXTm_ENUM,
    BCM56440_B0_MMU_AGING_CTR_INTm_ENUM,
    BCM56440_B0_MMU_AGING_EXP_EXTm_ENUM,
    BCM56440_B0_MMU_AGING_EXP_INTm_ENUM,
    BCM56440_B0_MMU_AGING_LMT_EXTm_ENUM,
    BCM56440_B0_MMU_AGING_LMT_INTm_ENUM,
    BCM56440_B0_MMU_CBPI_0m_ENUM,
    BCM56440_B0_MMU_CBPI_1m_ENUM,
    BCM56440_B0_MMU_CBPI_10m_ENUM,
    BCM56440_B0_MMU_CBPI_11m_ENUM,
    BCM56440_B0_MMU_CBPI_2m_ENUM,
    BCM56440_B0_MMU_CBPI_3m_ENUM,
    BCM56440_B0_MMU_CBPI_4m_ENUM,
    BCM56440_B0_MMU_CBPI_5m_ENUM,
    BCM56440_B0_MMU_CBPI_6m_ENUM,
    BCM56440_B0_MMU_CBPI_7m_ENUM,
    BCM56440_B0_MMU_CBPI_8m_ENUM,
    BCM56440_B0_MMU_CBPI_9m_ENUM,
    BCM56440_B0_MMU_CCPE_MEMm_ENUM,
    BCM56440_B0_MMU_CCPE_MEM_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_CCPI_MEMm_ENUM,
    BCM56440_B0_MMU_CCPI_MEM_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_CCP_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_MMU_CCP_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_MMU_CELLLINKEm_ENUM,
    BCM56440_B0_MMU_CELLLINKIm_ENUM,
    BCM56440_B0_MMU_CFAPE_BITMAPm_ENUM,
    BCM56440_B0_MMU_CFAPE_STACKm_ENUM,
    BCM56440_B0_MMU_CFAPI_BITMAPm_ENUM,
    BCM56440_B0_MMU_CFAPI_STACKm_ENUM,
    BCM56440_B0_MMU_CTR_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_MMU_CTR_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm_ENUM,
    BCM56440_B0_MMU_E2EFC_CNT_DEBUG_STATUS_0r_ENUM,
    BCM56440_B0_MMU_E2EFC_CNT_DEBUG_STATUS_1r_ENUM,
    BCM56440_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_ENUM,
    BCM56440_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP1r_ENUM,
    BCM56440_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP0r_ENUM,
    BCM56440_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP1r_ENUM,
    BCM56440_B0_MMU_E2EFC_ERROR_0r_ENUM,
    BCM56440_B0_MMU_E2EFC_ERROR_0_MASKr_ENUM,
    BCM56440_B0_MMU_ENQ_CBP_32B_WR_STORE_0m_ENUM,
    BCM56440_B0_MMU_ENQ_CBP_32B_WR_STORE_1m_ENUM,
    BCM56440_B0_MMU_ENQ_CBP_32B_WR_STORE_2m_ENUM,
    BCM56440_B0_MMU_ENQ_CFG_ECC_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_ENQ_CFG_ECC_ERROR_0r_ENUM,
    BCM56440_B0_MMU_ENQ_CFG_ECC_ERROR_0_MASKr_ENUM,
    BCM56440_B0_MMU_ENQ_CFG_ECC_STATUS_0r_ENUM,
    BCM56440_B0_MMU_ENQ_CONFIG_0r_ENUM,
    BCM56440_B0_MMU_ENQ_ECC_COUNTERSr_ENUM,
    BCM56440_B0_MMU_ENQ_EMA_QUEUE_SELECT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_EMA_QUEUE_SELECT_1r_ENUM,
    BCM56440_B0_MMU_ENQ_ERROR_0r_ENUM,
    BCM56440_B0_MMU_ENQ_ERROR_0_MASKr_ENUM,
    BCM56440_B0_MMU_ENQ_FAPCONFIG_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAPFULLRESETPOINT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAPFULLSETPOINT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAPINIT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAPREADPOINTER_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAPSTACKSTATUS_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_BITMAPm_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_ECC_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_ECC_ERROR_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_ECC_ERROR_0_MASKr_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_ECC_STATUS_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_MEMDEBUG_0r_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_STACKm_ENUM,
    BCM56440_B0_MMU_ENQ_FAP_WATERMARKr_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_25_PRI_GRP0r_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_25_PRI_GRP1r_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_26_PRI_GRP0r_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_26_PRI_GRP1r_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_27_PRI_GRP0r_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_27_PRI_GRP1r_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_28_PRI_GRP0r_ENUM,
    BCM56440_B0_MMU_ENQ_HIGIG_28_PRI_GRP1r_ENUM,
    BCM56440_B0_MMU_ENQ_ILLEGAL_CELL_TYPE_0r_ENUM,
    BCM56440_B0_MMU_ENQ_MC_EXT_DROP_COUNTER_0r_ENUM,
    BCM56440_B0_MMU_ENQ_MC_INT_DROP_COUNTER_0r_ENUM,
    BCM56440_B0_MMU_ENQ_MISSING_START_ERR_STAT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_MISSING_START_ERR_STAT_1r_ENUM,
    BCM56440_B0_MMU_ENQ_RQE_QUEUE_SELECT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_RQE_QUEUE_SELECT_1r_ENUM,
    BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_0m_ENUM,
    BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_1m_ENUM,
    BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_2m_ENUM,
    BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_ENQ_START_BY_START_ERR_STAT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_START_BY_START_ERR_STAT_1r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_0r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_1r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_2r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_3r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_4r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_5r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_6r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_7r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_CONTROLr_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_COUNTERr_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_0r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_1r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_2r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_3r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_4r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_5r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r_ENUM,
    BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r_ENUM,
    BCM56440_B0_MMU_EXT_MC_GROUP_MAPm_ENUM,
    BCM56440_B0_MMU_EXT_MC_QUEUE_LIST0m_ENUM,
    BCM56440_B0_MMU_EXT_MC_QUEUE_LIST1m_ENUM,
    BCM56440_B0_MMU_EXT_MC_QUEUE_LIST4m_ENUM,
    BCM56440_B0_MMU_INTFI_BASE_TBLm_ENUM,
    BCM56440_B0_MMU_INTFI_DEBUG_MEMm_ENUM,
    BCM56440_B0_MMU_INTFI_FC_STATE_TBLm_ENUM,
    BCM56440_B0_MMU_INTFI_MAP_TBLm_ENUM,
    BCM56440_B0_MMU_INTFI_XLATE_TBLm_ENUM,
    BCM56440_B0_MMU_INTRr_ENUM,
    BCM56440_B0_MMU_INTR_MASKr_ENUM,
    BCM56440_B0_MMU_IPCTR_CONFIG_0r_ENUM,
    BCM56440_B0_MMU_IPCTR_COUNTER0_DRESOURCEr_ENUM,
    BCM56440_B0_MMU_IPCTR_COUNTER1r_ENUM,
    BCM56440_B0_MMU_IPCTR_COUNTER1_SNAPr_ENUM,
    BCM56440_B0_MMU_IPCTR_DROP_TYPEr_ENUM,
    BCM56440_B0_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr_ENUM,
    BCM56440_B0_MMU_IPMC_GROUP_TBL0m_ENUM,
    BCM56440_B0_MMU_IPMC_GROUP_TBL1m_ENUM,
    BCM56440_B0_MMU_IPMC_GROUP_TBL2m_ENUM,
    BCM56440_B0_MMU_IPMC_GROUP_TBL3m_ENUM,
    BCM56440_B0_MMU_IPMC_GROUP_TBL4m_ENUM,
    BCM56440_B0_MMU_IPMC_GRP_TBL_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_IPMC_VLAN_TBLm_ENUM,
    BCM56440_B0_MMU_IPMC_VLAN_TBL_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_ITE_CFG_ECC_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_ITE_CFG_ECC_ERROR_0r_ENUM,
    BCM56440_B0_MMU_ITE_CFG_ECC_ERROR_0_MASKr_ENUM,
    BCM56440_B0_MMU_ITE_CFG_ECC_STATUS_0r_ENUM,
    BCM56440_B0_MMU_ITE_CFG_ECC_STATUS_1r_ENUM,
    BCM56440_B0_MMU_ITE_CTRL_0m_ENUM,
    BCM56440_B0_MMU_ITE_CTRL_1m_ENUM,
    BCM56440_B0_MMU_ITE_CTRL_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_ITE_DEBUG_STATUS_0r_ENUM,
    BCM56440_B0_MMU_ITE_ECC_COUNTERSr_ENUM,
    BCM56440_B0_MMU_ITE_EMA_ACCEPT_COUNTr_ENUM,
    BCM56440_B0_MMU_ITE_EMA_DROP_COUNTr_ENUM,
    BCM56440_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r_ENUM,
    BCM56440_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r_ENUM,
    BCM56440_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r_ENUM,
    BCM56440_B0_MMU_ITE_EMA_POOL_STATUSr_ENUM,
    BCM56440_B0_MMU_ITE_EMA_STATUSr_ENUM,
    BCM56440_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr_ENUM,
    BCM56440_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr_ENUM,
    BCM56440_B0_MMU_ITE_ERROR_0r_ENUM,
    BCM56440_B0_MMU_ITE_ERROR_0_MASKr_ENUM,
    BCM56440_B0_MMU_ITE_PACKET_PTR_STOREm_ENUM,
    BCM56440_B0_MMU_ITE_QMGR_FLLm_ENUM,
    BCM56440_B0_MMU_ITE_QMGR_FLL_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_ITE_QMGR_QLLm_ENUM,
    BCM56440_B0_MMU_ITE_QMGR_QLL_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_ITE_Q_FLUSH_STATUS_0r_ENUM,
    BCM56440_B0_MMU_ITE_WORK_QUEUE_0m_ENUM,
    BCM56440_B0_MMU_ITE_WORK_QUEUE_1m_ENUM,
    BCM56440_B0_MMU_ITE_WORK_QUEUE_2m_ENUM,
    BCM56440_B0_MMU_ITE_WORK_QUEUE_DEBUG_0r_ENUM,
    BCM56440_B0_MMU_LLFC_TX_CONFIG_1r_ENUM,
    BCM56440_B0_MMU_LLFC_TX_CONFIG_2r_ENUM,
    BCM56440_B0_MMU_MEM1_CLINKE_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_MEM1_CLINKI_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_MEM1_CLINK_ECC_COUNTERSr_ENUM,
    BCM56440_B0_MMU_QSTRUCT_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_MMU_QSTRUCT_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_0m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_1m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_2m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_3m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_2m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_3m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_0m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_1m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_2m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_3m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_4m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_5m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_6m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_7m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_0m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_1m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_2m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_3m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_4m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_5m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_6m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_7m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_0m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_1m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_2m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_3m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_4m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_5m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_6m_ENUM,
    BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_7m_ENUM,
    BCM56440_B0_MMU_RQE_FIFO_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_RQE_QMGR_FLLm_ENUM,
    BCM56440_B0_MMU_RQE_QMGR_QLLm_ENUM,
    BCM56440_B0_MMU_RQE_QUEUE_OP_NODE_MAPm_ENUM,
    BCM56440_B0_MMU_RQE_WORK_QUEUEm_ENUM,
    BCM56440_B0_MMU_THDI_INTRr_ENUM,
    BCM56440_B0_MMU_THDI_INTR_MASKr_ENUM,
    BCM56440_B0_MMU_THDO_OPNCONFIG_CELLm_ENUM,
    BCM56440_B0_MMU_THDO_OPNCONFIG_QENTRYm_ENUM,
    BCM56440_B0_MMU_THDO_OPNCOUNT_CELLm_ENUM,
    BCM56440_B0_MMU_THDO_OPNOFFSET_CELLm_ENUM,
    BCM56440_B0_MMU_THDO_OPNOFFSET_QENTRYm_ENUM,
    BCM56440_B0_MMU_THDO_OPNSTATUS_CELLm_ENUM,
    BCM56440_B0_MMU_THDO_OPNSTATUS_QENTRYm_ENUM,
    BCM56440_B0_MMU_THDO_QCONFIG_CELLm_ENUM,
    BCM56440_B0_MMU_THDO_QCONFIG_QENTRYm_ENUM,
    BCM56440_B0_MMU_THDO_QCOUNT_CELL_0m_ENUM,
    BCM56440_B0_MMU_THDO_QOFFSET_CELLm_ENUM,
    BCM56440_B0_MMU_THDO_QOFFSET_QENTRYm_ENUM,
    BCM56440_B0_MMU_THDO_QRESET_VALUE_CELL_0m_ENUM,
    BCM56440_B0_MMU_THDO_QRESET_VALUE_QENTRY_0m_ENUM,
    BCM56440_B0_MMU_THDO_QSTATUS_CELL_0m_ENUM,
    BCM56440_B0_MMU_THDO_QSTATUS_QENTRY_0m_ENUM,
    BCM56440_B0_MMU_TOQ_BP_DEBUG0r_ENUM,
    BCM56440_B0_MMU_TOQ_BP_DEBUG1r_ENUM,
    BCM56440_B0_MMU_TOQ_ECC_1B_COUNTERr_ENUM,
    BCM56440_B0_MMU_TOQ_ECC_2B_COUNTERr_ENUM,
    BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL0m_ENUM,
    BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL1m_ENUM,
    BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL2m_ENUM,
    BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL3m_ENUM,
    BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL4m_ENUM,
    BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL5m_ENUM,
    BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL6m_ENUM,
    BCM56440_B0_MMU_TOQ_STATE_ECC_STATUSr_ENUM,
    BCM56440_B0_MMU_TOQ_STATE_MEM0m_ENUM,
    BCM56440_B0_MMU_TOQ_STATE_MEM1m_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG0r_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG1r_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG2r_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG3r_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG4r_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG5r_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG6r_ENUM,
    BCM56440_B0_MMU_TOQ_TCACHE_DEBUG7r_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_DEQ_CAPT_0r_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_DEQ_CAPT_1r_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_DEQ_CONTROLr_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_DEQ_COUNTERr_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_DEQ_MASK_FIELDr_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_ENQ_CAPT_0r_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_ENQ_CAPT_1r_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_ENQ_CONTROLr_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_ENQ_COUNTERr_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_ENQ_MASK_FIELDr_ENUM,
    BCM56440_B0_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_ENUM,
    BCM56440_B0_MMU_TO_XPORT_BKPr_ENUM,
    BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM,
    BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM,
    BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM,
    BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM,
    BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM,
    BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM,
    BCM56440_B0_MMU_WRED_OPN_AVG_QSIZE_BUFFERm_ENUM,
    BCM56440_B0_MMU_WRED_OPN_AVG_QSIZE_QENTRYm_ENUM,
    BCM56440_B0_MMU_WRED_OPN_CONFIG_BUFFERm_ENUM,
    BCM56440_B0_MMU_WRED_OPN_CONFIG_QENTRYm_ENUM,
    BCM56440_B0_MMU_WRED_OPN_DROP_THD_DEQm_ENUM,
    BCM56440_B0_MMU_WRED_OPN_DROP_THD_ENQm_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_CONFIG_BUFFERm_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_CONFIG_QENTRYm_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_DROP_THD_DEQm_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_DROP_THD_ENQ_0m_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_DROP_THD_ENQ_1m_ENUM,
    BCM56440_B0_MMU_WRED_QUEUE_OP_NODE_MAPm_ENUM,
    BCM56440_B0_MODPORT_MAP_M0m_ENUM,
    BCM56440_B0_MODPORT_MAP_M0_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MODPORT_MAP_M0_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MODPORT_MAP_M1m_ENUM,
    BCM56440_B0_MODPORT_MAP_M1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MODPORT_MAP_M1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MODPORT_MAP_M2m_ENUM,
    BCM56440_B0_MODPORT_MAP_M2_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MODPORT_MAP_M2_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MODPORT_MAP_M3m_ENUM,
    BCM56440_B0_MODPORT_MAP_M3_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MODPORT_MAP_M3_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MODPORT_MAP_MIRRORm_ENUM,
    BCM56440_B0_MODPORT_MAP_MIRROR_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MODPORT_MAP_SELr_ENUM,
    BCM56440_B0_MODPORT_MAP_SWm_ENUM,
    BCM56440_B0_MODPORT_MAP_SW_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MODPORT_MAP_SW_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MODPORT_MAP_SW_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MOD_FIFO_CNTr_ENUM,
    BCM56440_B0_MOD_MAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MOD_MAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MOD_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MORDRPC_CHID_0r_ENUM,
    BCM56440_B0_MORDRPC_CHID_1r_ENUM,
    BCM56440_B0_MORDRPC_CHID_10r_ENUM,
    BCM56440_B0_MORDRPC_CHID_11r_ENUM,
    BCM56440_B0_MORDRPC_CHID_12r_ENUM,
    BCM56440_B0_MORDRPC_CHID_13r_ENUM,
    BCM56440_B0_MORDRPC_CHID_14r_ENUM,
    BCM56440_B0_MORDRPC_CHID_15r_ENUM,
    BCM56440_B0_MORDRPC_CHID_16r_ENUM,
    BCM56440_B0_MORDRPC_CHID_17r_ENUM,
    BCM56440_B0_MORDRPC_CHID_18r_ENUM,
    BCM56440_B0_MORDRPC_CHID_19r_ENUM,
    BCM56440_B0_MORDRPC_CHID_2r_ENUM,
    BCM56440_B0_MORDRPC_CHID_20r_ENUM,
    BCM56440_B0_MORDRPC_CHID_21r_ENUM,
    BCM56440_B0_MORDRPC_CHID_22r_ENUM,
    BCM56440_B0_MORDRPC_CHID_23r_ENUM,
    BCM56440_B0_MORDRPC_CHID_24r_ENUM,
    BCM56440_B0_MORDRPC_CHID_25r_ENUM,
    BCM56440_B0_MORDRPC_CHID_26r_ENUM,
    BCM56440_B0_MORDRPC_CHID_27r_ENUM,
    BCM56440_B0_MORDRPC_CHID_28r_ENUM,
    BCM56440_B0_MORDRPC_CHID_29r_ENUM,
    BCM56440_B0_MORDRPC_CHID_3r_ENUM,
    BCM56440_B0_MORDRPC_CHID_30r_ENUM,
    BCM56440_B0_MORDRPC_CHID_31r_ENUM,
    BCM56440_B0_MORDRPC_CHID_32r_ENUM,
    BCM56440_B0_MORDRPC_CHID_33r_ENUM,
    BCM56440_B0_MORDRPC_CHID_34r_ENUM,
    BCM56440_B0_MORDRPC_CHID_35r_ENUM,
    BCM56440_B0_MORDRPC_CHID_36r_ENUM,
    BCM56440_B0_MORDRPC_CHID_37r_ENUM,
    BCM56440_B0_MORDRPC_CHID_38r_ENUM,
    BCM56440_B0_MORDRPC_CHID_39r_ENUM,
    BCM56440_B0_MORDRPC_CHID_4r_ENUM,
    BCM56440_B0_MORDRPC_CHID_40r_ENUM,
    BCM56440_B0_MORDRPC_CHID_41r_ENUM,
    BCM56440_B0_MORDRPC_CHID_42r_ENUM,
    BCM56440_B0_MORDRPC_CHID_43r_ENUM,
    BCM56440_B0_MORDRPC_CHID_44r_ENUM,
    BCM56440_B0_MORDRPC_CHID_45r_ENUM,
    BCM56440_B0_MORDRPC_CHID_46r_ENUM,
    BCM56440_B0_MORDRPC_CHID_47r_ENUM,
    BCM56440_B0_MORDRPC_CHID_48r_ENUM,
    BCM56440_B0_MORDRPC_CHID_49r_ENUM,
    BCM56440_B0_MORDRPC_CHID_5r_ENUM,
    BCM56440_B0_MORDRPC_CHID_50r_ENUM,
    BCM56440_B0_MORDRPC_CHID_51r_ENUM,
    BCM56440_B0_MORDRPC_CHID_52r_ENUM,
    BCM56440_B0_MORDRPC_CHID_53r_ENUM,
    BCM56440_B0_MORDRPC_CHID_54r_ENUM,
    BCM56440_B0_MORDRPC_CHID_55r_ENUM,
    BCM56440_B0_MORDRPC_CHID_56r_ENUM,
    BCM56440_B0_MORDRPC_CHID_57r_ENUM,
    BCM56440_B0_MORDRPC_CHID_58r_ENUM,
    BCM56440_B0_MORDRPC_CHID_59r_ENUM,
    BCM56440_B0_MORDRPC_CHID_6r_ENUM,
    BCM56440_B0_MORDRPC_CHID_60r_ENUM,
    BCM56440_B0_MORDRPC_CHID_61r_ENUM,
    BCM56440_B0_MORDRPC_CHID_62r_ENUM,
    BCM56440_B0_MORDRPC_CHID_63r_ENUM,
    BCM56440_B0_MORDRPC_CHID_7r_ENUM,
    BCM56440_B0_MORDRPC_CHID_8r_ENUM,
    BCM56440_B0_MORDRPC_CHID_9r_ENUM,
    BCM56440_B0_MPLS_ENTRYm_ENUM,
    BCM56440_B0_MPLS_ENTRY_DBGCTRL_0r_ENUM,
    BCM56440_B0_MPLS_ENTRY_DBGCTRL_1r_ENUM,
    BCM56440_B0_MPLS_ENTRY_DBGCTRL_2r_ENUM,
    BCM56440_B0_MPLS_ENTRY_DBGCTRL_3r_ENUM,
    BCM56440_B0_MPLS_ENTRY_HASH_CONTROLr_ENUM,
    BCM56440_B0_MPLS_ENTRY_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_MPLS_MEMORY_DBGCTRL_0r_ENUM,
    BCM56440_B0_MPLS_MEMORY_DBGCTRL_1r_ENUM,
    BCM56440_B0_MSPI_CDRAM_00r_ENUM,
    BCM56440_B0_MSPI_CDRAM_01r_ENUM,
    BCM56440_B0_MSPI_CDRAM_02r_ENUM,
    BCM56440_B0_MSPI_CDRAM_03r_ENUM,
    BCM56440_B0_MSPI_CDRAM_04r_ENUM,
    BCM56440_B0_MSPI_CDRAM_05r_ENUM,
    BCM56440_B0_MSPI_CDRAM_06r_ENUM,
    BCM56440_B0_MSPI_CDRAM_07r_ENUM,
    BCM56440_B0_MSPI_CDRAM_08r_ENUM,
    BCM56440_B0_MSPI_CDRAM_09r_ENUM,
    BCM56440_B0_MSPI_CDRAM_10r_ENUM,
    BCM56440_B0_MSPI_CDRAM_11r_ENUM,
    BCM56440_B0_MSPI_CDRAM_12r_ENUM,
    BCM56440_B0_MSPI_CDRAM_13r_ENUM,
    BCM56440_B0_MSPI_CDRAM_14r_ENUM,
    BCM56440_B0_MSPI_CDRAM_15r_ENUM,
    BCM56440_B0_MSPI_CPTQPr_ENUM,
    BCM56440_B0_MSPI_ENDQPr_ENUM,
    BCM56440_B0_MSPI_NEWQPr_ENUM,
    BCM56440_B0_MSPI_RXRAM_00r_ENUM,
    BCM56440_B0_MSPI_RXRAM_01r_ENUM,
    BCM56440_B0_MSPI_RXRAM_02r_ENUM,
    BCM56440_B0_MSPI_RXRAM_03r_ENUM,
    BCM56440_B0_MSPI_RXRAM_04r_ENUM,
    BCM56440_B0_MSPI_RXRAM_05r_ENUM,
    BCM56440_B0_MSPI_RXRAM_06r_ENUM,
    BCM56440_B0_MSPI_RXRAM_07r_ENUM,
    BCM56440_B0_MSPI_RXRAM_08r_ENUM,
    BCM56440_B0_MSPI_RXRAM_09r_ENUM,
    BCM56440_B0_MSPI_RXRAM_10r_ENUM,
    BCM56440_B0_MSPI_RXRAM_11r_ENUM,
    BCM56440_B0_MSPI_RXRAM_12r_ENUM,
    BCM56440_B0_MSPI_RXRAM_13r_ENUM,
    BCM56440_B0_MSPI_RXRAM_14r_ENUM,
    BCM56440_B0_MSPI_RXRAM_15r_ENUM,
    BCM56440_B0_MSPI_RXRAM_16r_ENUM,
    BCM56440_B0_MSPI_RXRAM_17r_ENUM,
    BCM56440_B0_MSPI_RXRAM_18r_ENUM,
    BCM56440_B0_MSPI_RXRAM_19r_ENUM,
    BCM56440_B0_MSPI_RXRAM_20r_ENUM,
    BCM56440_B0_MSPI_RXRAM_21r_ENUM,
    BCM56440_B0_MSPI_RXRAM_22r_ENUM,
    BCM56440_B0_MSPI_RXRAM_23r_ENUM,
    BCM56440_B0_MSPI_RXRAM_24r_ENUM,
    BCM56440_B0_MSPI_RXRAM_25r_ENUM,
    BCM56440_B0_MSPI_RXRAM_26r_ENUM,
    BCM56440_B0_MSPI_RXRAM_27r_ENUM,
    BCM56440_B0_MSPI_RXRAM_28r_ENUM,
    BCM56440_B0_MSPI_RXRAM_29r_ENUM,
    BCM56440_B0_MSPI_RXRAM_30r_ENUM,
    BCM56440_B0_MSPI_RXRAM_31r_ENUM,
    BCM56440_B0_MSPI_SPCR0_LSBr_ENUM,
    BCM56440_B0_MSPI_SPCR0_MSBr_ENUM,
    BCM56440_B0_MSPI_SPCR1_LSBr_ENUM,
    BCM56440_B0_MSPI_SPCR1_MSBr_ENUM,
    BCM56440_B0_MSPI_SPCR2r_ENUM,
    BCM56440_B0_MSPI_STATUSr_ENUM,
    BCM56440_B0_MSPI_TXRAM_00r_ENUM,
    BCM56440_B0_MSPI_TXRAM_01r_ENUM,
    BCM56440_B0_MSPI_TXRAM_02r_ENUM,
    BCM56440_B0_MSPI_TXRAM_03r_ENUM,
    BCM56440_B0_MSPI_TXRAM_04r_ENUM,
    BCM56440_B0_MSPI_TXRAM_05r_ENUM,
    BCM56440_B0_MSPI_TXRAM_06r_ENUM,
    BCM56440_B0_MSPI_TXRAM_07r_ENUM,
    BCM56440_B0_MSPI_TXRAM_08r_ENUM,
    BCM56440_B0_MSPI_TXRAM_09r_ENUM,
    BCM56440_B0_MSPI_TXRAM_10r_ENUM,
    BCM56440_B0_MSPI_TXRAM_11r_ENUM,
    BCM56440_B0_MSPI_TXRAM_12r_ENUM,
    BCM56440_B0_MSPI_TXRAM_13r_ENUM,
    BCM56440_B0_MSPI_TXRAM_14r_ENUM,
    BCM56440_B0_MSPI_TXRAM_15r_ENUM,
    BCM56440_B0_MSPI_TXRAM_16r_ENUM,
    BCM56440_B0_MSPI_TXRAM_17r_ENUM,
    BCM56440_B0_MSPI_TXRAM_18r_ENUM,
    BCM56440_B0_MSPI_TXRAM_19r_ENUM,
    BCM56440_B0_MSPI_TXRAM_20r_ENUM,
    BCM56440_B0_MSPI_TXRAM_21r_ENUM,
    BCM56440_B0_MSPI_TXRAM_22r_ENUM,
    BCM56440_B0_MSPI_TXRAM_23r_ENUM,
    BCM56440_B0_MSPI_TXRAM_24r_ENUM,
    BCM56440_B0_MSPI_TXRAM_25r_ENUM,
    BCM56440_B0_MSPI_TXRAM_26r_ENUM,
    BCM56440_B0_MSPI_TXRAM_27r_ENUM,
    BCM56440_B0_MSPI_TXRAM_28r_ENUM,
    BCM56440_B0_MSPI_TXRAM_29r_ENUM,
    BCM56440_B0_MSPI_TXRAM_30r_ENUM,
    BCM56440_B0_MSPI_TXRAM_31r_ENUM,
    BCM56440_B0_MTRI_IFGr_ENUM,
    BCM56440_B0_MULTIPASS_LOOPBACK_BITMAPm_ENUM,
    BCM56440_B0_MY_STATION_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_MY_STATION_CAM_BIST_CONTROLr_ENUM,
    BCM56440_B0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_MY_STATION_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_MY_STATION_CAM_DBGCTRLr_ENUM,
    BCM56440_B0_MY_STATION_DATA_PARITY_CONTROLr_ENUM,
    BCM56440_B0_MY_STATION_TCAMm_ENUM,
    BCM56440_B0_MY_STATION_TCAM_DATA_ONLYm_ENUM,
    BCM56440_B0_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM,
    BCM56440_B0_NIV_ERROR_DROP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_NIV_ERROR_DROP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_NIV_ERROR_DROP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_NIV_FORWARDING_DROP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_NIV_FORWARDING_DROP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_NIV_FORWARDING_DROP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_NIV_VLAN_TAGGED_PARITY_CONTROLr_ENUM,
    BCM56440_B0_NIV_VLAN_TAGGED_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_NIV_VLAN_TAGGED_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM,
    BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_OAM_CCM_COUNT_64r_ENUM,
    BCM56440_B0_OAM_CURRENT_TIMEr_ENUM,
    BCM56440_B0_OAM_LM_COUNTERSm_ENUM,
    BCM56440_B0_OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_OAM_LM_COUNTERS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_OAM_LM_COUNTERS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_OAM_LM_CPU_DATA_CONTROLr_ENUM,
    BCM56440_B0_OAM_OPCODE_CONTROL_PROFILEm_ENUM,
    BCM56440_B0_OAM_SEC_NS_COUNTER_64r_ENUM,
    BCM56440_B0_OAM_SEC_NS_COUNTER_ENABLEr_ENUM,
    BCM56440_B0_OAM_TIMER_CONTROLr_ENUM,
    BCM56440_B0_OAM_TX_CONTROLr_ENUM,
    BCM56440_B0_OOBFC_CHANNEL_BASE_64r_ENUM,
    BCM56440_B0_OOBFC_ENG_PORT_EN_0_64r_ENUM,
    BCM56440_B0_OOBFC_ENG_PORT_EN_1_64r_ENUM,
    BCM56440_B0_OOBFC_GCSr_ENUM,
    BCM56440_B0_OOBFC_INGRES_PORT_PG_PORT_ENA_64r_ENUM,
    BCM56440_B0_OOBFC_ING_PORT_EN_1_64r_ENUM,
    BCM56440_B0_OOBFC_STSr_ENUM,
    BCM56440_B0_OOBFC_TX_MESSAGE_GAPr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RED_CELLEr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RED_CELLIr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RED_QENTRYr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RED_THDOEMAr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RED_THDORQEQr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLEr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLIr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_CELLEr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_CELLIr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_QENTRYr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_THDOEMAr_ENUM,
    BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_THDORQEQr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_COUNT_CELLEr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_COUNT_CELLIr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_COUNT_QENTRYr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_COUNT_THDOEMAr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_COUNT_THDORQEQr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_CELLEr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_CELLIr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_QENTRYr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_THDOEMAr_ENUM,
    BCM56440_B0_OP_BUFFER_SHARED_LIMIT_THDORQEQr_ENUM,
    BCM56440_B0_OP_E2ECC_PORT_CONFIGr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG1_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG1_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG1_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG1_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_CONFIG_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_RED_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_RED_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_RED_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_RED_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_MIN_COUNT_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_MIN_COUNT_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_MIN_COUNT_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_MIN_COUNT_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_VALUE_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_VALUE_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_VALUE_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_RESET_VALUE_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDORQEQr_ENUM,
    BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDOEMAr_ENUM,
    BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDORQEEr_ENUM,
    BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDORQEIr_ENUM,
    BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDORQEQr_ENUM,
    BCM56440_B0_OP_THR_CONFIGr_ENUM,
    BCM56440_B0_PARITY_ERROR_COUNTERr_ENUM,
    BCM56440_B0_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56440_B0_PARITY_ERROR_STATUS_1r_ENUM,
    BCM56440_B0_PARS_RAM_DBGCTRLr_ENUM,
    BCM56440_B0_PAUSE_CONTROLr_ENUM,
    BCM56440_B0_PAUSE_QUANTr_ENUM,
    BCM56440_B0_PBCASCFG_CHID_0r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_1r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_10r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_11r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_12r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_13r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_14r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_15r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_16r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_17r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_18r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_19r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_2r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_20r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_21r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_22r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_23r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_24r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_25r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_26r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_27r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_28r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_29r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_3r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_30r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_31r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_32r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_33r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_34r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_35r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_36r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_37r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_38r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_39r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_4r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_40r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_41r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_42r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_43r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_44r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_45r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_46r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_47r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_48r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_49r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_5r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_50r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_51r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_52r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_53r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_54r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_55r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_56r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_57r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_58r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_59r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_6r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_60r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_61r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_62r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_63r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_7r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_8r_ENUM,
    BCM56440_B0_PBCASCFG_CHID_9r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_0r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_1r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_10r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_11r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_12r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_13r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_14r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_15r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_16r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_17r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_18r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_19r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_2r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_20r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_21r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_22r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_23r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_24r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_25r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_26r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_27r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_28r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_29r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_3r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_30r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_31r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_32r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_33r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_34r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_35r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_36r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_37r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_38r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_39r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_4r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_40r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_41r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_42r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_43r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_44r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_45r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_46r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_47r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_48r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_49r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_5r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_50r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_51r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_52r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_53r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_54r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_55r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_56r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_57r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_58r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_59r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_6r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_60r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_61r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_62r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_63r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_7r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_8r_ENUM,
    BCM56440_B0_PBCHCFG_CHID_9r_ENUM,
    BCM56440_B0_PCBRG1_CID_0r_ENUM,
    BCM56440_B0_PCBRG1_CID_1r_ENUM,
    BCM56440_B0_PCBRG1_CID_10r_ENUM,
    BCM56440_B0_PCBRG1_CID_11r_ENUM,
    BCM56440_B0_PCBRG1_CID_12r_ENUM,
    BCM56440_B0_PCBRG1_CID_13r_ENUM,
    BCM56440_B0_PCBRG1_CID_14r_ENUM,
    BCM56440_B0_PCBRG1_CID_15r_ENUM,
    BCM56440_B0_PCBRG1_CID_2r_ENUM,
    BCM56440_B0_PCBRG1_CID_3r_ENUM,
    BCM56440_B0_PCBRG1_CID_4r_ENUM,
    BCM56440_B0_PCBRG1_CID_5r_ENUM,
    BCM56440_B0_PCBRG1_CID_6r_ENUM,
    BCM56440_B0_PCBRG1_CID_7r_ENUM,
    BCM56440_B0_PCBRG1_CID_8r_ENUM,
    BCM56440_B0_PCBRG1_CID_9r_ENUM,
    BCM56440_B0_PCBRG2_CID_0r_ENUM,
    BCM56440_B0_PCBRG2_CID_1r_ENUM,
    BCM56440_B0_PCBRG2_CID_10r_ENUM,
    BCM56440_B0_PCBRG2_CID_11r_ENUM,
    BCM56440_B0_PCBRG2_CID_12r_ENUM,
    BCM56440_B0_PCBRG2_CID_13r_ENUM,
    BCM56440_B0_PCBRG2_CID_14r_ENUM,
    BCM56440_B0_PCBRG2_CID_15r_ENUM,
    BCM56440_B0_PCBRG2_CID_2r_ENUM,
    BCM56440_B0_PCBRG2_CID_3r_ENUM,
    BCM56440_B0_PCBRG2_CID_4r_ENUM,
    BCM56440_B0_PCBRG2_CID_5r_ENUM,
    BCM56440_B0_PCBRG2_CID_6r_ENUM,
    BCM56440_B0_PCBRG2_CID_7r_ENUM,
    BCM56440_B0_PCBRG2_CID_8r_ENUM,
    BCM56440_B0_PCBRG2_CID_9r_ENUM,
    BCM56440_B0_PCIE_RST_CONTROLr_ENUM,
    BCM56440_B0_PDTPMC_TCID_0r_ENUM,
    BCM56440_B0_PDTPMC_TCID_1r_ENUM,
    BCM56440_B0_PDTPMC_TCID_10r_ENUM,
    BCM56440_B0_PDTPMC_TCID_11r_ENUM,
    BCM56440_B0_PDTPMC_TCID_12r_ENUM,
    BCM56440_B0_PDTPMC_TCID_13r_ENUM,
    BCM56440_B0_PDTPMC_TCID_14r_ENUM,
    BCM56440_B0_PDTPMC_TCID_15r_ENUM,
    BCM56440_B0_PDTPMC_TCID_2r_ENUM,
    BCM56440_B0_PDTPMC_TCID_3r_ENUM,
    BCM56440_B0_PDTPMC_TCID_4r_ENUM,
    BCM56440_B0_PDTPMC_TCID_5r_ENUM,
    BCM56440_B0_PDTPMC_TCID_6r_ENUM,
    BCM56440_B0_PDTPMC_TCID_7r_ENUM,
    BCM56440_B0_PDTPMC_TCID_8r_ENUM,
    BCM56440_B0_PDTPMC_TCID_9r_ENUM,
    BCM56440_B0_PFC_XOFF_TIMERr_ENUM,
    BCM56440_B0_PG_GBL_HDRM_COUNTr_ENUM,
    BCM56440_B0_PG_HDRM_COUNT_CELLr_ENUM,
    BCM56440_B0_PG_HDRM_LIMIT_CELLr_ENUM,
    BCM56440_B0_PG_MIN_CELLr_ENUM,
    BCM56440_B0_PG_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_PG_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_PG_RESET_FLOOR_CELLr_ENUM,
    BCM56440_B0_PG_RESET_OFFSET_CELLr_ENUM,
    BCM56440_B0_PG_RESET_VALUE_CELLr_ENUM,
    BCM56440_B0_PG_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_PG_SHARED_LIMIT_CELLr_ENUM,
    BCM56440_B0_PHB2_COS_MAPm_ENUM,
    BCM56440_B0_PHB2_COS_MAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_PHB2_COS_MAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_PHB2_COS_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_PIFCSRr_ENUM,
    BCM56440_B0_PKTEXTAGINGLIMIT0r_ENUM,
    BCM56440_B0_PKTEXTAGINGLIMIT1r_ENUM,
    BCM56440_B0_PKTEXTAGINGTIMERr_ENUM,
    BCM56440_B0_PKTINTAGINGLIMIT0r_ENUM,
    BCM56440_B0_PKTINTAGINGLIMIT1r_ENUM,
    BCM56440_B0_PKTINTAGINGTIMERr_ENUM,
    BCM56440_B0_POOL_DROP_STATEr_ENUM,
    BCM56440_B0_PORT_BRIDGE_BMAPm_ENUM,
    BCM56440_B0_PORT_BRIDGE_MIRROR_BMAPm_ENUM,
    BCM56440_B0_PORT_CBL_TABLEm_ENUM,
    BCM56440_B0_PORT_CBL_TABLE_MODBASEm_ENUM,
    BCM56440_B0_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_PORT_CBL_TABLE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_PORT_CBL_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_PORT_CBL_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_PORT_COS_MAPm_ENUM,
    BCM56440_B0_PORT_COUNT_CELLr_ENUM,
    BCM56440_B0_PORT_FC_STATUSr_ENUM,
    BCM56440_B0_PORT_LAG_FAILOVER_SETm_ENUM,
    BCM56440_B0_PORT_LAG_FAILOVER_SET_PARITY_CONTROLr_ENUM,
    BCM56440_B0_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_PORT_LIMIT_STATE_0r_ENUM,
    BCM56440_B0_PORT_LIMIT_STATE_1r_ENUM,
    BCM56440_B0_PORT_LLFC_CFGr_ENUM,
    BCM56440_B0_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56440_B0_PORT_MAX_SHARED_CELLr_ENUM,
    BCM56440_B0_PORT_MIN_CELLr_ENUM,
    BCM56440_B0_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_PORT_MIN_PG_ENABLEr_ENUM,
    BCM56440_B0_PORT_OR_TRUNK_MAC_COUNTm_ENUM,
    BCM56440_B0_PORT_OR_TRUNK_MAC_LIMITm_ENUM,
    BCM56440_B0_PORT_OVQ_PAUSE_ENABLE0r_ENUM,
    BCM56440_B0_PORT_OVQ_PAUSE_ENABLE1r_ENUM,
    BCM56440_B0_PORT_PAUSE_ENABLE0_64r_ENUM,
    BCM56440_B0_PORT_PAUSE_ENABLE1_64r_ENUM,
    BCM56440_B0_PORT_PG_SPIDr_ENUM,
    BCM56440_B0_PORT_PRI_GRP0r_ENUM,
    BCM56440_B0_PORT_PRI_GRP1r_ENUM,
    BCM56440_B0_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56440_B0_PORT_RESUME_LIMIT_CELLr_ENUM,
    BCM56440_B0_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_PORT_SHARED_MAX_PG_ENABLEr_ENUM,
    BCM56440_B0_PORT_TABm_ENUM,
    BCM56440_B0_PORT_TABLE_ECC_CONTROLr_ENUM,
    BCM56440_B0_PORT_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_PORT_TABLE_ECC_STATUS_NACKr_ENUM,
    BCM56440_B0_PRBPATr_ENUM,
    BCM56440_B0_PRCNTSELr_ENUM,
    BCM56440_B0_PRIO2COS_LLFC0r_ENUM,
    BCM56440_B0_PRIO2COS_LLFC1r_ENUM,
    BCM56440_B0_PRIO2COS_LLFC2r_ENUM,
    BCM56440_B0_PRIO2COS_LLFC3r_ENUM,
    BCM56440_B0_PRIO2EXTQ_LLFC0r_ENUM,
    BCM56440_B0_PRIO2EXTQ_LLFC1r_ENUM,
    BCM56440_B0_PRIORITY_CONTROLr_ENUM,
    BCM56440_B0_PROTOCOL_PKT_CONTROLr_ENUM,
    BCM56440_B0_PRPLCr_ENUM,
    BCM56440_B0_PSINTEQr_ENUM,
    BCM56440_B0_PSINTQSTr_ENUM,
    BCM56440_B0_PSLPMC_TCID_0r_ENUM,
    BCM56440_B0_PSLPMC_TCID_1r_ENUM,
    BCM56440_B0_PSLPMC_TCID_10r_ENUM,
    BCM56440_B0_PSLPMC_TCID_11r_ENUM,
    BCM56440_B0_PSLPMC_TCID_12r_ENUM,
    BCM56440_B0_PSLPMC_TCID_13r_ENUM,
    BCM56440_B0_PSLPMC_TCID_14r_ENUM,
    BCM56440_B0_PSLPMC_TCID_15r_ENUM,
    BCM56440_B0_PSLPMC_TCID_2r_ENUM,
    BCM56440_B0_PSLPMC_TCID_3r_ENUM,
    BCM56440_B0_PSLPMC_TCID_4r_ENUM,
    BCM56440_B0_PSLPMC_TCID_5r_ENUM,
    BCM56440_B0_PSLPMC_TCID_6r_ENUM,
    BCM56440_B0_PSLPMC_TCID_7r_ENUM,
    BCM56440_B0_PSLPMC_TCID_8r_ENUM,
    BCM56440_B0_PSLPMC_TCID_9r_ENUM,
    BCM56440_B0_PSLTH_TCID_0r_ENUM,
    BCM56440_B0_PSLTH_TCID_1r_ENUM,
    BCM56440_B0_PSLTH_TCID_10r_ENUM,
    BCM56440_B0_PSLTH_TCID_11r_ENUM,
    BCM56440_B0_PSLTH_TCID_12r_ENUM,
    BCM56440_B0_PSLTH_TCID_13r_ENUM,
    BCM56440_B0_PSLTH_TCID_14r_ENUM,
    BCM56440_B0_PSLTH_TCID_15r_ENUM,
    BCM56440_B0_PSLTH_TCID_2r_ENUM,
    BCM56440_B0_PSLTH_TCID_3r_ENUM,
    BCM56440_B0_PSLTH_TCID_4r_ENUM,
    BCM56440_B0_PSLTH_TCID_5r_ENUM,
    BCM56440_B0_PSLTH_TCID_6r_ENUM,
    BCM56440_B0_PSLTH_TCID_7r_ENUM,
    BCM56440_B0_PSLTH_TCID_8r_ENUM,
    BCM56440_B0_PSLTH_TCID_9r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_0r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_1r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_10r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_11r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_12r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_13r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_14r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_15r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_16r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_17r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_18r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_19r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_2r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_20r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_21r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_22r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_23r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_24r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_25r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_26r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_27r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_28r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_29r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_3r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_30r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_31r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_32r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_33r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_34r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_35r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_36r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_37r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_38r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_39r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_4r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_40r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_41r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_42r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_43r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_44r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_45r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_46r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_47r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_48r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_49r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_5r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_50r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_51r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_52r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_53r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_54r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_55r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_56r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_57r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_58r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_59r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_6r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_60r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_61r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_62r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_63r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_7r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_8r_ENUM,
    BCM56440_B0_PSYSTAT_CHID_9r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_0r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_1r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_10r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_11r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_12r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_13r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_14r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_15r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_16r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_17r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_18r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_19r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_2r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_20r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_21r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_22r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_23r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_24r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_25r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_26r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_27r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_28r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_29r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_3r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_30r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_31r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_32r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_33r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_34r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_35r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_36r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_37r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_38r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_39r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_4r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_40r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_41r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_42r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_43r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_44r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_45r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_46r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_47r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_48r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_49r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_5r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_50r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_51r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_52r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_53r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_54r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_55r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_56r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_57r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_58r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_59r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_6r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_60r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_61r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_62r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_63r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_7r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_8r_ENUM,
    BCM56440_B0_PWIBLPC_CHID_9r_ENUM,
    BCM56440_B0_PWIRPC_CHID_0r_ENUM,
    BCM56440_B0_PWIRPC_CHID_1r_ENUM,
    BCM56440_B0_PWIRPC_CHID_10r_ENUM,
    BCM56440_B0_PWIRPC_CHID_11r_ENUM,
    BCM56440_B0_PWIRPC_CHID_12r_ENUM,
    BCM56440_B0_PWIRPC_CHID_13r_ENUM,
    BCM56440_B0_PWIRPC_CHID_14r_ENUM,
    BCM56440_B0_PWIRPC_CHID_15r_ENUM,
    BCM56440_B0_PWIRPC_CHID_16r_ENUM,
    BCM56440_B0_PWIRPC_CHID_17r_ENUM,
    BCM56440_B0_PWIRPC_CHID_18r_ENUM,
    BCM56440_B0_PWIRPC_CHID_19r_ENUM,
    BCM56440_B0_PWIRPC_CHID_2r_ENUM,
    BCM56440_B0_PWIRPC_CHID_20r_ENUM,
    BCM56440_B0_PWIRPC_CHID_21r_ENUM,
    BCM56440_B0_PWIRPC_CHID_22r_ENUM,
    BCM56440_B0_PWIRPC_CHID_23r_ENUM,
    BCM56440_B0_PWIRPC_CHID_24r_ENUM,
    BCM56440_B0_PWIRPC_CHID_25r_ENUM,
    BCM56440_B0_PWIRPC_CHID_26r_ENUM,
    BCM56440_B0_PWIRPC_CHID_27r_ENUM,
    BCM56440_B0_PWIRPC_CHID_28r_ENUM,
    BCM56440_B0_PWIRPC_CHID_29r_ENUM,
    BCM56440_B0_PWIRPC_CHID_3r_ENUM,
    BCM56440_B0_PWIRPC_CHID_30r_ENUM,
    BCM56440_B0_PWIRPC_CHID_31r_ENUM,
    BCM56440_B0_PWIRPC_CHID_32r_ENUM,
    BCM56440_B0_PWIRPC_CHID_33r_ENUM,
    BCM56440_B0_PWIRPC_CHID_34r_ENUM,
    BCM56440_B0_PWIRPC_CHID_35r_ENUM,
    BCM56440_B0_PWIRPC_CHID_36r_ENUM,
    BCM56440_B0_PWIRPC_CHID_37r_ENUM,
    BCM56440_B0_PWIRPC_CHID_38r_ENUM,
    BCM56440_B0_PWIRPC_CHID_39r_ENUM,
    BCM56440_B0_PWIRPC_CHID_4r_ENUM,
    BCM56440_B0_PWIRPC_CHID_40r_ENUM,
    BCM56440_B0_PWIRPC_CHID_41r_ENUM,
    BCM56440_B0_PWIRPC_CHID_42r_ENUM,
    BCM56440_B0_PWIRPC_CHID_43r_ENUM,
    BCM56440_B0_PWIRPC_CHID_44r_ENUM,
    BCM56440_B0_PWIRPC_CHID_45r_ENUM,
    BCM56440_B0_PWIRPC_CHID_46r_ENUM,
    BCM56440_B0_PWIRPC_CHID_47r_ENUM,
    BCM56440_B0_PWIRPC_CHID_48r_ENUM,
    BCM56440_B0_PWIRPC_CHID_49r_ENUM,
    BCM56440_B0_PWIRPC_CHID_5r_ENUM,
    BCM56440_B0_PWIRPC_CHID_50r_ENUM,
    BCM56440_B0_PWIRPC_CHID_51r_ENUM,
    BCM56440_B0_PWIRPC_CHID_52r_ENUM,
    BCM56440_B0_PWIRPC_CHID_53r_ENUM,
    BCM56440_B0_PWIRPC_CHID_54r_ENUM,
    BCM56440_B0_PWIRPC_CHID_55r_ENUM,
    BCM56440_B0_PWIRPC_CHID_56r_ENUM,
    BCM56440_B0_PWIRPC_CHID_57r_ENUM,
    BCM56440_B0_PWIRPC_CHID_58r_ENUM,
    BCM56440_B0_PWIRPC_CHID_59r_ENUM,
    BCM56440_B0_PWIRPC_CHID_6r_ENUM,
    BCM56440_B0_PWIRPC_CHID_60r_ENUM,
    BCM56440_B0_PWIRPC_CHID_61r_ENUM,
    BCM56440_B0_PWIRPC_CHID_62r_ENUM,
    BCM56440_B0_PWIRPC_CHID_63r_ENUM,
    BCM56440_B0_PWIRPC_CHID_7r_ENUM,
    BCM56440_B0_PWIRPC_CHID_8r_ENUM,
    BCM56440_B0_PWIRPC_CHID_9r_ENUM,
    BCM56440_B0_PWOTPC_CHID_0r_ENUM,
    BCM56440_B0_PWOTPC_CHID_1r_ENUM,
    BCM56440_B0_PWOTPC_CHID_10r_ENUM,
    BCM56440_B0_PWOTPC_CHID_11r_ENUM,
    BCM56440_B0_PWOTPC_CHID_12r_ENUM,
    BCM56440_B0_PWOTPC_CHID_13r_ENUM,
    BCM56440_B0_PWOTPC_CHID_14r_ENUM,
    BCM56440_B0_PWOTPC_CHID_15r_ENUM,
    BCM56440_B0_PWOTPC_CHID_16r_ENUM,
    BCM56440_B0_PWOTPC_CHID_17r_ENUM,
    BCM56440_B0_PWOTPC_CHID_18r_ENUM,
    BCM56440_B0_PWOTPC_CHID_19r_ENUM,
    BCM56440_B0_PWOTPC_CHID_2r_ENUM,
    BCM56440_B0_PWOTPC_CHID_20r_ENUM,
    BCM56440_B0_PWOTPC_CHID_21r_ENUM,
    BCM56440_B0_PWOTPC_CHID_22r_ENUM,
    BCM56440_B0_PWOTPC_CHID_23r_ENUM,
    BCM56440_B0_PWOTPC_CHID_24r_ENUM,
    BCM56440_B0_PWOTPC_CHID_25r_ENUM,
    BCM56440_B0_PWOTPC_CHID_26r_ENUM,
    BCM56440_B0_PWOTPC_CHID_27r_ENUM,
    BCM56440_B0_PWOTPC_CHID_28r_ENUM,
    BCM56440_B0_PWOTPC_CHID_29r_ENUM,
    BCM56440_B0_PWOTPC_CHID_3r_ENUM,
    BCM56440_B0_PWOTPC_CHID_30r_ENUM,
    BCM56440_B0_PWOTPC_CHID_31r_ENUM,
    BCM56440_B0_PWOTPC_CHID_32r_ENUM,
    BCM56440_B0_PWOTPC_CHID_33r_ENUM,
    BCM56440_B0_PWOTPC_CHID_34r_ENUM,
    BCM56440_B0_PWOTPC_CHID_35r_ENUM,
    BCM56440_B0_PWOTPC_CHID_36r_ENUM,
    BCM56440_B0_PWOTPC_CHID_37r_ENUM,
    BCM56440_B0_PWOTPC_CHID_38r_ENUM,
    BCM56440_B0_PWOTPC_CHID_39r_ENUM,
    BCM56440_B0_PWOTPC_CHID_4r_ENUM,
    BCM56440_B0_PWOTPC_CHID_40r_ENUM,
    BCM56440_B0_PWOTPC_CHID_41r_ENUM,
    BCM56440_B0_PWOTPC_CHID_42r_ENUM,
    BCM56440_B0_PWOTPC_CHID_43r_ENUM,
    BCM56440_B0_PWOTPC_CHID_44r_ENUM,
    BCM56440_B0_PWOTPC_CHID_45r_ENUM,
    BCM56440_B0_PWOTPC_CHID_46r_ENUM,
    BCM56440_B0_PWOTPC_CHID_47r_ENUM,
    BCM56440_B0_PWOTPC_CHID_48r_ENUM,
    BCM56440_B0_PWOTPC_CHID_49r_ENUM,
    BCM56440_B0_PWOTPC_CHID_5r_ENUM,
    BCM56440_B0_PWOTPC_CHID_50r_ENUM,
    BCM56440_B0_PWOTPC_CHID_51r_ENUM,
    BCM56440_B0_PWOTPC_CHID_52r_ENUM,
    BCM56440_B0_PWOTPC_CHID_53r_ENUM,
    BCM56440_B0_PWOTPC_CHID_54r_ENUM,
    BCM56440_B0_PWOTPC_CHID_55r_ENUM,
    BCM56440_B0_PWOTPC_CHID_56r_ENUM,
    BCM56440_B0_PWOTPC_CHID_57r_ENUM,
    BCM56440_B0_PWOTPC_CHID_58r_ENUM,
    BCM56440_B0_PWOTPC_CHID_59r_ENUM,
    BCM56440_B0_PWOTPC_CHID_6r_ENUM,
    BCM56440_B0_PWOTPC_CHID_60r_ENUM,
    BCM56440_B0_PWOTPC_CHID_61r_ENUM,
    BCM56440_B0_PWOTPC_CHID_62r_ENUM,
    BCM56440_B0_PWOTPC_CHID_63r_ENUM,
    BCM56440_B0_PWOTPC_CHID_7r_ENUM,
    BCM56440_B0_PWOTPC_CHID_8r_ENUM,
    BCM56440_B0_PWOTPC_CHID_9r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEMDEBUGr_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_0r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_1r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_2r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_3r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_4r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_5r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_6r_ENUM,
    BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_7r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEMDEBUG_0r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEMDEBUG_1r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_0r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_1r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_2r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_3r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_4r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_5r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_6r_ENUM,
    BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_7r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEMDEBUG_0r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEMDEBUG_1r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_0r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_1r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_2r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_3r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_4r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_5r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_6r_ENUM,
    BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_7r_ENUM,
    BCM56440_B0_QSTRUCT_FAP0_WATERMARKr_ENUM,
    BCM56440_B0_QSTRUCT_FAP1_WATERMARKr_ENUM,
    BCM56440_B0_QSTRUCT_FAP2_WATERMARKr_ENUM,
    BCM56440_B0_QSTRUCT_FAP3_WATERMARKr_ENUM,
    BCM56440_B0_QSTRUCT_FAPCONFIG_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAPCONFIG_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAPCONFIG_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAPCONFIG_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAPINIT_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAPINIT_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAPINIT_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAPINIT_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAPOTPCONFIG_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAPOTPCONFIG_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAPOTPCONFIG_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAPOTPCONFIG_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAPREADPOINTER_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAPREADPOINTER_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAPREADPOINTER_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAPREADPOINTER_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAP_BITMAP_ECC_DEBUGr_ENUM,
    BCM56440_B0_QSTRUCT_FAP_MEMDEBUGr_ENUM,
    BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_0r_ENUM,
    BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_1r_ENUM,
    BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_2r_ENUM,
    BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_3r_ENUM,
    BCM56440_B0_QSTRUCT_FAP_MEM_ERRORr_ENUM,
    BCM56440_B0_QSTRUCT_FAP_MEM_ERROR_MASKr_ENUM,
    BCM56440_B0_QSTRUCT_FAP_STACK_ECC_DEBUGr_ENUM,
    BCM56440_B0_QSTRUCT_INTERRUPTr_ENUM,
    BCM56440_B0_QSTRUCT_INTERRUPT_MASKr_ENUM,
    BCM56440_B0_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_ENUM,
    BCM56440_B0_QSTRUCT_QBLOCK_NEXT_ERRORr_ENUM,
    BCM56440_B0_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_ENUM,
    BCM56440_B0_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr_ENUM,
    BCM56440_B0_QSTRUCT_QENTRY_LOWER_ERRORr_ENUM,
    BCM56440_B0_QSTRUCT_QENTRY_LOWER_ERROR_MASKr_ENUM,
    BCM56440_B0_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr_ENUM,
    BCM56440_B0_QSTRUCT_QENTRY_UPPER_ERRORr_ENUM,
    BCM56440_B0_QSTRUCT_QENTRY_UPPER_ERROR_MASKr_ENUM,
    BCM56440_B0_QUAD0_SERDES_CTRLr_ENUM,
    BCM56440_B0_QUAD0_SERDES_STATUS0r_ENUM,
    BCM56440_B0_QUAD0_SERDES_STATUS1r_ENUM,
    BCM56440_B0_QUAD1_SERDES_CTRLr_ENUM,
    BCM56440_B0_QUAD1_SERDES_STATUS0r_ENUM,
    BCM56440_B0_QUAD1_SERDES_STATUS1r_ENUM,
    BCM56440_B0_R1023r_ENUM,
    BCM56440_B0_R127r_ENUM,
    BCM56440_B0_R1518r_ENUM,
    BCM56440_B0_R16383r_ENUM,
    BCM56440_B0_R2047r_ENUM,
    BCM56440_B0_R255r_ENUM,
    BCM56440_B0_R4095r_ENUM,
    BCM56440_B0_R511r_ENUM,
    BCM56440_B0_R64r_ENUM,
    BCM56440_B0_R9216r_ENUM,
    BCM56440_B0_RAICFGr_ENUM,
    BCM56440_B0_RALNr_ENUM,
    BCM56440_B0_RBCAr_ENUM,
    BCM56440_B0_RBYTr_ENUM,
    BCM56440_B0_RCHCFG_TCID_0r_ENUM,
    BCM56440_B0_RCHCFG_TCID_1r_ENUM,
    BCM56440_B0_RCHCFG_TCID_10r_ENUM,
    BCM56440_B0_RCHCFG_TCID_11r_ENUM,
    BCM56440_B0_RCHCFG_TCID_12r_ENUM,
    BCM56440_B0_RCHCFG_TCID_13r_ENUM,
    BCM56440_B0_RCHCFG_TCID_14r_ENUM,
    BCM56440_B0_RCHCFG_TCID_15r_ENUM,
    BCM56440_B0_RCHCFG_TCID_2r_ENUM,
    BCM56440_B0_RCHCFG_TCID_3r_ENUM,
    BCM56440_B0_RCHCFG_TCID_4r_ENUM,
    BCM56440_B0_RCHCFG_TCID_5r_ENUM,
    BCM56440_B0_RCHCFG_TCID_6r_ENUM,
    BCM56440_B0_RCHCFG_TCID_7r_ENUM,
    BCM56440_B0_RCHCFG_TCID_8r_ENUM,
    BCM56440_B0_RCHCFG_TCID_9r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_0r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_1r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_10r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_11r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_12r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_13r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_14r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_15r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_2r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_3r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_4r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_5r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_6r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_7r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_8r_ENUM,
    BCM56440_B0_RCVDTSO1_CID_9r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_0r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_1r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_10r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_11r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_12r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_13r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_14r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_15r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_2r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_3r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_4r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_5r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_6r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_7r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_8r_ENUM,
    BCM56440_B0_RCVDTSO2_CID_9r_ENUM,
    BCM56440_B0_RDBGC0r_ENUM,
    BCM56440_B0_RDBGC0_SELECTr_ENUM,
    BCM56440_B0_RDBGC1r_ENUM,
    BCM56440_B0_RDBGC1_SELECTr_ENUM,
    BCM56440_B0_RDBGC2r_ENUM,
    BCM56440_B0_RDBGC2_SELECTr_ENUM,
    BCM56440_B0_RDBGC3r_ENUM,
    BCM56440_B0_RDBGC3_SELECTr_ENUM,
    BCM56440_B0_RDBGC4r_ENUM,
    BCM56440_B0_RDBGC4_SELECTr_ENUM,
    BCM56440_B0_RDBGC5r_ENUM,
    BCM56440_B0_RDBGC5_SELECTr_ENUM,
    BCM56440_B0_RDBGC6r_ENUM,
    BCM56440_B0_RDBGC6_SELECTr_ENUM,
    BCM56440_B0_RDBGC7r_ENUM,
    BCM56440_B0_RDBGC7_SELECTr_ENUM,
    BCM56440_B0_RDBGC8r_ENUM,
    BCM56440_B0_RDBGC8_SELECTr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST0_PARITY_CONTROLr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST0_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST0_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST1_PARITY_CONTROLr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST2_PARITY_CONTROLr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST2_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_RDBGC_MEM_INST2_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_RDBGC_SELECT_2r_ENUM,
    BCM56440_B0_RDISCr_ENUM,
    BCM56440_B0_RDVLNr_ENUM,
    BCM56440_B0_REMOTE_CPU_DA_LSr_ENUM,
    BCM56440_B0_REMOTE_CPU_DA_MSr_ENUM,
    BCM56440_B0_REMOTE_CPU_LENGTH_TYPEr_ENUM,
    BCM56440_B0_REORDPC_CHID_0r_ENUM,
    BCM56440_B0_REORDPC_CHID_1r_ENUM,
    BCM56440_B0_REORDPC_CHID_10r_ENUM,
    BCM56440_B0_REORDPC_CHID_11r_ENUM,
    BCM56440_B0_REORDPC_CHID_12r_ENUM,
    BCM56440_B0_REORDPC_CHID_13r_ENUM,
    BCM56440_B0_REORDPC_CHID_14r_ENUM,
    BCM56440_B0_REORDPC_CHID_15r_ENUM,
    BCM56440_B0_REORDPC_CHID_16r_ENUM,
    BCM56440_B0_REORDPC_CHID_17r_ENUM,
    BCM56440_B0_REORDPC_CHID_18r_ENUM,
    BCM56440_B0_REORDPC_CHID_19r_ENUM,
    BCM56440_B0_REORDPC_CHID_2r_ENUM,
    BCM56440_B0_REORDPC_CHID_20r_ENUM,
    BCM56440_B0_REORDPC_CHID_21r_ENUM,
    BCM56440_B0_REORDPC_CHID_22r_ENUM,
    BCM56440_B0_REORDPC_CHID_23r_ENUM,
    BCM56440_B0_REORDPC_CHID_24r_ENUM,
    BCM56440_B0_REORDPC_CHID_25r_ENUM,
    BCM56440_B0_REORDPC_CHID_26r_ENUM,
    BCM56440_B0_REORDPC_CHID_27r_ENUM,
    BCM56440_B0_REORDPC_CHID_28r_ENUM,
    BCM56440_B0_REORDPC_CHID_29r_ENUM,
    BCM56440_B0_REORDPC_CHID_3r_ENUM,
    BCM56440_B0_REORDPC_CHID_30r_ENUM,
    BCM56440_B0_REORDPC_CHID_31r_ENUM,
    BCM56440_B0_REORDPC_CHID_32r_ENUM,
    BCM56440_B0_REORDPC_CHID_33r_ENUM,
    BCM56440_B0_REORDPC_CHID_34r_ENUM,
    BCM56440_B0_REORDPC_CHID_35r_ENUM,
    BCM56440_B0_REORDPC_CHID_36r_ENUM,
    BCM56440_B0_REORDPC_CHID_37r_ENUM,
    BCM56440_B0_REORDPC_CHID_38r_ENUM,
    BCM56440_B0_REORDPC_CHID_39r_ENUM,
    BCM56440_B0_REORDPC_CHID_4r_ENUM,
    BCM56440_B0_REORDPC_CHID_40r_ENUM,
    BCM56440_B0_REORDPC_CHID_41r_ENUM,
    BCM56440_B0_REORDPC_CHID_42r_ENUM,
    BCM56440_B0_REORDPC_CHID_43r_ENUM,
    BCM56440_B0_REORDPC_CHID_44r_ENUM,
    BCM56440_B0_REORDPC_CHID_45r_ENUM,
    BCM56440_B0_REORDPC_CHID_46r_ENUM,
    BCM56440_B0_REORDPC_CHID_47r_ENUM,
    BCM56440_B0_REORDPC_CHID_48r_ENUM,
    BCM56440_B0_REORDPC_CHID_49r_ENUM,
    BCM56440_B0_REORDPC_CHID_5r_ENUM,
    BCM56440_B0_REORDPC_CHID_50r_ENUM,
    BCM56440_B0_REORDPC_CHID_51r_ENUM,
    BCM56440_B0_REORDPC_CHID_52r_ENUM,
    BCM56440_B0_REORDPC_CHID_53r_ENUM,
    BCM56440_B0_REORDPC_CHID_54r_ENUM,
    BCM56440_B0_REORDPC_CHID_55r_ENUM,
    BCM56440_B0_REORDPC_CHID_56r_ENUM,
    BCM56440_B0_REORDPC_CHID_57r_ENUM,
    BCM56440_B0_REORDPC_CHID_58r_ENUM,
    BCM56440_B0_REORDPC_CHID_59r_ENUM,
    BCM56440_B0_REORDPC_CHID_6r_ENUM,
    BCM56440_B0_REORDPC_CHID_60r_ENUM,
    BCM56440_B0_REORDPC_CHID_61r_ENUM,
    BCM56440_B0_REORDPC_CHID_62r_ENUM,
    BCM56440_B0_REORDPC_CHID_63r_ENUM,
    BCM56440_B0_REORDPC_CHID_7r_ENUM,
    BCM56440_B0_REORDPC_CHID_8r_ENUM,
    BCM56440_B0_REORDPC_CHID_9r_ENUM,
    BCM56440_B0_RERPKTr_ENUM,
    BCM56440_B0_RFCRr_ENUM,
    BCM56440_B0_RFCSr_ENUM,
    BCM56440_B0_RFLRr_ENUM,
    BCM56440_B0_RFRGr_ENUM,
    BCM56440_B0_RIPC4r_ENUM,
    BCM56440_B0_RIPC6r_ENUM,
    BCM56440_B0_RIPD4r_ENUM,
    BCM56440_B0_RIPD6r_ENUM,
    BCM56440_B0_RIPHE4r_ENUM,
    BCM56440_B0_RIPHE6r_ENUM,
    BCM56440_B0_RJBRr_ENUM,
    BCM56440_B0_RMCAr_ENUM,
    BCM56440_B0_RMCRCr_ENUM,
    BCM56440_B0_RMEPm_ENUM,
    BCM56440_B0_RMEP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_RMEP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_RMEP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_RMGVr_ENUM,
    BCM56440_B0_RMTUEr_ENUM,
    BCM56440_B0_ROVRr_ENUM,
    BCM56440_B0_RPFC0r_ENUM,
    BCM56440_B0_RPFC1r_ENUM,
    BCM56440_B0_RPFC2r_ENUM,
    BCM56440_B0_RPFC3r_ENUM,
    BCM56440_B0_RPFC4r_ENUM,
    BCM56440_B0_RPFC5r_ENUM,
    BCM56440_B0_RPFC6r_ENUM,
    BCM56440_B0_RPFC7r_ENUM,
    BCM56440_B0_RPFCOFF0r_ENUM,
    BCM56440_B0_RPFCOFF1r_ENUM,
    BCM56440_B0_RPFCOFF2r_ENUM,
    BCM56440_B0_RPFCOFF3r_ENUM,
    BCM56440_B0_RPFCOFF4r_ENUM,
    BCM56440_B0_RPFCOFF5r_ENUM,
    BCM56440_B0_RPFCOFF6r_ENUM,
    BCM56440_B0_RPFCOFF7r_ENUM,
    BCM56440_B0_RPKTr_ENUM,
    BCM56440_B0_RPOKr_ENUM,
    BCM56440_B0_RPORTDr_ENUM,
    BCM56440_B0_RPRMr_ENUM,
    BCM56440_B0_RQE_DEBUG_TM_DCM1r_ENUM,
    BCM56440_B0_RQE_DEBUG_TM_DCM2r_ENUM,
    BCM56440_B0_RQE_DEBUG_TM_DCM3r_ENUM,
    BCM56440_B0_RQE_DEBUG_TM_DCM4r_ENUM,
    BCM56440_B0_RQE_DEBUG_TM_DCM5r_ENUM,
    BCM56440_B0_RQE_DEBUG_TM_DCM6r_ENUM,
    BCM56440_B0_RQE_DEBUG_TM_DCM7r_ENUM,
    BCM56440_B0_RQE_EXTQ_REPLICATION_COUNTr_ENUM,
    BCM56440_B0_RQE_EXTQ_REPLICATION_LIMITr_ENUM,
    BCM56440_B0_RQE_GLOBAL_CONFIGr_ENUM,
    BCM56440_B0_RQE_GLOBAL_DEBUG_STATUSr_ENUM,
    BCM56440_B0_RQE_MIRROR_CONFIGr_ENUM,
    BCM56440_B0_RQE_PARITYERRORPOINTER1r_ENUM,
    BCM56440_B0_RQE_PARITYERRORPOINTER2r_ENUM,
    BCM56440_B0_RQE_PARITYERRORPOINTER3r_ENUM,
    BCM56440_B0_RQE_PARITYERRORPOINTER4r_ENUM,
    BCM56440_B0_RQE_PORT_CONFIGr_ENUM,
    BCM56440_B0_RQE_QUEUE_OFFSETr_ENUM,
    BCM56440_B0_RQE_SCHEDULER_CONFIGr_ENUM,
    BCM56440_B0_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_ENUM,
    BCM56440_B0_RQE_SCHEDULER_WEIGHT_L1_QUEUEr_ENUM,
    BCM56440_B0_RQE_SER_COUNTr_ENUM,
    BCM56440_B0_RQE_SER_MASKr_ENUM,
    BCM56440_B0_RQE_SER_STATUSr_ENUM,
    BCM56440_B0_RQE_WORK_QUEUE_DEBUG_STATUSr_ENUM,
    BCM56440_B0_RRBYTr_ENUM,
    BCM56440_B0_RRPKTr_ENUM,
    BCM56440_B0_RSCHCRCr_ENUM,
    BCM56440_B0_RSEL1_RAM_DBGCTRLr_ENUM,
    BCM56440_B0_RSEL1_RAM_DBGCTRL_2r_ENUM,
    BCM56440_B0_RSEL1_RAM_DBGCTRL_3r_ENUM,
    BCM56440_B0_RSEL1_RAM_DBGCTRL_4r_ENUM,
    BCM56440_B0_RSEL2_RAM_CONTROL_2r_ENUM,
    BCM56440_B0_RSEL2_RAM_CONTROL_3r_ENUM,
    BCM56440_B0_RSEL2_RAM_DBGCTRLr_ENUM,
    BCM56440_B0_RTAG7_HASH_CONTROLr_ENUM,
    BCM56440_B0_RTAG7_HASH_CONTROL_2r_ENUM,
    BCM56440_B0_RTAG7_HASH_CONTROL_3r_ENUM,
    BCM56440_B0_RTAG7_HASH_ECMPr_ENUM,
    BCM56440_B0_RTAG7_HASH_ENTROPY_LABELr_ENUM,
    BCM56440_B0_RTAG7_HASH_FIELD_BMAP_1r_ENUM,
    BCM56440_B0_RTAG7_HASH_FIELD_BMAP_2r_ENUM,
    BCM56440_B0_RTAG7_HASH_FIELD_BMAP_3r_ENUM,
    BCM56440_B0_RTAG7_HASH_FIELD_BMAP_5r_ENUM,
    BCM56440_B0_RTAG7_HASH_HG_TRUNKr_ENUM,
    BCM56440_B0_RTAG7_HASH_HG_TRUNK_FAILOVERr_ENUM,
    BCM56440_B0_RTAG7_HASH_LBIDr_ENUM,
    BCM56440_B0_RTAG7_HASH_MPLS_ECMPr_ENUM,
    BCM56440_B0_RTAG7_HASH_PLFSr_ENUM,
    BCM56440_B0_RTAG7_HASH_SEED_Ar_ENUM,
    BCM56440_B0_RTAG7_HASH_SEED_Br_ENUM,
    BCM56440_B0_RTAG7_HASH_TRUNKr_ENUM,
    BCM56440_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56440_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56440_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56440_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56440_B0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56440_B0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56440_B0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56440_B0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56440_B0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56440_B0_RTPTSI1_TCID_0r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_1r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_10r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_11r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_12r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_13r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_14r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_15r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_2r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_3r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_4r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_5r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_6r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_7r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_8r_ENUM,
    BCM56440_B0_RTPTSI1_TCID_9r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_0r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_1r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_10r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_11r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_12r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_13r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_14r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_15r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_2r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_3r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_4r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_5r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_6r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_7r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_8r_ENUM,
    BCM56440_B0_RTPTSI2_TCID_9r_ENUM,
    BCM56440_B0_RTPTSZ1r_ENUM,
    BCM56440_B0_RTPTSZ2r_ENUM,
    BCM56440_B0_RTRFUr_ENUM,
    BCM56440_B0_RTSECPr_ENUM,
    BCM56440_B0_RTSFPHCr_ENUM,
    BCM56440_B0_RTSGCFGr_ENUM,
    BCM56440_B0_RUCr_ENUM,
    BCM56440_B0_RUCAr_ENUM,
    BCM56440_B0_RUNDr_ENUM,
    BCM56440_B0_RVLNr_ENUM,
    BCM56440_B0_RXCESCW_CHID_0r_ENUM,
    BCM56440_B0_RXCESCW_CHID_1r_ENUM,
    BCM56440_B0_RXCESCW_CHID_10r_ENUM,
    BCM56440_B0_RXCESCW_CHID_11r_ENUM,
    BCM56440_B0_RXCESCW_CHID_12r_ENUM,
    BCM56440_B0_RXCESCW_CHID_13r_ENUM,
    BCM56440_B0_RXCESCW_CHID_14r_ENUM,
    BCM56440_B0_RXCESCW_CHID_15r_ENUM,
    BCM56440_B0_RXCESCW_CHID_16r_ENUM,
    BCM56440_B0_RXCESCW_CHID_17r_ENUM,
    BCM56440_B0_RXCESCW_CHID_18r_ENUM,
    BCM56440_B0_RXCESCW_CHID_19r_ENUM,
    BCM56440_B0_RXCESCW_CHID_2r_ENUM,
    BCM56440_B0_RXCESCW_CHID_20r_ENUM,
    BCM56440_B0_RXCESCW_CHID_21r_ENUM,
    BCM56440_B0_RXCESCW_CHID_22r_ENUM,
    BCM56440_B0_RXCESCW_CHID_23r_ENUM,
    BCM56440_B0_RXCESCW_CHID_24r_ENUM,
    BCM56440_B0_RXCESCW_CHID_25r_ENUM,
    BCM56440_B0_RXCESCW_CHID_26r_ENUM,
    BCM56440_B0_RXCESCW_CHID_27r_ENUM,
    BCM56440_B0_RXCESCW_CHID_28r_ENUM,
    BCM56440_B0_RXCESCW_CHID_29r_ENUM,
    BCM56440_B0_RXCESCW_CHID_3r_ENUM,
    BCM56440_B0_RXCESCW_CHID_30r_ENUM,
    BCM56440_B0_RXCESCW_CHID_31r_ENUM,
    BCM56440_B0_RXCESCW_CHID_32r_ENUM,
    BCM56440_B0_RXCESCW_CHID_33r_ENUM,
    BCM56440_B0_RXCESCW_CHID_34r_ENUM,
    BCM56440_B0_RXCESCW_CHID_35r_ENUM,
    BCM56440_B0_RXCESCW_CHID_36r_ENUM,
    BCM56440_B0_RXCESCW_CHID_37r_ENUM,
    BCM56440_B0_RXCESCW_CHID_38r_ENUM,
    BCM56440_B0_RXCESCW_CHID_39r_ENUM,
    BCM56440_B0_RXCESCW_CHID_4r_ENUM,
    BCM56440_B0_RXCESCW_CHID_40r_ENUM,
    BCM56440_B0_RXCESCW_CHID_41r_ENUM,
    BCM56440_B0_RXCESCW_CHID_42r_ENUM,
    BCM56440_B0_RXCESCW_CHID_43r_ENUM,
    BCM56440_B0_RXCESCW_CHID_44r_ENUM,
    BCM56440_B0_RXCESCW_CHID_45r_ENUM,
    BCM56440_B0_RXCESCW_CHID_46r_ENUM,
    BCM56440_B0_RXCESCW_CHID_47r_ENUM,
    BCM56440_B0_RXCESCW_CHID_48r_ENUM,
    BCM56440_B0_RXCESCW_CHID_49r_ENUM,
    BCM56440_B0_RXCESCW_CHID_5r_ENUM,
    BCM56440_B0_RXCESCW_CHID_50r_ENUM,
    BCM56440_B0_RXCESCW_CHID_51r_ENUM,
    BCM56440_B0_RXCESCW_CHID_52r_ENUM,
    BCM56440_B0_RXCESCW_CHID_53r_ENUM,
    BCM56440_B0_RXCESCW_CHID_54r_ENUM,
    BCM56440_B0_RXCESCW_CHID_55r_ENUM,
    BCM56440_B0_RXCESCW_CHID_56r_ENUM,
    BCM56440_B0_RXCESCW_CHID_57r_ENUM,
    BCM56440_B0_RXCESCW_CHID_58r_ENUM,
    BCM56440_B0_RXCESCW_CHID_59r_ENUM,
    BCM56440_B0_RXCESCW_CHID_6r_ENUM,
    BCM56440_B0_RXCESCW_CHID_60r_ENUM,
    BCM56440_B0_RXCESCW_CHID_61r_ENUM,
    BCM56440_B0_RXCESCW_CHID_62r_ENUM,
    BCM56440_B0_RXCESCW_CHID_63r_ENUM,
    BCM56440_B0_RXCESCW_CHID_7r_ENUM,
    BCM56440_B0_RXCESCW_CHID_8r_ENUM,
    BCM56440_B0_RXCESCW_CHID_9r_ENUM,
    BCM56440_B0_RXCFr_ENUM,
    BCM56440_B0_RXCHCFG_CHID_0r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_1r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_10r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_11r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_12r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_13r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_14r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_15r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_16r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_17r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_18r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_19r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_2r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_20r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_21r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_22r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_23r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_24r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_25r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_26r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_27r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_28r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_29r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_3r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_30r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_31r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_32r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_33r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_34r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_35r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_36r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_37r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_38r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_39r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_4r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_40r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_41r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_42r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_43r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_44r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_45r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_46r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_47r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_48r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_49r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_5r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_50r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_51r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_52r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_53r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_54r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_55r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_56r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_57r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_58r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_59r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_6r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_60r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_61r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_62r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_63r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_7r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_8r_ENUM,
    BCM56440_B0_RXCHCFG_CHID_9r_ENUM,
    BCM56440_B0_RXFIFO_STATr_ENUM,
    BCM56440_B0_RXFILLTHr_ENUM,
    BCM56440_B0_RXPFr_ENUM,
    BCM56440_B0_RXPPr_ENUM,
    BCM56440_B0_RXUDAr_ENUM,
    BCM56440_B0_RXUOr_ENUM,
    BCM56440_B0_RXWSAr_ENUM,
    BCM56440_B0_RX_DCB_ENUM,
    BCM56440_B0_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56440_B0_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56440_B0_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM56440_B0_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM56440_B0_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM56440_B0_RX_PAUSE_QUANTA_SCALEr_ENUM,
    BCM56440_B0_SEVPMC1C1r_ENUM,
    BCM56440_B0_SEVPMC1C2r_ENUM,
    BCM56440_B0_SEVPMC2C1r_ENUM,
    BCM56440_B0_SEVPMC2C2r_ENUM,
    BCM56440_B0_SEVPMC3C1r_ENUM,
    BCM56440_B0_SEVPMC3C2r_ENUM,
    BCM56440_B0_SEVPMC4C1r_ENUM,
    BCM56440_B0_SEVPMC4C2r_ENUM,
    BCM56440_B0_SEVPMDH1r_ENUM,
    BCM56440_B0_SEVPMDH2r_ENUM,
    BCM56440_B0_SEVPMG1C1r_ENUM,
    BCM56440_B0_SEVPMG1C2r_ENUM,
    BCM56440_B0_SEVPMG2C1r_ENUM,
    BCM56440_B0_SEVPMG2C2r_ENUM,
    BCM56440_B0_SEVPMG3C1r_ENUM,
    BCM56440_B0_SEVPMG3C2r_ENUM,
    BCM56440_B0_SEVPMG4C1r_ENUM,
    BCM56440_B0_SEVPMG4C2r_ENUM,
    BCM56440_B0_SEVPMG5C1r_ENUM,
    BCM56440_B0_SEVPMG5C2r_ENUM,
    BCM56440_B0_SEVPMG6C1r_ENUM,
    BCM56440_B0_SEVPMG6C2r_ENUM,
    BCM56440_B0_SEVPMG7C1r_ENUM,
    BCM56440_B0_SEVPMG7C2r_ENUM,
    BCM56440_B0_SEVPMG8C1r_ENUM,
    BCM56440_B0_SEVPMG8C2r_ENUM,
    BCM56440_B0_SEVPMSP1r_ENUM,
    BCM56440_B0_SEVPMSP2r_ENUM,
    BCM56440_B0_SFD_OFFSETr_ENUM,
    BCM56440_B0_SFLOW_EGR_RAND_SEEDr_ENUM,
    BCM56440_B0_SFLOW_EGR_THRESHOLDr_ENUM,
    BCM56440_B0_SFLOW_ING_RAND_SEEDr_ENUM,
    BCM56440_B0_SFLOW_ING_THRESHOLDr_ENUM,
    BCM56440_B0_SOFTWARE_BLOCKMAP_ENUM,
    BCM56440_B0_SOME_RDI_DEFECT_STATUSr_ENUM,
    BCM56440_B0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM,
    BCM56440_B0_SOURCE_MOD_PROXY_TABLEm_ENUM,
    BCM56440_B0_SOURCE_TRUNK_MAP_MODBASEm_ENUM,
    BCM56440_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_SOURCE_TRUNK_MAP_TABLEm_ENUM,
    BCM56440_B0_SOURCE_VPm_ENUM,
    BCM56440_B0_SOURCE_VP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SOURCE_VP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SOURCE_VP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_SQFSUM1_TCID_0r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_1r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_10r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_11r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_12r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_13r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_14r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_15r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_2r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_3r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_4r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_5r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_6r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_7r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_8r_ENUM,
    BCM56440_B0_SQFSUM1_TCID_9r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_0r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_1r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_10r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_11r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_12r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_13r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_14r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_15r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_2r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_3r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_4r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_5r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_6r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_7r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_8r_ENUM,
    BCM56440_B0_SQFSUM2_TCID_9r_ENUM,
    BCM56440_B0_SRC_MODID_EGRESSm_ENUM,
    BCM56440_B0_SRC_MODID_EGRESS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SRC_MODID_EGRESS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SRC_MODID_EGRESS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_SRC_MODID_EGRESS_SELr_ENUM,
    BCM56440_B0_SRC_MODID_INGRESS_BLOCKm_ENUM,
    BCM56440_B0_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_SRC_TRUNK_ECC_CONTROLr_ENUM,
    BCM56440_B0_SRC_TRUNK_ECC_STATUS_INTRr_ENUM,
    BCM56440_B0_SRC_TRUNK_ECC_STATUS_NACKr_ENUM,
    BCM56440_B0_START_BY_START_ERROR0_64r_ENUM,
    BCM56440_B0_STG_TABm_ENUM,
    BCM56440_B0_STORM_CONTROL_METER_CONFIGr_ENUM,
    BCM56440_B0_STORM_CONTROL_METER_MAPPINGr_ENUM,
    BCM56440_B0_STSOSPER1_SI_0r_ENUM,
    BCM56440_B0_STSOSPER1_SI_1r_ENUM,
    BCM56440_B0_STSOSPER2_SI_0r_ENUM,
    BCM56440_B0_STSOSPER2_SI_1r_ENUM,
    BCM56440_B0_SVM_MACROFLOW_INDEX_TABLEm_ENUM,
    BCM56440_B0_SVM_METER_TABLEm_ENUM,
    BCM56440_B0_SVM_OFFSET_TABLEm_ENUM,
    BCM56440_B0_SVM_POLICY_TABLEm_ENUM,
    BCM56440_B0_SW1_RAM_DBGCTRLr_ENUM,
    BCM56440_B0_SW1_RAM_DBGCTRL_2r_ENUM,
    BCM56440_B0_SW2_EOP_BUFFER_A_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SW2_EOP_BUFFER_B_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SW2_FP_DST_ACTION_CONTROLr_ENUM,
    BCM56440_B0_SW2_HW_CONTROLr_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_0r_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_1r_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_2r_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_3r_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_4r_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_6r_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_7r_ENUM,
    BCM56440_B0_SW2_RAM_CONTROL_8r_ENUM,
    BCM56440_B0_SYSBRG1_SI_0r_ENUM,
    BCM56440_B0_SYSBRG1_SI_1r_ENUM,
    BCM56440_B0_SYSBRG2_SI_0r_ENUM,
    BCM56440_B0_SYSBRG2_SI_1r_ENUM,
    BCM56440_B0_SYSCLKCFG1_SI_0r_ENUM,
    BCM56440_B0_SYSCLKCFG1_SI_1r_ENUM,
    BCM56440_B0_SYSCLKCFG2_SI_0r_ENUM,
    BCM56440_B0_SYSCLKCFG2_SI_1r_ENUM,
    BCM56440_B0_SYSCLTS1_SI_0r_ENUM,
    BCM56440_B0_SYSCLTS1_SI_1r_ENUM,
    BCM56440_B0_SYSCLTS2_SI_0r_ENUM,
    BCM56440_B0_SYSCLTS2_SI_1r_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_PARITY_CONTROLr_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_TABLEm_ENUM,
    BCM56440_B0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM,
    BCM56440_B0_SYSTSO1_SI_0r_ENUM,
    BCM56440_B0_SYSTSO1_SI_1r_ENUM,
    BCM56440_B0_SYSTSO2_SI_0r_ENUM,
    BCM56440_B0_SYSTSO2_SI_1r_ENUM,
    BCM56440_B0_SYSTSOFPH_SI_0r_ENUM,
    BCM56440_B0_SYSTSOFPH_SI_1r_ENUM,
    BCM56440_B0_SYS_MAC_COUNTr_ENUM,
    BCM56440_B0_SYS_MAC_LIMIT_CONTROLr_ENUM,
    BCM56440_B0_T1023r_ENUM,
    BCM56440_B0_T127r_ENUM,
    BCM56440_B0_T1518r_ENUM,
    BCM56440_B0_T16383r_ENUM,
    BCM56440_B0_T2047r_ENUM,
    BCM56440_B0_T255r_ENUM,
    BCM56440_B0_T4095r_ENUM,
    BCM56440_B0_T511r_ENUM,
    BCM56440_B0_T64r_ENUM,
    BCM56440_B0_T9216r_ENUM,
    BCM56440_B0_TAG_0r_ENUM,
    BCM56440_B0_TAG_1r_ENUM,
    BCM56440_B0_TBCAr_ENUM,
    BCM56440_B0_TBYTr_ENUM,
    BCM56440_B0_TCP_FNm_ENUM,
    BCM56440_B0_TDACTr_ENUM,
    BCM56440_B0_TDBGC0r_ENUM,
    BCM56440_B0_TDBGC0_SELECTr_ENUM,
    BCM56440_B0_TDBGC1r_ENUM,
    BCM56440_B0_TDBGC10r_ENUM,
    BCM56440_B0_TDBGC10_SELECTr_ENUM,
    BCM56440_B0_TDBGC11r_ENUM,
    BCM56440_B0_TDBGC11_SELECTr_ENUM,
    BCM56440_B0_TDBGC1_SELECTr_ENUM,
    BCM56440_B0_TDBGC2r_ENUM,
    BCM56440_B0_TDBGC2_SELECTr_ENUM,
    BCM56440_B0_TDBGC3r_ENUM,
    BCM56440_B0_TDBGC3_SELECTr_ENUM,
    BCM56440_B0_TDBGC4r_ENUM,
    BCM56440_B0_TDBGC4_SELECTr_ENUM,
    BCM56440_B0_TDBGC5r_ENUM,
    BCM56440_B0_TDBGC5_SELECTr_ENUM,
    BCM56440_B0_TDBGC6r_ENUM,
    BCM56440_B0_TDBGC6_SELECTr_ENUM,
    BCM56440_B0_TDBGC7r_ENUM,
    BCM56440_B0_TDBGC7_SELECTr_ENUM,
    BCM56440_B0_TDBGC8r_ENUM,
    BCM56440_B0_TDBGC8_SELECTr_ENUM,
    BCM56440_B0_TDBGC9r_ENUM,
    BCM56440_B0_TDBGC9_SELECTr_ENUM,
    BCM56440_B0_TDFRr_ENUM,
    BCM56440_B0_TDVLNr_ENUM,
    BCM56440_B0_TECMUX1r_ENUM,
    BCM56440_B0_TECMUX2r_ENUM,
    BCM56440_B0_TEDFr_ENUM,
    BCM56440_B0_TEPCFG_CID_0r_ENUM,
    BCM56440_B0_TEPCFG_CID_1r_ENUM,
    BCM56440_B0_TEPCFG_CID_10r_ENUM,
    BCM56440_B0_TEPCFG_CID_11r_ENUM,
    BCM56440_B0_TEPCFG_CID_12r_ENUM,
    BCM56440_B0_TEPCFG_CID_13r_ENUM,
    BCM56440_B0_TEPCFG_CID_14r_ENUM,
    BCM56440_B0_TEPCFG_CID_15r_ENUM,
    BCM56440_B0_TEPCFG_CID_2r_ENUM,
    BCM56440_B0_TEPCFG_CID_3r_ENUM,
    BCM56440_B0_TEPCFG_CID_4r_ENUM,
    BCM56440_B0_TEPCFG_CID_5r_ENUM,
    BCM56440_B0_TEPCFG_CID_6r_ENUM,
    BCM56440_B0_TEPCFG_CID_7r_ENUM,
    BCM56440_B0_TEPCFG_CID_8r_ENUM,
    BCM56440_B0_TEPCFG_CID_9r_ENUM,
    BCM56440_B0_TERRr_ENUM,
    BCM56440_B0_TFCSr_ENUM,
    BCM56440_B0_TFRGr_ENUM,
    BCM56440_B0_THDIEMA_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56440_B0_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIEMA_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIEMA_COLOR_AWAREr_ENUM,
    BCM56440_B0_THDIEMA_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56440_B0_THDIEMA_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIEMA_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56440_B0_THDIEMA_INPUT_PORT_RX_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIEMA_INPUT_PORT_RX_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIEMA_MEMORY_TM_0r_ENUM,
    BCM56440_B0_THDIEMA_MEMORY_TM_1r_ENUM,
    BCM56440_B0_THDIEMA_PARITY_ERROR_COUNTERr_ENUM,
    BCM56440_B0_THDIEMA_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56440_B0_THDIEMA_PARITY_ERROR_STATUS_1r_ENUM,
    BCM56440_B0_THDIEMA_PG_GBL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIEMA_PG_HDRM_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_HDRM_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_MIN_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_RESET_FLOOR_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_RESET_OFFSET_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_RESET_VALUE_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PG_SHARED_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_POOL_DROP_STATEr_ENUM,
    BCM56440_B0_THDIEMA_PORT_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PORT_FC_STATUSr_ENUM,
    BCM56440_B0_THDIEMA_PORT_LIMIT_STATE_0r_ENUM,
    BCM56440_B0_THDIEMA_PORT_LIMIT_STATE_1r_ENUM,
    BCM56440_B0_THDIEMA_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56440_B0_THDIEMA_PORT_MAX_SHARED_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PORT_MIN_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PORT_MIN_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIEMA_PORT_OVQ_PAUSE_ENABLE0r_ENUM,
    BCM56440_B0_THDIEMA_PORT_OVQ_PAUSE_ENABLE1r_ENUM,
    BCM56440_B0_THDIEMA_PORT_PAUSE_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIEMA_PORT_PAUSE_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIEMA_PORT_PG_SPIDr_ENUM,
    BCM56440_B0_THDIEMA_PORT_PRI_GRP0r_ENUM,
    BCM56440_B0_THDIEMA_PORT_PRI_GRP1r_ENUM,
    BCM56440_B0_THDIEMA_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56440_B0_THDIEMA_PORT_RESUME_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_PORT_SHARED_MAX_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIEMA_THDI_BYPASSr_ENUM,
    BCM56440_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56440_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIEMA_USE_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIEXT_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56440_B0_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIEXT_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIEXT_COLOR_AWAREr_ENUM,
    BCM56440_B0_THDIEXT_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56440_B0_THDIEXT_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIEXT_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56440_B0_THDIEXT_INPUT_PORT_RX_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIEXT_INPUT_PORT_RX_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIEXT_MEMORY_TM_0r_ENUM,
    BCM56440_B0_THDIEXT_MEMORY_TM_1r_ENUM,
    BCM56440_B0_THDIEXT_PARITY_ERROR_COUNTERr_ENUM,
    BCM56440_B0_THDIEXT_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56440_B0_THDIEXT_PARITY_ERROR_STATUS_1r_ENUM,
    BCM56440_B0_THDIEXT_PG_GBL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIEXT_PG_HDRM_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_HDRM_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_MIN_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_RESET_FLOOR_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_RESET_OFFSET_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_RESET_VALUE_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PG_SHARED_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_POOL_DROP_STATEr_ENUM,
    BCM56440_B0_THDIEXT_PORT_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PORT_FC_STATUSr_ENUM,
    BCM56440_B0_THDIEXT_PORT_LIMIT_STATE_0r_ENUM,
    BCM56440_B0_THDIEXT_PORT_LIMIT_STATE_1r_ENUM,
    BCM56440_B0_THDIEXT_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56440_B0_THDIEXT_PORT_MAX_SHARED_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PORT_MIN_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PORT_MIN_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIEXT_PORT_OVQ_PAUSE_ENABLE0r_ENUM,
    BCM56440_B0_THDIEXT_PORT_OVQ_PAUSE_ENABLE1r_ENUM,
    BCM56440_B0_THDIEXT_PORT_PAUSE_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIEXT_PORT_PAUSE_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIEXT_PORT_PG_SPIDr_ENUM,
    BCM56440_B0_THDIEXT_PORT_PRI_GRP0r_ENUM,
    BCM56440_B0_THDIEXT_PORT_PRI_GRP1r_ENUM,
    BCM56440_B0_THDIEXT_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56440_B0_THDIEXT_PORT_RESUME_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_PORT_SHARED_MAX_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIEXT_THDI_BYPASSr_ENUM,
    BCM56440_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56440_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIEXT_USE_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIQEN_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56440_B0_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIQEN_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIQEN_COLOR_AWAREr_ENUM,
    BCM56440_B0_THDIQEN_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56440_B0_THDIQEN_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIQEN_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56440_B0_THDIQEN_INPUT_PORT_RX_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIQEN_INPUT_PORT_RX_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIQEN_MEMORY_TM_0r_ENUM,
    BCM56440_B0_THDIQEN_MEMORY_TM_1r_ENUM,
    BCM56440_B0_THDIQEN_PARITY_ERROR_COUNTERr_ENUM,
    BCM56440_B0_THDIQEN_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56440_B0_THDIQEN_PARITY_ERROR_STATUS_1r_ENUM,
    BCM56440_B0_THDIQEN_PG_GBL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIQEN_PG_HDRM_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_HDRM_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_MIN_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_RESET_FLOOR_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_RESET_OFFSET_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_RESET_VALUE_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PG_SHARED_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_POOL_DROP_STATEr_ENUM,
    BCM56440_B0_THDIQEN_PORT_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PORT_FC_STATUSr_ENUM,
    BCM56440_B0_THDIQEN_PORT_LIMIT_STATE_0r_ENUM,
    BCM56440_B0_THDIQEN_PORT_LIMIT_STATE_1r_ENUM,
    BCM56440_B0_THDIQEN_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56440_B0_THDIQEN_PORT_MAX_SHARED_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PORT_MIN_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PORT_MIN_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIQEN_PORT_OVQ_PAUSE_ENABLE0r_ENUM,
    BCM56440_B0_THDIQEN_PORT_OVQ_PAUSE_ENABLE1r_ENUM,
    BCM56440_B0_THDIQEN_PORT_PAUSE_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIQEN_PORT_PAUSE_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIQEN_PORT_PG_SPIDr_ENUM,
    BCM56440_B0_THDIQEN_PORT_PRI_GRP0r_ENUM,
    BCM56440_B0_THDIQEN_PORT_PRI_GRP1r_ENUM,
    BCM56440_B0_THDIQEN_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56440_B0_THDIQEN_PORT_RESUME_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_PORT_SHARED_MAX_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIQEN_THDI_BYPASSr_ENUM,
    BCM56440_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56440_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIQEN_USE_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIRQE_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56440_B0_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIRQE_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56440_B0_THDIRQE_COLOR_AWAREr_ENUM,
    BCM56440_B0_THDIRQE_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56440_B0_THDIRQE_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIRQE_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56440_B0_THDIRQE_INPUT_PORT_RX_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIRQE_INPUT_PORT_RX_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIRQE_MEMORY_TM_0r_ENUM,
    BCM56440_B0_THDIRQE_MEMORY_TM_1r_ENUM,
    BCM56440_B0_THDIRQE_PARITY_ERROR_COUNTERr_ENUM,
    BCM56440_B0_THDIRQE_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56440_B0_THDIRQE_PARITY_ERROR_STATUS_1r_ENUM,
    BCM56440_B0_THDIRQE_PG_GBL_HDRM_COUNTr_ENUM,
    BCM56440_B0_THDIRQE_PG_HDRM_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_HDRM_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_MIN_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_RESET_FLOOR_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_RESET_OFFSET_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_RESET_VALUE_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PG_SHARED_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_POOL_DROP_STATEr_ENUM,
    BCM56440_B0_THDIRQE_PORT_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PORT_FC_STATUSr_ENUM,
    BCM56440_B0_THDIRQE_PORT_LIMIT_STATE_0r_ENUM,
    BCM56440_B0_THDIRQE_PORT_LIMIT_STATE_1r_ENUM,
    BCM56440_B0_THDIRQE_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56440_B0_THDIRQE_PORT_MAX_SHARED_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PORT_MIN_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PORT_MIN_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PORT_MIN_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIRQE_PORT_OVQ_PAUSE_ENABLE0r_ENUM,
    BCM56440_B0_THDIRQE_PORT_OVQ_PAUSE_ENABLE1r_ENUM,
    BCM56440_B0_THDIRQE_PORT_PAUSE_ENABLE0_64r_ENUM,
    BCM56440_B0_THDIRQE_PORT_PAUSE_ENABLE1_64r_ENUM,
    BCM56440_B0_THDIRQE_PORT_PG_SPIDr_ENUM,
    BCM56440_B0_THDIRQE_PORT_PRI_GRP0r_ENUM,
    BCM56440_B0_THDIRQE_PORT_PRI_GRP1r_ENUM,
    BCM56440_B0_THDIRQE_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56440_B0_THDIRQE_PORT_RESUME_LIMIT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_PORT_SHARED_MAX_PG_ENABLEr_ENUM,
    BCM56440_B0_THDIRQE_THDI_BYPASSr_ENUM,
    BCM56440_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56440_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56440_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56440_B0_THDIRQE_USE_SP_SHAREDr_ENUM,
    BCM56440_B0_THDI_BYPASSr_ENUM,
    BCM56440_B0_THDO_BYPASSr_ENUM,
    BCM56440_B0_THDO_DROP_CTR_CONFIGr_ENUM,
    BCM56440_B0_THDO_INTEROP_CONFIGr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_OPNCONFIGr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_OPNCOUNTr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_OPNOFFSETr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_OPNSTATUSr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_QCONFIGr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_QCOUNTr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_QOFFSETr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_QRESETr_ENUM,
    BCM56440_B0_THDO_MEMDEBUG_QSTATUSr_ENUM,
    BCM56440_B0_THDO_MISCCONFIGr_ENUM,
    BCM56440_B0_THDO_OPNCOUNT_QENTRYm_ENUM,
    BCM56440_B0_THDO_PARITY_ERROR_ADDRESSr_ENUM,
    BCM56440_B0_THDO_PARITY_ERROR_COUNTr_ENUM,
    BCM56440_B0_THDO_PARITY_ERROR_MASK1r_ENUM,
    BCM56440_B0_THDO_PARITY_ERROR_MASK2r_ENUM,
    BCM56440_B0_THDO_PARITY_ERROR_STATUS1r_ENUM,
    BCM56440_B0_THDO_PARITY_ERROR_STATUS2r_ENUM,
    BCM56440_B0_THDO_QCOUNT_CELL_1m_ENUM,
    BCM56440_B0_THDO_QCOUNT_QENTRY_0m_ENUM,
    BCM56440_B0_THDO_QCOUNT_QENTRY_1m_ENUM,
    BCM56440_B0_THDO_QRESET_VALUE_CELL_1m_ENUM,
    BCM56440_B0_THDO_QRESET_VALUE_QENTRY_1m_ENUM,
    BCM56440_B0_THDO_QSTATUS_CELL_1m_ENUM,
    BCM56440_B0_THDO_QSTATUS_QENTRY_1m_ENUM,
    BCM56440_B0_THDO_QUEUE_DISABLE_CFG1r_ENUM,
    BCM56440_B0_THDO_QUEUE_DISABLE_CFG2r_ENUM,
    BCM56440_B0_THDO_QUEUE_DISABLE_STATUSr_ENUM,
    BCM56440_B0_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_ENUM,
    BCM56440_B0_TIME_DOMAINr_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_0r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_1r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_10r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_11r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_12r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_13r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_14r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_15r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_2r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_3r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_4r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_5r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_6r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_7r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_8r_ENUM,
    BCM56440_B0_TJBDMAX1_TCID_9r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_0r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_1r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_10r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_11r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_12r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_13r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_14r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_15r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_2r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_3r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_4r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_5r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_6r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_7r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_8r_ENUM,
    BCM56440_B0_TJBDMAX2_TCID_9r_ENUM,
    BCM56440_B0_TJBRr_ENUM,
    BCM56440_B0_TLCLr_ENUM,
    BCM56440_B0_TMCAr_ENUM,
    BCM56440_B0_TMCLr_ENUM,
    BCM56440_B0_TMGVr_ENUM,
    BCM56440_B0_TNCLr_ENUM,
    BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_ENUM,
    BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_ENUM,
    BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_ENUM,
    BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_ENUM,
    BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r_ENUM,
    BCM56440_B0_TOP_BROAD_SYNC_PLL_STATUSr_ENUM,
    BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_0r_ENUM,
    BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_1r_ENUM,
    BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_2r_ENUM,
    BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_3r_ENUM,
    BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_4r_ENUM,
    BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_5r_ENUM,
    BCM56440_B0_TOP_CES_PLL_STATUSr_ENUM,
    BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_0r_ENUM,
    BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_1r_ENUM,
    BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_2r_ENUM,
    BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_3r_ENUM,
    BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_4r_ENUM,
    BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_5r_ENUM,
    BCM56440_B0_TOP_CORE_PLL0_STATUSr_ENUM,
    BCM56440_B0_TOP_DEV_REV_IDr_ENUM,
    BCM56440_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_1r_ENUM,
    BCM56440_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_2r_ENUM,
    BCM56440_B0_TOP_MISC_CONTROLr_ENUM,
    BCM56440_B0_TOP_MISC_CONTROL_2r_ENUM,
    BCM56440_B0_TOP_MISC_CONTROL_3r_ENUM,
    BCM56440_B0_TOP_MISC_STATUSr_ENUM,
    BCM56440_B0_TOP_MISC_STATUS_2r_ENUM,
    BCM56440_B0_TOP_MMU_PLL1_CTRL0r_ENUM,
    BCM56440_B0_TOP_MMU_PLL1_CTRL1r_ENUM,
    BCM56440_B0_TOP_MMU_PLL1_CTRL2r_ENUM,
    BCM56440_B0_TOP_MMU_PLL1_CTRL3r_ENUM,
    BCM56440_B0_TOP_MMU_PLL1_SSC_CTRLr_ENUM,
    BCM56440_B0_TOP_MMU_PLL2_CTRL0r_ENUM,
    BCM56440_B0_TOP_MMU_PLL2_CTRL1r_ENUM,
    BCM56440_B0_TOP_MMU_PLL2_CTRL2r_ENUM,
    BCM56440_B0_TOP_MMU_PLL2_CTRL3r_ENUM,
    BCM56440_B0_TOP_MMU_PLL2_SSC_CTRLr_ENUM,
    BCM56440_B0_TOP_MMU_PLL3_CTRL0r_ENUM,
    BCM56440_B0_TOP_MMU_PLL3_CTRL1r_ENUM,
    BCM56440_B0_TOP_MMU_PLL3_CTRL2r_ENUM,
    BCM56440_B0_TOP_MMU_PLL3_CTRL3r_ENUM,
    BCM56440_B0_TOP_MMU_PLL3_SSC_CTRLr_ENUM,
    BCM56440_B0_TOP_MMU_PLL_INITr_ENUM,
    BCM56440_B0_TOP_MMU_PLL_STATUS0r_ENUM,
    BCM56440_B0_TOP_MMU_PLL_STATUS1r_ENUM,
    BCM56440_B0_TOP_QUAD0_MDIO_CONFIG_0r_ENUM,
    BCM56440_B0_TOP_QUAD0_MDIO_CONFIG_1r_ENUM,
    BCM56440_B0_TOP_QUAD0_MDIO_CONFIG_2r_ENUM,
    BCM56440_B0_TOP_QUAD1_MDIO_CONFIG_0r_ENUM,
    BCM56440_B0_TOP_QUAD1_MDIO_CONFIG_1r_ENUM,
    BCM56440_B0_TOP_QUAD1_MDIO_CONFIG_2r_ENUM,
    BCM56440_B0_TOP_SOFT_RESET_REGr_ENUM,
    BCM56440_B0_TOP_SOFT_RESET_REG_2r_ENUM,
    BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_1r_ENUM,
    BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_2r_ENUM,
    BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_3r_ENUM,
    BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_4r_ENUM,
    BCM56440_B0_TOP_TAP_CONTROLr_ENUM,
    BCM56440_B0_TOP_THERMAL_PVTMON_CALIBRATIONr_ENUM,
    BCM56440_B0_TOP_THERMAL_PVTMON_CTRLr_ENUM,
    BCM56440_B0_TOP_THERMAL_PVTMON_CTRL_2r_ENUM,
    BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_0r_ENUM,
    BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_1r_ENUM,
    BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_2r_ENUM,
    BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_3r_ENUM,
    BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_ENUM,
    BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_ENUM,
    BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r_ENUM,
    BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_ENUM,
    BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_ENUM,
    BCM56440_B0_TOP_TIME_SYNC_PLL_STATUSr_ENUM,
    BCM56440_B0_TOP_XGXS0_PLL_CONTROL_1r_ENUM,
    BCM56440_B0_TOP_XGXS0_PLL_CONTROL_2r_ENUM,
    BCM56440_B0_TOP_XGXS0_PLL_CONTROL_3r_ENUM,
    BCM56440_B0_TOP_XGXS0_PLL_CONTROL_4r_ENUM,
    BCM56440_B0_TOP_XGXS0_PLL_CONTROL_5r_ENUM,
    BCM56440_B0_TOP_XGXS0_PLL_STATUSr_ENUM,
    BCM56440_B0_TOP_XGXS1_PLL_CONTROL_1r_ENUM,
    BCM56440_B0_TOP_XGXS1_PLL_CONTROL_2r_ENUM,
    BCM56440_B0_TOP_XGXS1_PLL_CONTROL_3r_ENUM,
    BCM56440_B0_TOP_XGXS1_PLL_CONTROL_4r_ENUM,
    BCM56440_B0_TOP_XGXS1_PLL_CONTROL_5r_ENUM,
    BCM56440_B0_TOP_XGXS1_PLL_STATUSr_ENUM,
    BCM56440_B0_TOP_XGXS_MDIO_CONFIG_0r_ENUM,
    BCM56440_B0_TOP_XGXS_MDIO_CONFIG_1r_ENUM,
    BCM56440_B0_TOP_XGXS_MDIO_CONFIG_2r_ENUM,
    BCM56440_B0_TOP_XGXS_MDIO_CONFIG_3r_ENUM,
    BCM56440_B0_TOQ_DEBUG_EXT_PQE_WATERMARKr_ENUM,
    BCM56440_B0_TOQ_DEBUG_INT_PQE_WATERMARKr_ENUM,
    BCM56440_B0_TOQ_ECC_DEBUGr_ENUM,
    BCM56440_B0_TOQ_EG_CREDITr_ENUM,
    BCM56440_B0_TOQ_ERRORr_ENUM,
    BCM56440_B0_TOQ_ERROR_MASKr_ENUM,
    BCM56440_B0_TOQ_EXT_MEM_BW_MAP_TABLEr_ENUM,
    BCM56440_B0_TOQ_EXT_MEM_BW_TIMER_CFGr_ENUM,
    BCM56440_B0_TOQ_MEM_DEBUGr_ENUM,
    BCM56440_B0_TOQ_PORT_BW_CTRLr_ENUM,
    BCM56440_B0_TOQ_QEN_ACCOUNT_CFGr_ENUM,
    BCM56440_B0_TOQ_QUEUE_FLUSH0r_ENUM,
    BCM56440_B0_TOQ_QUEUE_FLUSH1r_ENUM,
    BCM56440_B0_TOQ_QUEUE_FLUSH2r_ENUM,
    BCM56440_B0_TOQ_QUEUE_FLUSH3r_ENUM,
    BCM56440_B0_TOS_FNm_ENUM,
    BCM56440_B0_TOS_FN_PARITY_CONTROLr_ENUM,
    BCM56440_B0_TOS_FN_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_TOS_FN_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56440_B0_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56440_B0_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56440_B0_TOVRr_ENUM,
    BCM56440_B0_TPCEr_ENUM,
    BCM56440_B0_TPCHSTr_ENUM,
    BCM56440_B0_TPECFGr_ENUM,
    BCM56440_B0_TPFC0r_ENUM,
    BCM56440_B0_TPFC1r_ENUM,
    BCM56440_B0_TPFC2r_ENUM,
    BCM56440_B0_TPFC3r_ENUM,
    BCM56440_B0_TPFC4r_ENUM,
    BCM56440_B0_TPFC5r_ENUM,
    BCM56440_B0_TPFC6r_ENUM,
    BCM56440_B0_TPFC7r_ENUM,
    BCM56440_B0_TPKTr_ENUM,
    BCM56440_B0_TPOKr_ENUM,
    BCM56440_B0_TPPCFGr_ENUM,
    BCM56440_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM,
    BCM56440_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM,
    BCM56440_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_TRILL_RX_PKTS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_TRILL_RX_PKTS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_TRILL_RX_PKTS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_TRPKTr_ENUM,
    BCM56440_B0_TRUNK_BITMAPm_ENUM,
    BCM56440_B0_TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_TRUNK_CBL_TABLEm_ENUM,
    BCM56440_B0_TRUNK_GROUPm_ENUM,
    BCM56440_B0_TRUNK_MEMBERm_ENUM,
    BCM56440_B0_TRUNK_MEMBER_PARITY_CONTROLr_ENUM,
    BCM56440_B0_TRUNK_MEMBER_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_TRUNK_MEMBER_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_TS125M1r_ENUM,
    BCM56440_B0_TS125M2r_ENUM,
    BCM56440_B0_TSCLr_ENUM,
    BCM56440_B0_TSOFPH_CID_0r_ENUM,
    BCM56440_B0_TSOFPH_CID_1r_ENUM,
    BCM56440_B0_TSOFPH_CID_10r_ENUM,
    BCM56440_B0_TSOFPH_CID_11r_ENUM,
    BCM56440_B0_TSOFPH_CID_12r_ENUM,
    BCM56440_B0_TSOFPH_CID_13r_ENUM,
    BCM56440_B0_TSOFPH_CID_14r_ENUM,
    BCM56440_B0_TSOFPH_CID_15r_ENUM,
    BCM56440_B0_TSOFPH_CID_2r_ENUM,
    BCM56440_B0_TSOFPH_CID_3r_ENUM,
    BCM56440_B0_TSOFPH_CID_4r_ENUM,
    BCM56440_B0_TSOFPH_CID_5r_ENUM,
    BCM56440_B0_TSOFPH_CID_6r_ENUM,
    BCM56440_B0_TSOFPH_CID_7r_ENUM,
    BCM56440_B0_TSOFPH_CID_8r_ENUM,
    BCM56440_B0_TSOFPH_CID_9r_ENUM,
    BCM56440_B0_TSOSPER1_CID_0r_ENUM,
    BCM56440_B0_TSOSPER1_CID_1r_ENUM,
    BCM56440_B0_TSOSPER1_CID_10r_ENUM,
    BCM56440_B0_TSOSPER1_CID_11r_ENUM,
    BCM56440_B0_TSOSPER1_CID_12r_ENUM,
    BCM56440_B0_TSOSPER1_CID_13r_ENUM,
    BCM56440_B0_TSOSPER1_CID_14r_ENUM,
    BCM56440_B0_TSOSPER1_CID_15r_ENUM,
    BCM56440_B0_TSOSPER1_CID_2r_ENUM,
    BCM56440_B0_TSOSPER1_CID_3r_ENUM,
    BCM56440_B0_TSOSPER1_CID_4r_ENUM,
    BCM56440_B0_TSOSPER1_CID_5r_ENUM,
    BCM56440_B0_TSOSPER1_CID_6r_ENUM,
    BCM56440_B0_TSOSPER1_CID_7r_ENUM,
    BCM56440_B0_TSOSPER1_CID_8r_ENUM,
    BCM56440_B0_TSOSPER1_CID_9r_ENUM,
    BCM56440_B0_TSOSPER2_CID_0r_ENUM,
    BCM56440_B0_TSOSPER2_CID_1r_ENUM,
    BCM56440_B0_TSOSPER2_CID_10r_ENUM,
    BCM56440_B0_TSOSPER2_CID_11r_ENUM,
    BCM56440_B0_TSOSPER2_CID_12r_ENUM,
    BCM56440_B0_TSOSPER2_CID_13r_ENUM,
    BCM56440_B0_TSOSPER2_CID_14r_ENUM,
    BCM56440_B0_TSOSPER2_CID_15r_ENUM,
    BCM56440_B0_TSOSPER2_CID_2r_ENUM,
    BCM56440_B0_TSOSPER2_CID_3r_ENUM,
    BCM56440_B0_TSOSPER2_CID_4r_ENUM,
    BCM56440_B0_TSOSPER2_CID_5r_ENUM,
    BCM56440_B0_TSOSPER2_CID_6r_ENUM,
    BCM56440_B0_TSOSPER2_CID_7r_ENUM,
    BCM56440_B0_TSOSPER2_CID_8r_ENUM,
    BCM56440_B0_TSOSPER2_CID_9r_ENUM,
    BCM56440_B0_TS_CONTROLr_ENUM,
    BCM56440_B0_TS_CONTROL_1r_ENUM,
    BCM56440_B0_TS_CONTROL_2r_ENUM,
    BCM56440_B0_TS_STATUS_CNTRLr_ENUM,
    BCM56440_B0_TTL_FNm_ENUM,
    BCM56440_B0_TTL_FN_PARITY_CONTROLr_ENUM,
    BCM56440_B0_TTL_FN_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_TTL_FN_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_TUCAr_ENUM,
    BCM56440_B0_TUFLr_ENUM,
    BCM56440_B0_TVLNr_ENUM,
    BCM56440_B0_TXAEMPTHr_ENUM,
    BCM56440_B0_TXAFULLTHr_ENUM,
    BCM56440_B0_TXCASCFG_CHID_0r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_1r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_10r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_11r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_12r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_13r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_14r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_15r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_16r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_17r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_18r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_19r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_2r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_20r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_21r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_22r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_23r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_24r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_25r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_26r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_27r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_28r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_29r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_3r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_30r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_31r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_32r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_33r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_34r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_35r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_36r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_37r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_38r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_39r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_4r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_40r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_41r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_42r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_43r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_44r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_45r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_46r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_47r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_48r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_49r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_5r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_50r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_51r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_52r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_53r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_54r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_55r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_56r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_57r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_58r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_59r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_6r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_60r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_61r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_62r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_63r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_7r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_8r_ENUM,
    BCM56440_B0_TXCASCFG_CHID_9r_ENUM,
    BCM56440_B0_TXCASDELr_ENUM,
    BCM56440_B0_TXCFr_ENUM,
    BCM56440_B0_TXCLr_ENUM,
    BCM56440_B0_TXFIFO_STATr_ENUM,
    BCM56440_B0_TXFILLTHr_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_0r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_1r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_10r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_11r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_12r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_13r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_14r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_15r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_16r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_17r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_18r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_19r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_2r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_20r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_21r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_22r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_23r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_24r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_25r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_26r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_27r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_28r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_29r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_3r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_30r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_31r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_32r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_33r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_34r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_35r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_36r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_37r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_38r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_39r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_4r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_40r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_41r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_42r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_43r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_44r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_45r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_46r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_47r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_48r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_49r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_5r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_50r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_51r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_52r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_53r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_54r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_55r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_56r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_57r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_58r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_59r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_6r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_60r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_61r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_62r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_63r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_7r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_8r_ENUM,
    BCM56440_B0_TXHDRCFG_CHID_9r_ENUM,
    BCM56440_B0_TXPFr_ENUM,
    BCM56440_B0_TXPPr_ENUM,
    BCM56440_B0_TXPREAMBLEr_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_0r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_1r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_10r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_11r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_12r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_13r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_14r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_15r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_16r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_17r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_18r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_19r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_2r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_20r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_21r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_22r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_23r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_24r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_25r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_26r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_27r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_28r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_29r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_3r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_30r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_31r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_32r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_33r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_34r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_35r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_36r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_37r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_38r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_39r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_4r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_40r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_41r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_42r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_43r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_44r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_45r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_46r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_47r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_48r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_49r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_5r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_50r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_51r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_52r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_53r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_54r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_55r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_56r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_57r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_58r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_59r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_6r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_60r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_61r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_62r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_63r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_7r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_8r_ENUM,
    BCM56440_B0_TXRTPTS1_CHID_9r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_0r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_1r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_10r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_11r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_12r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_13r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_14r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_15r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_16r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_17r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_18r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_19r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_2r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_20r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_21r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_22r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_23r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_24r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_25r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_26r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_27r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_28r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_29r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_3r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_30r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_31r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_32r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_33r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_34r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_35r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_36r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_37r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_38r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_39r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_4r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_40r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_41r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_42r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_43r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_44r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_45r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_46r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_47r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_48r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_49r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_5r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_50r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_51r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_52r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_53r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_54r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_55r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_56r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_57r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_58r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_59r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_6r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_60r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_61r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_62r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_63r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_7r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_8r_ENUM,
    BCM56440_B0_TXRTPTS2_CHID_9r_ENUM,
    BCM56440_B0_TX_DCB_ENUM,
    BCM56440_B0_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56440_B0_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56440_B0_TX_IPG_LENGTHr_ENUM,
    BCM56440_B0_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM56440_B0_TX_PREAMBLEr_ENUM,
    BCM56440_B0_TX_TS_DATAr_ENUM,
    BCM56440_B0_TX_TS_SEQ_IDr_ENUM,
    BCM56440_B0_UDF_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_UDF_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_UDF_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_UDF_CAM_DBGCTRLr_ENUM,
    BCM56440_B0_UMAC_EEE_CTRLr_ENUM,
    BCM56440_B0_UMAC_EEE_REF_COUNTr_ENUM,
    BCM56440_B0_UMAC_RX_PKT_DROP_STATUSr_ENUM,
    BCM56440_B0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM,
    BCM56440_B0_UMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM56440_B0_UNKNOWN_HGI_BITMAPm_ENUM,
    BCM56440_B0_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM,
    BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_USE_SP_SHAREDr_ENUM,
    BCM56440_B0_VFIm_ENUM,
    BCM56440_B0_VFI_1m_ENUM,
    BCM56440_B0_VFI_1_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VFI_1_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VFI_1_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VFI_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VFI_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VFI_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VFP_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_VFP_CAM_BIST_CONTROLr_ENUM,
    BCM56440_B0_VFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_VFP_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56440_B0_VFP_KEY_CONTROLr_ENUM,
    BCM56440_B0_VFP_KEY_CONTROL_2r_ENUM,
    BCM56440_B0_VFP_POLICY_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VFP_POLICY_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VFP_POLICY_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VFP_POLICY_TABLEm_ENUM,
    BCM56440_B0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM,
    BCM56440_B0_VFP_SLICE_CONTROLr_ENUM,
    BCM56440_B0_VFP_SLICE_MAPr_ENUM,
    BCM56440_B0_VFP_TCAMm_ENUM,
    BCM56440_B0_VLAN_COS_MAPm_ENUM,
    BCM56440_B0_VLAN_COS_MAP_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_COS_MAP_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_COS_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_CTRLr_ENUM,
    BCM56440_B0_VLAN_MACm_ENUM,
    BCM56440_B0_VLAN_MEMORY_DBGCTRLr_ENUM,
    BCM56440_B0_VLAN_MPLSm_ENUM,
    BCM56440_B0_VLAN_MPLS_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_MPLS_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_MPLS_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_COUNTm_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_LIMITm_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_PROFILE_2m_ENUM,
    BCM56440_B0_VLAN_PROFILE_2_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_PROFILE_2_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_PROFILE_2_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_PROFILE_TABm_ENUM,
    BCM56440_B0_VLAN_PROTOCOLm_ENUM,
    BCM56440_B0_VLAN_PROTOCOL_DATAm_ENUM,
    BCM56440_B0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM,
    BCM56440_B0_VLAN_PROT_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_PROT_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_PROT_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_RANGE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_RANGE_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_RANGE_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_STG_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_STG_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_STG_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_SUBNETm_ENUM,
    BCM56440_B0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM,
    BCM56440_B0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM,
    BCM56440_B0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM,
    BCM56440_B0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM,
    BCM56440_B0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM,
    BCM56440_B0_VLAN_SUBNET_DATA_ONLYm_ENUM,
    BCM56440_B0_VLAN_SUBNET_ONLYm_ENUM,
    BCM56440_B0_VLAN_SUBNET_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_SUBNET_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VLAN_SUBNET_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_VLAN_TABm_ENUM,
    BCM56440_B0_VLAN_XLATEm_ENUM,
    BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM,
    BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM,
    BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM,
    BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM,
    BCM56440_B0_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56440_B0_VLAN_XLATE_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VLAN_XLATE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56440_B0_VLAN_XLATE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56440_B0_VLAN_XLATE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56440_B0_VLAN_XLATE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56440_B0_VRFm_ENUM,
    BCM56440_B0_VRF_MASKr_ENUM,
    BCM56440_B0_VRF_PARITY_CONTROLr_ENUM,
    BCM56440_B0_VRF_PARITY_STATUS_INTRr_ENUM,
    BCM56440_B0_VRF_PARITY_STATUS_NACKr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_OPN_AVG_QSIZEr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_OPN_CONFIGr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_OPN_DROP_THD_DEQr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_OPN_DROP_THD_ENQr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_QUEUE_CONFIGr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr_ENUM,
    BCM56440_B0_WREDMEMDEBUG_QUEUE_OPN_MAPr_ENUM,
    BCM56440_B0_WRED_MISCCONFIGr_ENUM,
    BCM56440_B0_WRED_PARITY_ERROR_BITMAPr_ENUM,
    BCM56440_B0_WRED_PARITY_ERROR_INFOr_ENUM,
    BCM56440_B0_WRED_PARITY_ERROR_MASKr_ENUM,
    BCM56440_B0_WRED_PARITY_ERROR_POINTERr_ENUM,
    BCM56440_B0_XCON_CCM_DEFECT_STATUSr_ENUM,
    BCM56440_B0_XHOL_D0r_ENUM,
    BCM56440_B0_XHOL_D1r_ENUM,
    BCM56440_B0_XHOL_D2r_ENUM,
    BCM56440_B0_XHOL_D3r_ENUM,
    BCM56440_B0_XHOL_MH0r_ENUM,
    BCM56440_B0_XHOL_MH1r_ENUM,
    BCM56440_B0_XHOL_MH2r_ENUM,
    BCM56440_B0_XHOL_MH3r_ENUM,
    BCM56440_B0_XIBP_D0r_ENUM,
    BCM56440_B0_XIBP_D1r_ENUM,
    BCM56440_B0_XIBP_D2r_ENUM,
    BCM56440_B0_XIBP_D3r_ENUM,
    BCM56440_B0_XIBP_MH0r_ENUM,
    BCM56440_B0_XIBP_MH1r_ENUM,
    BCM56440_B0_XIBP_MH2r_ENUM,
    BCM56440_B0_XIBP_MH3r_ENUM,
    BCM56440_B0_XMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM56440_B0_XMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56440_B0_XMAC_CTRLr_ENUM,
    BCM56440_B0_XMAC_EEE_CTRLr_ENUM,
    BCM56440_B0_XMAC_EEE_TIMERSr_ENUM,
    BCM56440_B0_XMAC_FIFO_STATUSr_ENUM,
    BCM56440_B0_XMAC_GMII_EEE_CTRLr_ENUM,
    BCM56440_B0_XMAC_HCFC_CTRLr_ENUM,
    BCM56440_B0_XMAC_LLFC_CTRLr_ENUM,
    BCM56440_B0_XMAC_MACSEC_CTRLr_ENUM,
    BCM56440_B0_XMAC_MODEr_ENUM,
    BCM56440_B0_XMAC_OSTS_TIMESTAMP_ADJUSTr_ENUM,
    BCM56440_B0_XMAC_PAUSE_CTRLr_ENUM,
    BCM56440_B0_XMAC_PFC_CTRLr_ENUM,
    BCM56440_B0_XMAC_PFC_DAr_ENUM,
    BCM56440_B0_XMAC_PFC_OPCODEr_ENUM,
    BCM56440_B0_XMAC_PFC_TYPEr_ENUM,
    BCM56440_B0_XMAC_RX_CTRLr_ENUM,
    BCM56440_B0_XMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56440_B0_XMAC_RX_LSS_CTRLr_ENUM,
    BCM56440_B0_XMAC_RX_LSS_STATUSr_ENUM,
    BCM56440_B0_XMAC_RX_MAC_SAr_ENUM,
    BCM56440_B0_XMAC_RX_MAX_SIZEr_ENUM,
    BCM56440_B0_XMAC_RX_VLAN_TAGr_ENUM,
    BCM56440_B0_XMAC_SPARE0r_ENUM,
    BCM56440_B0_XMAC_SPARE1r_ENUM,
    BCM56440_B0_XMAC_TX_CTRLr_ENUM,
    BCM56440_B0_XMAC_TX_FIFO_CREDITSr_ENUM,
    BCM56440_B0_XMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56440_B0_XMAC_TX_MAC_SAr_ENUM,
    BCM56440_B0_XMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56440_B0_XMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56440_B0_XMODIDr_ENUM,
    BCM56440_B0_XMODID_DUAL_ENr_ENUM,
    BCM56440_B0_XMODID_ENr_ENUM,
    BCM56440_B0_XPAUSE_D0r_ENUM,
    BCM56440_B0_XPAUSE_D1r_ENUM,
    BCM56440_B0_XPAUSE_D2r_ENUM,
    BCM56440_B0_XPAUSE_D3r_ENUM,
    BCM56440_B0_XPAUSE_MH0r_ENUM,
    BCM56440_B0_XPAUSE_MH1r_ENUM,
    BCM56440_B0_XPAUSE_MH2r_ENUM,
    BCM56440_B0_XPAUSE_MH3r_ENUM,
    BCM56440_B0_XPAUSE_RX_DA_LSr_ENUM,
    BCM56440_B0_XPAUSE_RX_DA_MSr_ENUM,
    BCM56440_B0_XPAUSE_RX_LENGTH_TYPEr_ENUM,
    BCM56440_B0_XPAUSE_RX_OPCODEr_ENUM,
    BCM56440_B0_XPAUSE_TX_PKT_XOFF_VALr_ENUM,
    BCM56440_B0_XPAUSE_WATCHDOG_INIT_VALr_ENUM,
    BCM56440_B0_XPAUSE_WATCHDOG_THRESHr_ENUM,
    BCM56440_B0_XPORT_CONFIGr_ENUM,
    BCM56440_B0_XPORT_ECC_CONTROLr_ENUM,
    BCM56440_B0_XPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM56440_B0_XPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56440_B0_XPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56440_B0_XPORT_INTR_ENABLEr_ENUM,
    BCM56440_B0_XPORT_INTR_STATUSr_ENUM,
    BCM56440_B0_XPORT_LINKSTATUS_DOWNr_ENUM,
    BCM56440_B0_XPORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM56440_B0_XPORT_MEMORY_CONTROL0r_ENUM,
    BCM56440_B0_XPORT_MEMORY_CONTROL1r_ENUM,
    BCM56440_B0_XPORT_MEMORY_CONTROL2r_ENUM,
    BCM56440_B0_XPORT_MIB_RESETr_ENUM,
    BCM56440_B0_XPORT_MIB_RSC_MEM0_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_RSC_MEM1_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_RSC_MEM2_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_RSC_MEM3_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_RSC_MEM4_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_TSC_MEM0_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_TSC_MEM1_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_TSC_MEM2_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MIB_TSC_MEM3_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_MODE_REGr_ENUM,
    BCM56440_B0_XPORT_PORT_ENABLEr_ENUM,
    BCM56440_B0_XPORT_RXFIFO_MEM0_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_RXFIFO_MEM1_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_RXFIFO_MEM2_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_RXFIFO_MEM3_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_RXFIFO_MEM4_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_TO_MMU_BKPr_ENUM,
    BCM56440_B0_XPORT_TXFIFO_MEM_ECC_STATUSr_ENUM,
    BCM56440_B0_XPORT_WC_UCMEM_DATAm_ENUM,
    BCM56440_B0_XPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM56440_B0_XPORT_XGXS_CTRLr_ENUM,
    BCM56440_B0_XPORT_XGXS_NEWCTL_REGr_ENUM,
    BCM56440_B0_XPORT_XGXS_NEWSTATUS0_REGr_ENUM,
    BCM56440_B0_XPORT_XGXS_NEWSTATUS1_REGr_ENUM,
    BCM56440_B0_XPORT_XGXS_NEWSTATUS2_REGr_ENUM,
    BCM56440_B0_XPORT_XGXS_NEWSTATUS3_REGr_ENUM,
    BCM56440_B0_XPORT_XGXS_STATUS_REGr_ENUM,
    BCM56440_B0_XPORT_XMAC_CONTROLr_ENUM,
    BCM56440_B0_XP_EEE_COUNTER_MODEr_ENUM,
    BCM56440_B0_XP_TXFIFO_CELL_CNTr_ENUM,
    BCM56440_B0_XP_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56440_B0_XP_TXFIFO_OVRFLWr_ENUM,
    BCM56440_B0_XP_TXFIFO_PKT_DROP_CTLr_ENUM,
    BCM56440_B0_XTHOLr_ENUM,
    BCM56440_B0_XTIBPr_ENUM,
    BCM56440_B0_XTPSEr_ENUM,
    BCM56440_B0_X_GPORT_CNTMAXSIZEr_ENUM,
    BCM56440_B0_X_GPORT_CONFIGr_ENUM,
    BCM56440_B0_X_GPORT_SGNDET_EARLYCRSr_ENUM,
    BCM56440_B0_ENUM_COUNT = 9590
} BCM56440_B0_ENUM_t;


#ifndef CDK_EXCLUDE_CHIPLESS_TYPES

#define AGING_CTR_ECC_CONTROL_EXTr_ENUM BCM56440_B0_AGING_CTR_ECC_CONTROL_EXTr_ENUM
#define AGING_CTR_ECC_CONTROL_INTr_ENUM BCM56440_B0_AGING_CTR_ECC_CONTROL_INTr_ENUM
#define AGING_DFT_CNT_EXTr_ENUM BCM56440_B0_AGING_DFT_CNT_EXTr_ENUM
#define AGING_DFT_CNT_INTr_ENUM BCM56440_B0_AGING_DFT_CNT_INTr_ENUM
#define AGING_ERROR_EXTr_ENUM BCM56440_B0_AGING_ERROR_EXTr_ENUM
#define AGING_ERROR_INTr_ENUM BCM56440_B0_AGING_ERROR_INTr_ENUM
#define AGING_ERROR_MASK_EXTr_ENUM BCM56440_B0_AGING_ERROR_MASK_EXTr_ENUM
#define AGING_ERROR_MASK_INTr_ENUM BCM56440_B0_AGING_ERROR_MASK_INTr_ENUM
#define AGING_EXP_ECC_CONTROL_EXTr_ENUM BCM56440_B0_AGING_EXP_ECC_CONTROL_EXTr_ENUM
#define AGING_EXP_ECC_CONTROL_INTr_ENUM BCM56440_B0_AGING_EXP_ECC_CONTROL_INTr_ENUM
#define AGING_LMT_ECC_CONTROL_EXTr_ENUM BCM56440_B0_AGING_LMT_ECC_CONTROL_EXTr_ENUM
#define AGING_LMT_ECC_CONTROL_INTr_ENUM BCM56440_B0_AGING_LMT_ECC_CONTROL_INTr_ENUM
#define ALTERNATE_EMIRROR_BITMAPm_ENUM BCM56440_B0_ALTERNATE_EMIRROR_BITMAPm_ENUM
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM BCM56440_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_ENUM
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr_ENUM
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM BCM56440_B0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM BCM56440_B0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM BCM56440_B0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM BCM56440_B0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM
#define AOPSTHr_ENUM BCM56440_B0_AOPSTHr_ENUM
#define ARB_EOP_DEBUGr_ENUM BCM56440_B0_ARB_EOP_DEBUGr_ENUM
#define ARB_RAM_DBGCTRLr_ENUM BCM56440_B0_ARB_RAM_DBGCTRLr_ENUM
#define ATSB1_TCID_0r_ENUM BCM56440_B0_ATSB1_TCID_0r_ENUM
#define ATSB1_TCID_1r_ENUM BCM56440_B0_ATSB1_TCID_1r_ENUM
#define ATSB1_TCID_10r_ENUM BCM56440_B0_ATSB1_TCID_10r_ENUM
#define ATSB1_TCID_11r_ENUM BCM56440_B0_ATSB1_TCID_11r_ENUM
#define ATSB1_TCID_12r_ENUM BCM56440_B0_ATSB1_TCID_12r_ENUM
#define ATSB1_TCID_13r_ENUM BCM56440_B0_ATSB1_TCID_13r_ENUM
#define ATSB1_TCID_14r_ENUM BCM56440_B0_ATSB1_TCID_14r_ENUM
#define ATSB1_TCID_15r_ENUM BCM56440_B0_ATSB1_TCID_15r_ENUM
#define ATSB1_TCID_2r_ENUM BCM56440_B0_ATSB1_TCID_2r_ENUM
#define ATSB1_TCID_3r_ENUM BCM56440_B0_ATSB1_TCID_3r_ENUM
#define ATSB1_TCID_4r_ENUM BCM56440_B0_ATSB1_TCID_4r_ENUM
#define ATSB1_TCID_5r_ENUM BCM56440_B0_ATSB1_TCID_5r_ENUM
#define ATSB1_TCID_6r_ENUM BCM56440_B0_ATSB1_TCID_6r_ENUM
#define ATSB1_TCID_7r_ENUM BCM56440_B0_ATSB1_TCID_7r_ENUM
#define ATSB1_TCID_8r_ENUM BCM56440_B0_ATSB1_TCID_8r_ENUM
#define ATSB1_TCID_9r_ENUM BCM56440_B0_ATSB1_TCID_9r_ENUM
#define ATSB2_TCID_0r_ENUM BCM56440_B0_ATSB2_TCID_0r_ENUM
#define ATSB2_TCID_1r_ENUM BCM56440_B0_ATSB2_TCID_1r_ENUM
#define ATSB2_TCID_10r_ENUM BCM56440_B0_ATSB2_TCID_10r_ENUM
#define ATSB2_TCID_11r_ENUM BCM56440_B0_ATSB2_TCID_11r_ENUM
#define ATSB2_TCID_12r_ENUM BCM56440_B0_ATSB2_TCID_12r_ENUM
#define ATSB2_TCID_13r_ENUM BCM56440_B0_ATSB2_TCID_13r_ENUM
#define ATSB2_TCID_14r_ENUM BCM56440_B0_ATSB2_TCID_14r_ENUM
#define ATSB2_TCID_15r_ENUM BCM56440_B0_ATSB2_TCID_15r_ENUM
#define ATSB2_TCID_2r_ENUM BCM56440_B0_ATSB2_TCID_2r_ENUM
#define ATSB2_TCID_3r_ENUM BCM56440_B0_ATSB2_TCID_3r_ENUM
#define ATSB2_TCID_4r_ENUM BCM56440_B0_ATSB2_TCID_4r_ENUM
#define ATSB2_TCID_5r_ENUM BCM56440_B0_ATSB2_TCID_5r_ENUM
#define ATSB2_TCID_6r_ENUM BCM56440_B0_ATSB2_TCID_6r_ENUM
#define ATSB2_TCID_7r_ENUM BCM56440_B0_ATSB2_TCID_7r_ENUM
#define ATSB2_TCID_8r_ENUM BCM56440_B0_ATSB2_TCID_8r_ENUM
#define ATSB2_TCID_9r_ENUM BCM56440_B0_ATSB2_TCID_9r_ENUM
#define ATSC_TCID_0r_ENUM BCM56440_B0_ATSC_TCID_0r_ENUM
#define ATSC_TCID_1r_ENUM BCM56440_B0_ATSC_TCID_1r_ENUM
#define ATSC_TCID_10r_ENUM BCM56440_B0_ATSC_TCID_10r_ENUM
#define ATSC_TCID_11r_ENUM BCM56440_B0_ATSC_TCID_11r_ENUM
#define ATSC_TCID_12r_ENUM BCM56440_B0_ATSC_TCID_12r_ENUM
#define ATSC_TCID_13r_ENUM BCM56440_B0_ATSC_TCID_13r_ENUM
#define ATSC_TCID_14r_ENUM BCM56440_B0_ATSC_TCID_14r_ENUM
#define ATSC_TCID_15r_ENUM BCM56440_B0_ATSC_TCID_15r_ENUM
#define ATSC_TCID_2r_ENUM BCM56440_B0_ATSC_TCID_2r_ENUM
#define ATSC_TCID_3r_ENUM BCM56440_B0_ATSC_TCID_3r_ENUM
#define ATSC_TCID_4r_ENUM BCM56440_B0_ATSC_TCID_4r_ENUM
#define ATSC_TCID_5r_ENUM BCM56440_B0_ATSC_TCID_5r_ENUM
#define ATSC_TCID_6r_ENUM BCM56440_B0_ATSC_TCID_6r_ENUM
#define ATSC_TCID_7r_ENUM BCM56440_B0_ATSC_TCID_7r_ENUM
#define ATSC_TCID_8r_ENUM BCM56440_B0_ATSC_TCID_8r_ENUM
#define ATSC_TCID_9r_ENUM BCM56440_B0_ATSC_TCID_9r_ENUM
#define ATSUM1_TCID_0r_ENUM BCM56440_B0_ATSUM1_TCID_0r_ENUM
#define ATSUM1_TCID_1r_ENUM BCM56440_B0_ATSUM1_TCID_1r_ENUM
#define ATSUM1_TCID_10r_ENUM BCM56440_B0_ATSUM1_TCID_10r_ENUM
#define ATSUM1_TCID_11r_ENUM BCM56440_B0_ATSUM1_TCID_11r_ENUM
#define ATSUM1_TCID_12r_ENUM BCM56440_B0_ATSUM1_TCID_12r_ENUM
#define ATSUM1_TCID_13r_ENUM BCM56440_B0_ATSUM1_TCID_13r_ENUM
#define ATSUM1_TCID_14r_ENUM BCM56440_B0_ATSUM1_TCID_14r_ENUM
#define ATSUM1_TCID_15r_ENUM BCM56440_B0_ATSUM1_TCID_15r_ENUM
#define ATSUM1_TCID_2r_ENUM BCM56440_B0_ATSUM1_TCID_2r_ENUM
#define ATSUM1_TCID_3r_ENUM BCM56440_B0_ATSUM1_TCID_3r_ENUM
#define ATSUM1_TCID_4r_ENUM BCM56440_B0_ATSUM1_TCID_4r_ENUM
#define ATSUM1_TCID_5r_ENUM BCM56440_B0_ATSUM1_TCID_5r_ENUM
#define ATSUM1_TCID_6r_ENUM BCM56440_B0_ATSUM1_TCID_6r_ENUM
#define ATSUM1_TCID_7r_ENUM BCM56440_B0_ATSUM1_TCID_7r_ENUM
#define ATSUM1_TCID_8r_ENUM BCM56440_B0_ATSUM1_TCID_8r_ENUM
#define ATSUM1_TCID_9r_ENUM BCM56440_B0_ATSUM1_TCID_9r_ENUM
#define ATSUM2_TCID_0r_ENUM BCM56440_B0_ATSUM2_TCID_0r_ENUM
#define ATSUM2_TCID_1r_ENUM BCM56440_B0_ATSUM2_TCID_1r_ENUM
#define ATSUM2_TCID_10r_ENUM BCM56440_B0_ATSUM2_TCID_10r_ENUM
#define ATSUM2_TCID_11r_ENUM BCM56440_B0_ATSUM2_TCID_11r_ENUM
#define ATSUM2_TCID_12r_ENUM BCM56440_B0_ATSUM2_TCID_12r_ENUM
#define ATSUM2_TCID_13r_ENUM BCM56440_B0_ATSUM2_TCID_13r_ENUM
#define ATSUM2_TCID_14r_ENUM BCM56440_B0_ATSUM2_TCID_14r_ENUM
#define ATSUM2_TCID_15r_ENUM BCM56440_B0_ATSUM2_TCID_15r_ENUM
#define ATSUM2_TCID_2r_ENUM BCM56440_B0_ATSUM2_TCID_2r_ENUM
#define ATSUM2_TCID_3r_ENUM BCM56440_B0_ATSUM2_TCID_3r_ENUM
#define ATSUM2_TCID_4r_ENUM BCM56440_B0_ATSUM2_TCID_4r_ENUM
#define ATSUM2_TCID_5r_ENUM BCM56440_B0_ATSUM2_TCID_5r_ENUM
#define ATSUM2_TCID_6r_ENUM BCM56440_B0_ATSUM2_TCID_6r_ENUM
#define ATSUM2_TCID_7r_ENUM BCM56440_B0_ATSUM2_TCID_7r_ENUM
#define ATSUM2_TCID_8r_ENUM BCM56440_B0_ATSUM2_TCID_8r_ENUM
#define ATSUM2_TCID_9r_ENUM BCM56440_B0_ATSUM2_TCID_9r_ENUM
#define AUX_ARB_CONTROLr_ENUM BCM56440_B0_AUX_ARB_CONTROLr_ENUM
#define AUX_ARB_CONTROL_2r_ENUM BCM56440_B0_AUX_ARB_CONTROL_2r_ENUM
#define BCAST_BLOCK_MASKm_ENUM BCM56440_B0_BCAST_BLOCK_MASKm_ENUM
#define BCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56440_B0_BCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM BCM56440_B0_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM
#define BCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM BCM56440_B0_BCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM
#define BFD_RX_ACH_TYPE_CONTROL0r_ENUM BCM56440_B0_BFD_RX_ACH_TYPE_CONTROL0r_ENUM
#define BFD_RX_ACH_TYPE_CONTROL1r_ENUM BCM56440_B0_BFD_RX_ACH_TYPE_CONTROL1r_ENUM
#define BFD_RX_ACH_TYPE_MPLSTPr_ENUM BCM56440_B0_BFD_RX_ACH_TYPE_MPLSTPr_ENUM
#define BFD_RX_UDP_CONTROLr_ENUM BCM56440_B0_BFD_RX_UDP_CONTROLr_ENUM
#define BFD_RX_UDP_CONTROL_1r_ENUM BCM56440_B0_BFD_RX_UDP_CONTROL_1r_ENUM
#define BKPMETERINGBUCKETr_ENUM BCM56440_B0_BKPMETERINGBUCKETr_ENUM
#define BKPMETERINGCONFIG_64r_ENUM BCM56440_B0_BKPMETERINGCONFIG_64r_ENUM
#define BKPMETERINGDISCSTATUS_64r_ENUM BCM56440_B0_BKPMETERINGDISCSTATUS_64r_ENUM
#define BKPMETERINGWARNSTATUS_64r_ENUM BCM56440_B0_BKPMETERINGWARNSTATUS_64r_ENUM
#define BUFFER_CELL_LIMIT_SPr_ENUM BCM56440_B0_BUFFER_CELL_LIMIT_SPr_ENUM
#define BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56440_B0_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define CASCHNG1_CID_0r_ENUM BCM56440_B0_CASCHNG1_CID_0r_ENUM
#define CASCHNG1_CID_1r_ENUM BCM56440_B0_CASCHNG1_CID_1r_ENUM
#define CASCHNG1_CID_10r_ENUM BCM56440_B0_CASCHNG1_CID_10r_ENUM
#define CASCHNG1_CID_11r_ENUM BCM56440_B0_CASCHNG1_CID_11r_ENUM
#define CASCHNG1_CID_12r_ENUM BCM56440_B0_CASCHNG1_CID_12r_ENUM
#define CASCHNG1_CID_13r_ENUM BCM56440_B0_CASCHNG1_CID_13r_ENUM
#define CASCHNG1_CID_14r_ENUM BCM56440_B0_CASCHNG1_CID_14r_ENUM
#define CASCHNG1_CID_15r_ENUM BCM56440_B0_CASCHNG1_CID_15r_ENUM
#define CASCHNG1_CID_2r_ENUM BCM56440_B0_CASCHNG1_CID_2r_ENUM
#define CASCHNG1_CID_3r_ENUM BCM56440_B0_CASCHNG1_CID_3r_ENUM
#define CASCHNG1_CID_4r_ENUM BCM56440_B0_CASCHNG1_CID_4r_ENUM
#define CASCHNG1_CID_5r_ENUM BCM56440_B0_CASCHNG1_CID_5r_ENUM
#define CASCHNG1_CID_6r_ENUM BCM56440_B0_CASCHNG1_CID_6r_ENUM
#define CASCHNG1_CID_7r_ENUM BCM56440_B0_CASCHNG1_CID_7r_ENUM
#define CASCHNG1_CID_8r_ENUM BCM56440_B0_CASCHNG1_CID_8r_ENUM
#define CASCHNG1_CID_9r_ENUM BCM56440_B0_CASCHNG1_CID_9r_ENUM
#define CASCHNG2_CID_0r_ENUM BCM56440_B0_CASCHNG2_CID_0r_ENUM
#define CASCHNG2_CID_1r_ENUM BCM56440_B0_CASCHNG2_CID_1r_ENUM
#define CASCHNG2_CID_10r_ENUM BCM56440_B0_CASCHNG2_CID_10r_ENUM
#define CASCHNG2_CID_11r_ENUM BCM56440_B0_CASCHNG2_CID_11r_ENUM
#define CASCHNG2_CID_12r_ENUM BCM56440_B0_CASCHNG2_CID_12r_ENUM
#define CASCHNG2_CID_13r_ENUM BCM56440_B0_CASCHNG2_CID_13r_ENUM
#define CASCHNG2_CID_14r_ENUM BCM56440_B0_CASCHNG2_CID_14r_ENUM
#define CASCHNG2_CID_15r_ENUM BCM56440_B0_CASCHNG2_CID_15r_ENUM
#define CASCHNG2_CID_2r_ENUM BCM56440_B0_CASCHNG2_CID_2r_ENUM
#define CASCHNG2_CID_3r_ENUM BCM56440_B0_CASCHNG2_CID_3r_ENUM
#define CASCHNG2_CID_4r_ENUM BCM56440_B0_CASCHNG2_CID_4r_ENUM
#define CASCHNG2_CID_5r_ENUM BCM56440_B0_CASCHNG2_CID_5r_ENUM
#define CASCHNG2_CID_6r_ENUM BCM56440_B0_CASCHNG2_CID_6r_ENUM
#define CASCHNG2_CID_7r_ENUM BCM56440_B0_CASCHNG2_CID_7r_ENUM
#define CASCHNG2_CID_8r_ENUM BCM56440_B0_CASCHNG2_CID_8r_ENUM
#define CASCHNG2_CID_9r_ENUM BCM56440_B0_CASCHNG2_CID_9r_ENUM
#define CASIDLEr_ENUM BCM56440_B0_CASIDLEr_ENUM
#define CASMODRPC_CHID_0r_ENUM BCM56440_B0_CASMODRPC_CHID_0r_ENUM
#define CASMODRPC_CHID_1r_ENUM BCM56440_B0_CASMODRPC_CHID_1r_ENUM
#define CASMODRPC_CHID_10r_ENUM BCM56440_B0_CASMODRPC_CHID_10r_ENUM
#define CASMODRPC_CHID_11r_ENUM BCM56440_B0_CASMODRPC_CHID_11r_ENUM
#define CASMODRPC_CHID_12r_ENUM BCM56440_B0_CASMODRPC_CHID_12r_ENUM
#define CASMODRPC_CHID_13r_ENUM BCM56440_B0_CASMODRPC_CHID_13r_ENUM
#define CASMODRPC_CHID_14r_ENUM BCM56440_B0_CASMODRPC_CHID_14r_ENUM
#define CASMODRPC_CHID_15r_ENUM BCM56440_B0_CASMODRPC_CHID_15r_ENUM
#define CASMODRPC_CHID_16r_ENUM BCM56440_B0_CASMODRPC_CHID_16r_ENUM
#define CASMODRPC_CHID_17r_ENUM BCM56440_B0_CASMODRPC_CHID_17r_ENUM
#define CASMODRPC_CHID_18r_ENUM BCM56440_B0_CASMODRPC_CHID_18r_ENUM
#define CASMODRPC_CHID_19r_ENUM BCM56440_B0_CASMODRPC_CHID_19r_ENUM
#define CASMODRPC_CHID_2r_ENUM BCM56440_B0_CASMODRPC_CHID_2r_ENUM
#define CASMODRPC_CHID_20r_ENUM BCM56440_B0_CASMODRPC_CHID_20r_ENUM
#define CASMODRPC_CHID_21r_ENUM BCM56440_B0_CASMODRPC_CHID_21r_ENUM
#define CASMODRPC_CHID_22r_ENUM BCM56440_B0_CASMODRPC_CHID_22r_ENUM
#define CASMODRPC_CHID_23r_ENUM BCM56440_B0_CASMODRPC_CHID_23r_ENUM
#define CASMODRPC_CHID_24r_ENUM BCM56440_B0_CASMODRPC_CHID_24r_ENUM
#define CASMODRPC_CHID_25r_ENUM BCM56440_B0_CASMODRPC_CHID_25r_ENUM
#define CASMODRPC_CHID_26r_ENUM BCM56440_B0_CASMODRPC_CHID_26r_ENUM
#define CASMODRPC_CHID_27r_ENUM BCM56440_B0_CASMODRPC_CHID_27r_ENUM
#define CASMODRPC_CHID_28r_ENUM BCM56440_B0_CASMODRPC_CHID_28r_ENUM
#define CASMODRPC_CHID_29r_ENUM BCM56440_B0_CASMODRPC_CHID_29r_ENUM
#define CASMODRPC_CHID_3r_ENUM BCM56440_B0_CASMODRPC_CHID_3r_ENUM
#define CASMODRPC_CHID_30r_ENUM BCM56440_B0_CASMODRPC_CHID_30r_ENUM
#define CASMODRPC_CHID_31r_ENUM BCM56440_B0_CASMODRPC_CHID_31r_ENUM
#define CASMODRPC_CHID_32r_ENUM BCM56440_B0_CASMODRPC_CHID_32r_ENUM
#define CASMODRPC_CHID_33r_ENUM BCM56440_B0_CASMODRPC_CHID_33r_ENUM
#define CASMODRPC_CHID_34r_ENUM BCM56440_B0_CASMODRPC_CHID_34r_ENUM
#define CASMODRPC_CHID_35r_ENUM BCM56440_B0_CASMODRPC_CHID_35r_ENUM
#define CASMODRPC_CHID_36r_ENUM BCM56440_B0_CASMODRPC_CHID_36r_ENUM
#define CASMODRPC_CHID_37r_ENUM BCM56440_B0_CASMODRPC_CHID_37r_ENUM
#define CASMODRPC_CHID_38r_ENUM BCM56440_B0_CASMODRPC_CHID_38r_ENUM
#define CASMODRPC_CHID_39r_ENUM BCM56440_B0_CASMODRPC_CHID_39r_ENUM
#define CASMODRPC_CHID_4r_ENUM BCM56440_B0_CASMODRPC_CHID_4r_ENUM
#define CASMODRPC_CHID_40r_ENUM BCM56440_B0_CASMODRPC_CHID_40r_ENUM
#define CASMODRPC_CHID_41r_ENUM BCM56440_B0_CASMODRPC_CHID_41r_ENUM
#define CASMODRPC_CHID_42r_ENUM BCM56440_B0_CASMODRPC_CHID_42r_ENUM
#define CASMODRPC_CHID_43r_ENUM BCM56440_B0_CASMODRPC_CHID_43r_ENUM
#define CASMODRPC_CHID_44r_ENUM BCM56440_B0_CASMODRPC_CHID_44r_ENUM
#define CASMODRPC_CHID_45r_ENUM BCM56440_B0_CASMODRPC_CHID_45r_ENUM
#define CASMODRPC_CHID_46r_ENUM BCM56440_B0_CASMODRPC_CHID_46r_ENUM
#define CASMODRPC_CHID_47r_ENUM BCM56440_B0_CASMODRPC_CHID_47r_ENUM
#define CASMODRPC_CHID_48r_ENUM BCM56440_B0_CASMODRPC_CHID_48r_ENUM
#define CASMODRPC_CHID_49r_ENUM BCM56440_B0_CASMODRPC_CHID_49r_ENUM
#define CASMODRPC_CHID_5r_ENUM BCM56440_B0_CASMODRPC_CHID_5r_ENUM
#define CASMODRPC_CHID_50r_ENUM BCM56440_B0_CASMODRPC_CHID_50r_ENUM
#define CASMODRPC_CHID_51r_ENUM BCM56440_B0_CASMODRPC_CHID_51r_ENUM
#define CASMODRPC_CHID_52r_ENUM BCM56440_B0_CASMODRPC_CHID_52r_ENUM
#define CASMODRPC_CHID_53r_ENUM BCM56440_B0_CASMODRPC_CHID_53r_ENUM
#define CASMODRPC_CHID_54r_ENUM BCM56440_B0_CASMODRPC_CHID_54r_ENUM
#define CASMODRPC_CHID_55r_ENUM BCM56440_B0_CASMODRPC_CHID_55r_ENUM
#define CASMODRPC_CHID_56r_ENUM BCM56440_B0_CASMODRPC_CHID_56r_ENUM
#define CASMODRPC_CHID_57r_ENUM BCM56440_B0_CASMODRPC_CHID_57r_ENUM
#define CASMODRPC_CHID_58r_ENUM BCM56440_B0_CASMODRPC_CHID_58r_ENUM
#define CASMODRPC_CHID_59r_ENUM BCM56440_B0_CASMODRPC_CHID_59r_ENUM
#define CASMODRPC_CHID_6r_ENUM BCM56440_B0_CASMODRPC_CHID_6r_ENUM
#define CASMODRPC_CHID_60r_ENUM BCM56440_B0_CASMODRPC_CHID_60r_ENUM
#define CASMODRPC_CHID_61r_ENUM BCM56440_B0_CASMODRPC_CHID_61r_ENUM
#define CASMODRPC_CHID_62r_ENUM BCM56440_B0_CASMODRPC_CHID_62r_ENUM
#define CASMODRPC_CHID_63r_ENUM BCM56440_B0_CASMODRPC_CHID_63r_ENUM
#define CASMODRPC_CHID_7r_ENUM BCM56440_B0_CASMODRPC_CHID_7r_ENUM
#define CASMODRPC_CHID_8r_ENUM BCM56440_B0_CASMODRPC_CHID_8r_ENUM
#define CASMODRPC_CHID_9r_ENUM BCM56440_B0_CASMODRPC_CHID_9r_ENUM
#define CASOTPC_CHID_0r_ENUM BCM56440_B0_CASOTPC_CHID_0r_ENUM
#define CASOTPC_CHID_1r_ENUM BCM56440_B0_CASOTPC_CHID_1r_ENUM
#define CASOTPC_CHID_10r_ENUM BCM56440_B0_CASOTPC_CHID_10r_ENUM
#define CASOTPC_CHID_11r_ENUM BCM56440_B0_CASOTPC_CHID_11r_ENUM
#define CASOTPC_CHID_12r_ENUM BCM56440_B0_CASOTPC_CHID_12r_ENUM
#define CASOTPC_CHID_13r_ENUM BCM56440_B0_CASOTPC_CHID_13r_ENUM
#define CASOTPC_CHID_14r_ENUM BCM56440_B0_CASOTPC_CHID_14r_ENUM
#define CASOTPC_CHID_15r_ENUM BCM56440_B0_CASOTPC_CHID_15r_ENUM
#define CASOTPC_CHID_16r_ENUM BCM56440_B0_CASOTPC_CHID_16r_ENUM
#define CASOTPC_CHID_17r_ENUM BCM56440_B0_CASOTPC_CHID_17r_ENUM
#define CASOTPC_CHID_18r_ENUM BCM56440_B0_CASOTPC_CHID_18r_ENUM
#define CASOTPC_CHID_19r_ENUM BCM56440_B0_CASOTPC_CHID_19r_ENUM
#define CASOTPC_CHID_2r_ENUM BCM56440_B0_CASOTPC_CHID_2r_ENUM
#define CASOTPC_CHID_20r_ENUM BCM56440_B0_CASOTPC_CHID_20r_ENUM
#define CASOTPC_CHID_21r_ENUM BCM56440_B0_CASOTPC_CHID_21r_ENUM
#define CASOTPC_CHID_22r_ENUM BCM56440_B0_CASOTPC_CHID_22r_ENUM
#define CASOTPC_CHID_23r_ENUM BCM56440_B0_CASOTPC_CHID_23r_ENUM
#define CASOTPC_CHID_24r_ENUM BCM56440_B0_CASOTPC_CHID_24r_ENUM
#define CASOTPC_CHID_25r_ENUM BCM56440_B0_CASOTPC_CHID_25r_ENUM
#define CASOTPC_CHID_26r_ENUM BCM56440_B0_CASOTPC_CHID_26r_ENUM
#define CASOTPC_CHID_27r_ENUM BCM56440_B0_CASOTPC_CHID_27r_ENUM
#define CASOTPC_CHID_28r_ENUM BCM56440_B0_CASOTPC_CHID_28r_ENUM
#define CASOTPC_CHID_29r_ENUM BCM56440_B0_CASOTPC_CHID_29r_ENUM
#define CASOTPC_CHID_3r_ENUM BCM56440_B0_CASOTPC_CHID_3r_ENUM
#define CASOTPC_CHID_30r_ENUM BCM56440_B0_CASOTPC_CHID_30r_ENUM
#define CASOTPC_CHID_31r_ENUM BCM56440_B0_CASOTPC_CHID_31r_ENUM
#define CASOTPC_CHID_32r_ENUM BCM56440_B0_CASOTPC_CHID_32r_ENUM
#define CASOTPC_CHID_33r_ENUM BCM56440_B0_CASOTPC_CHID_33r_ENUM
#define CASOTPC_CHID_34r_ENUM BCM56440_B0_CASOTPC_CHID_34r_ENUM
#define CASOTPC_CHID_35r_ENUM BCM56440_B0_CASOTPC_CHID_35r_ENUM
#define CASOTPC_CHID_36r_ENUM BCM56440_B0_CASOTPC_CHID_36r_ENUM
#define CASOTPC_CHID_37r_ENUM BCM56440_B0_CASOTPC_CHID_37r_ENUM
#define CASOTPC_CHID_38r_ENUM BCM56440_B0_CASOTPC_CHID_38r_ENUM
#define CASOTPC_CHID_39r_ENUM BCM56440_B0_CASOTPC_CHID_39r_ENUM
#define CASOTPC_CHID_4r_ENUM BCM56440_B0_CASOTPC_CHID_4r_ENUM
#define CASOTPC_CHID_40r_ENUM BCM56440_B0_CASOTPC_CHID_40r_ENUM
#define CASOTPC_CHID_41r_ENUM BCM56440_B0_CASOTPC_CHID_41r_ENUM
#define CASOTPC_CHID_42r_ENUM BCM56440_B0_CASOTPC_CHID_42r_ENUM
#define CASOTPC_CHID_43r_ENUM BCM56440_B0_CASOTPC_CHID_43r_ENUM
#define CASOTPC_CHID_44r_ENUM BCM56440_B0_CASOTPC_CHID_44r_ENUM
#define CASOTPC_CHID_45r_ENUM BCM56440_B0_CASOTPC_CHID_45r_ENUM
#define CASOTPC_CHID_46r_ENUM BCM56440_B0_CASOTPC_CHID_46r_ENUM
#define CASOTPC_CHID_47r_ENUM BCM56440_B0_CASOTPC_CHID_47r_ENUM
#define CASOTPC_CHID_48r_ENUM BCM56440_B0_CASOTPC_CHID_48r_ENUM
#define CASOTPC_CHID_49r_ENUM BCM56440_B0_CASOTPC_CHID_49r_ENUM
#define CASOTPC_CHID_5r_ENUM BCM56440_B0_CASOTPC_CHID_5r_ENUM
#define CASOTPC_CHID_50r_ENUM BCM56440_B0_CASOTPC_CHID_50r_ENUM
#define CASOTPC_CHID_51r_ENUM BCM56440_B0_CASOTPC_CHID_51r_ENUM
#define CASOTPC_CHID_52r_ENUM BCM56440_B0_CASOTPC_CHID_52r_ENUM
#define CASOTPC_CHID_53r_ENUM BCM56440_B0_CASOTPC_CHID_53r_ENUM
#define CASOTPC_CHID_54r_ENUM BCM56440_B0_CASOTPC_CHID_54r_ENUM
#define CASOTPC_CHID_55r_ENUM BCM56440_B0_CASOTPC_CHID_55r_ENUM
#define CASOTPC_CHID_56r_ENUM BCM56440_B0_CASOTPC_CHID_56r_ENUM
#define CASOTPC_CHID_57r_ENUM BCM56440_B0_CASOTPC_CHID_57r_ENUM
#define CASOTPC_CHID_58r_ENUM BCM56440_B0_CASOTPC_CHID_58r_ENUM
#define CASOTPC_CHID_59r_ENUM BCM56440_B0_CASOTPC_CHID_59r_ENUM
#define CASOTPC_CHID_6r_ENUM BCM56440_B0_CASOTPC_CHID_6r_ENUM
#define CASOTPC_CHID_60r_ENUM BCM56440_B0_CASOTPC_CHID_60r_ENUM
#define CASOTPC_CHID_61r_ENUM BCM56440_B0_CASOTPC_CHID_61r_ENUM
#define CASOTPC_CHID_62r_ENUM BCM56440_B0_CASOTPC_CHID_62r_ENUM
#define CASOTPC_CHID_63r_ENUM BCM56440_B0_CASOTPC_CHID_63r_ENUM
#define CASOTPC_CHID_7r_ENUM BCM56440_B0_CASOTPC_CHID_7r_ENUM
#define CASOTPC_CHID_8r_ENUM BCM56440_B0_CASOTPC_CHID_8r_ENUM
#define CASOTPC_CHID_9r_ENUM BCM56440_B0_CASOTPC_CHID_9r_ENUM
#define CASREPL1_CID_0r_ENUM BCM56440_B0_CASREPL1_CID_0r_ENUM
#define CASREPL1_CID_1r_ENUM BCM56440_B0_CASREPL1_CID_1r_ENUM
#define CASREPL1_CID_10r_ENUM BCM56440_B0_CASREPL1_CID_10r_ENUM
#define CASREPL1_CID_11r_ENUM BCM56440_B0_CASREPL1_CID_11r_ENUM
#define CASREPL1_CID_12r_ENUM BCM56440_B0_CASREPL1_CID_12r_ENUM
#define CASREPL1_CID_13r_ENUM BCM56440_B0_CASREPL1_CID_13r_ENUM
#define CASREPL1_CID_14r_ENUM BCM56440_B0_CASREPL1_CID_14r_ENUM
#define CASREPL1_CID_15r_ENUM BCM56440_B0_CASREPL1_CID_15r_ENUM
#define CASREPL1_CID_2r_ENUM BCM56440_B0_CASREPL1_CID_2r_ENUM
#define CASREPL1_CID_3r_ENUM BCM56440_B0_CASREPL1_CID_3r_ENUM
#define CASREPL1_CID_4r_ENUM BCM56440_B0_CASREPL1_CID_4r_ENUM
#define CASREPL1_CID_5r_ENUM BCM56440_B0_CASREPL1_CID_5r_ENUM
#define CASREPL1_CID_6r_ENUM BCM56440_B0_CASREPL1_CID_6r_ENUM
#define CASREPL1_CID_7r_ENUM BCM56440_B0_CASREPL1_CID_7r_ENUM
#define CASREPL1_CID_8r_ENUM BCM56440_B0_CASREPL1_CID_8r_ENUM
#define CASREPL1_CID_9r_ENUM BCM56440_B0_CASREPL1_CID_9r_ENUM
#define CASREPL2_CID_0r_ENUM BCM56440_B0_CASREPL2_CID_0r_ENUM
#define CASREPL2_CID_1r_ENUM BCM56440_B0_CASREPL2_CID_1r_ENUM
#define CASREPL2_CID_10r_ENUM BCM56440_B0_CASREPL2_CID_10r_ENUM
#define CASREPL2_CID_11r_ENUM BCM56440_B0_CASREPL2_CID_11r_ENUM
#define CASREPL2_CID_12r_ENUM BCM56440_B0_CASREPL2_CID_12r_ENUM
#define CASREPL2_CID_13r_ENUM BCM56440_B0_CASREPL2_CID_13r_ENUM
#define CASREPL2_CID_14r_ENUM BCM56440_B0_CASREPL2_CID_14r_ENUM
#define CASREPL2_CID_15r_ENUM BCM56440_B0_CASREPL2_CID_15r_ENUM
#define CASREPL2_CID_2r_ENUM BCM56440_B0_CASREPL2_CID_2r_ENUM
#define CASREPL2_CID_3r_ENUM BCM56440_B0_CASREPL2_CID_3r_ENUM
#define CASREPL2_CID_4r_ENUM BCM56440_B0_CASREPL2_CID_4r_ENUM
#define CASREPL2_CID_5r_ENUM BCM56440_B0_CASREPL2_CID_5r_ENUM
#define CASREPL2_CID_6r_ENUM BCM56440_B0_CASREPL2_CID_6r_ENUM
#define CASREPL2_CID_7r_ENUM BCM56440_B0_CASREPL2_CID_7r_ENUM
#define CASREPL2_CID_8r_ENUM BCM56440_B0_CASREPL2_CID_8r_ENUM
#define CASREPL2_CID_9r_ENUM BCM56440_B0_CASREPL2_CID_9r_ENUM
#define CASSTAT_CHID_0r_ENUM BCM56440_B0_CASSTAT_CHID_0r_ENUM
#define CASSTAT_CHID_1r_ENUM BCM56440_B0_CASSTAT_CHID_1r_ENUM
#define CASSTAT_CHID_10r_ENUM BCM56440_B0_CASSTAT_CHID_10r_ENUM
#define CASSTAT_CHID_11r_ENUM BCM56440_B0_CASSTAT_CHID_11r_ENUM
#define CASSTAT_CHID_12r_ENUM BCM56440_B0_CASSTAT_CHID_12r_ENUM
#define CASSTAT_CHID_13r_ENUM BCM56440_B0_CASSTAT_CHID_13r_ENUM
#define CASSTAT_CHID_14r_ENUM BCM56440_B0_CASSTAT_CHID_14r_ENUM
#define CASSTAT_CHID_15r_ENUM BCM56440_B0_CASSTAT_CHID_15r_ENUM
#define CASSTAT_CHID_16r_ENUM BCM56440_B0_CASSTAT_CHID_16r_ENUM
#define CASSTAT_CHID_17r_ENUM BCM56440_B0_CASSTAT_CHID_17r_ENUM
#define CASSTAT_CHID_18r_ENUM BCM56440_B0_CASSTAT_CHID_18r_ENUM
#define CASSTAT_CHID_19r_ENUM BCM56440_B0_CASSTAT_CHID_19r_ENUM
#define CASSTAT_CHID_2r_ENUM BCM56440_B0_CASSTAT_CHID_2r_ENUM
#define CASSTAT_CHID_20r_ENUM BCM56440_B0_CASSTAT_CHID_20r_ENUM
#define CASSTAT_CHID_21r_ENUM BCM56440_B0_CASSTAT_CHID_21r_ENUM
#define CASSTAT_CHID_22r_ENUM BCM56440_B0_CASSTAT_CHID_22r_ENUM
#define CASSTAT_CHID_23r_ENUM BCM56440_B0_CASSTAT_CHID_23r_ENUM
#define CASSTAT_CHID_24r_ENUM BCM56440_B0_CASSTAT_CHID_24r_ENUM
#define CASSTAT_CHID_25r_ENUM BCM56440_B0_CASSTAT_CHID_25r_ENUM
#define CASSTAT_CHID_26r_ENUM BCM56440_B0_CASSTAT_CHID_26r_ENUM
#define CASSTAT_CHID_27r_ENUM BCM56440_B0_CASSTAT_CHID_27r_ENUM
#define CASSTAT_CHID_28r_ENUM BCM56440_B0_CASSTAT_CHID_28r_ENUM
#define CASSTAT_CHID_29r_ENUM BCM56440_B0_CASSTAT_CHID_29r_ENUM
#define CASSTAT_CHID_3r_ENUM BCM56440_B0_CASSTAT_CHID_3r_ENUM
#define CASSTAT_CHID_30r_ENUM BCM56440_B0_CASSTAT_CHID_30r_ENUM
#define CASSTAT_CHID_31r_ENUM BCM56440_B0_CASSTAT_CHID_31r_ENUM
#define CASSTAT_CHID_32r_ENUM BCM56440_B0_CASSTAT_CHID_32r_ENUM
#define CASSTAT_CHID_33r_ENUM BCM56440_B0_CASSTAT_CHID_33r_ENUM
#define CASSTAT_CHID_34r_ENUM BCM56440_B0_CASSTAT_CHID_34r_ENUM
#define CASSTAT_CHID_35r_ENUM BCM56440_B0_CASSTAT_CHID_35r_ENUM
#define CASSTAT_CHID_36r_ENUM BCM56440_B0_CASSTAT_CHID_36r_ENUM
#define CASSTAT_CHID_37r_ENUM BCM56440_B0_CASSTAT_CHID_37r_ENUM
#define CASSTAT_CHID_38r_ENUM BCM56440_B0_CASSTAT_CHID_38r_ENUM
#define CASSTAT_CHID_39r_ENUM BCM56440_B0_CASSTAT_CHID_39r_ENUM
#define CASSTAT_CHID_4r_ENUM BCM56440_B0_CASSTAT_CHID_4r_ENUM
#define CASSTAT_CHID_40r_ENUM BCM56440_B0_CASSTAT_CHID_40r_ENUM
#define CASSTAT_CHID_41r_ENUM BCM56440_B0_CASSTAT_CHID_41r_ENUM
#define CASSTAT_CHID_42r_ENUM BCM56440_B0_CASSTAT_CHID_42r_ENUM
#define CASSTAT_CHID_43r_ENUM BCM56440_B0_CASSTAT_CHID_43r_ENUM
#define CASSTAT_CHID_44r_ENUM BCM56440_B0_CASSTAT_CHID_44r_ENUM
#define CASSTAT_CHID_45r_ENUM BCM56440_B0_CASSTAT_CHID_45r_ENUM
#define CASSTAT_CHID_46r_ENUM BCM56440_B0_CASSTAT_CHID_46r_ENUM
#define CASSTAT_CHID_47r_ENUM BCM56440_B0_CASSTAT_CHID_47r_ENUM
#define CASSTAT_CHID_48r_ENUM BCM56440_B0_CASSTAT_CHID_48r_ENUM
#define CASSTAT_CHID_49r_ENUM BCM56440_B0_CASSTAT_CHID_49r_ENUM
#define CASSTAT_CHID_5r_ENUM BCM56440_B0_CASSTAT_CHID_5r_ENUM
#define CASSTAT_CHID_50r_ENUM BCM56440_B0_CASSTAT_CHID_50r_ENUM
#define CASSTAT_CHID_51r_ENUM BCM56440_B0_CASSTAT_CHID_51r_ENUM
#define CASSTAT_CHID_52r_ENUM BCM56440_B0_CASSTAT_CHID_52r_ENUM
#define CASSTAT_CHID_53r_ENUM BCM56440_B0_CASSTAT_CHID_53r_ENUM
#define CASSTAT_CHID_54r_ENUM BCM56440_B0_CASSTAT_CHID_54r_ENUM
#define CASSTAT_CHID_55r_ENUM BCM56440_B0_CASSTAT_CHID_55r_ENUM
#define CASSTAT_CHID_56r_ENUM BCM56440_B0_CASSTAT_CHID_56r_ENUM
#define CASSTAT_CHID_57r_ENUM BCM56440_B0_CASSTAT_CHID_57r_ENUM
#define CASSTAT_CHID_58r_ENUM BCM56440_B0_CASSTAT_CHID_58r_ENUM
#define CASSTAT_CHID_59r_ENUM BCM56440_B0_CASSTAT_CHID_59r_ENUM
#define CASSTAT_CHID_6r_ENUM BCM56440_B0_CASSTAT_CHID_6r_ENUM
#define CASSTAT_CHID_60r_ENUM BCM56440_B0_CASSTAT_CHID_60r_ENUM
#define CASSTAT_CHID_61r_ENUM BCM56440_B0_CASSTAT_CHID_61r_ENUM
#define CASSTAT_CHID_62r_ENUM BCM56440_B0_CASSTAT_CHID_62r_ENUM
#define CASSTAT_CHID_63r_ENUM BCM56440_B0_CASSTAT_CHID_63r_ENUM
#define CASSTAT_CHID_7r_ENUM BCM56440_B0_CASSTAT_CHID_7r_ENUM
#define CASSTAT_CHID_8r_ENUM BCM56440_B0_CASSTAT_CHID_8r_ENUM
#define CASSTAT_CHID_9r_ENUM BCM56440_B0_CASSTAT_CHID_9r_ENUM
#define CBL_ATTRIBUTEr_ENUM BCM56440_B0_CBL_ATTRIBUTEr_ENUM
#define CBPMEMDEBUGr_ENUM BCM56440_B0_CBPMEMDEBUGr_ENUM
#define CCM_COPYTO_CPU_CONTROLr_ENUM BCM56440_B0_CCM_COPYTO_CPU_CONTROLr_ENUM
#define CCM_INTERRUPT_CONTROLr_ENUM BCM56440_B0_CCM_INTERRUPT_CONTROLr_ENUM
#define CCM_READ_CONTROLr_ENUM BCM56440_B0_CCM_READ_CONTROLr_ENUM
#define CCPE_MEMDEBUGr_ENUM BCM56440_B0_CCPE_MEMDEBUGr_ENUM
#define CCPI_MEMDEBUGr_ENUM BCM56440_B0_CCPI_MEMDEBUGr_ENUM
#define CCP_ERRORr_ENUM BCM56440_B0_CCP_ERRORr_ENUM
#define CCP_ERROR_MASKr_ENUM BCM56440_B0_CCP_ERROR_MASKr_ENUM
#define CELLLINKEMEMDEBUGr_ENUM BCM56440_B0_CELLLINKEMEMDEBUGr_ENUM
#define CELLLINKIMEMDEBUGr_ENUM BCM56440_B0_CELLLINKIMEMDEBUGr_ENUM
#define CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56440_B0_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56440_B0_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56440_B0_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define CFAPECONFIGr_ENUM BCM56440_B0_CFAPECONFIGr_ENUM
#define CFAPEFULLRESETPOINTr_ENUM BCM56440_B0_CFAPEFULLRESETPOINTr_ENUM
#define CFAPEFULLSETPOINTr_ENUM BCM56440_B0_CFAPEFULLSETPOINTr_ENUM
#define CFAPEINITr_ENUM BCM56440_B0_CFAPEINITr_ENUM
#define CFAPELOWWATERMARKr_ENUM BCM56440_B0_CFAPELOWWATERMARKr_ENUM
#define CFAPEMEMDEBUG_BITMAPr_ENUM BCM56440_B0_CFAPEMEMDEBUG_BITMAPr_ENUM
#define CFAPEMEMDEBUG_STACKr_ENUM BCM56440_B0_CFAPEMEMDEBUG_STACKr_ENUM
#define CFAPEOTPCONFIGr_ENUM BCM56440_B0_CFAPEOTPCONFIGr_ENUM
#define CFAPEREADPOINTERr_ENUM BCM56440_B0_CFAPEREADPOINTERr_ENUM
#define CFAPESTACKSTATUSr_ENUM BCM56440_B0_CFAPESTACKSTATUSr_ENUM
#define CFAPE_BITMAP_ECC_STATUSr_ENUM BCM56440_B0_CFAPE_BITMAP_ECC_STATUSr_ENUM
#define CFAPE_ECC_DEBUGr_ENUM BCM56440_B0_CFAPE_ECC_DEBUGr_ENUM
#define CFAPE_ECC_ERRORr_ENUM BCM56440_B0_CFAPE_ECC_ERRORr_ENUM
#define CFAPE_ERROR_MASKr_ENUM BCM56440_B0_CFAPE_ERROR_MASKr_ENUM
#define CFAPE_POOL_CONG_DETECT_THRESH_0r_ENUM BCM56440_B0_CFAPE_POOL_CONG_DETECT_THRESH_0r_ENUM
#define CFAPE_POOL_CONG_DETECT_THRESH_1r_ENUM BCM56440_B0_CFAPE_POOL_CONG_DETECT_THRESH_1r_ENUM
#define CFAPE_POOL_CONG_DETECT_THRESH_2r_ENUM BCM56440_B0_CFAPE_POOL_CONG_DETECT_THRESH_2r_ENUM
#define CFAPE_STACK_ECC_STATUSr_ENUM BCM56440_B0_CFAPE_STACK_ECC_STATUSr_ENUM
#define CFAPICONFIGr_ENUM BCM56440_B0_CFAPICONFIGr_ENUM
#define CFAPIFULLRESETPOINTr_ENUM BCM56440_B0_CFAPIFULLRESETPOINTr_ENUM
#define CFAPIFULLSETPOINTr_ENUM BCM56440_B0_CFAPIFULLSETPOINTr_ENUM
#define CFAPIINITr_ENUM BCM56440_B0_CFAPIINITr_ENUM
#define CFAPILOWWATERMARKr_ENUM BCM56440_B0_CFAPILOWWATERMARKr_ENUM
#define CFAPIMEMDEBUG_BITMAPr_ENUM BCM56440_B0_CFAPIMEMDEBUG_BITMAPr_ENUM
#define CFAPIMEMDEBUG_STACKr_ENUM BCM56440_B0_CFAPIMEMDEBUG_STACKr_ENUM
#define CFAPIOTPCONFIGr_ENUM BCM56440_B0_CFAPIOTPCONFIGr_ENUM
#define CFAPIREADPOINTERr_ENUM BCM56440_B0_CFAPIREADPOINTERr_ENUM
#define CFAPISTACKSTATUSr_ENUM BCM56440_B0_CFAPISTACKSTATUSr_ENUM
#define CFAPI_BITMAP_ECC_STATUSr_ENUM BCM56440_B0_CFAPI_BITMAP_ECC_STATUSr_ENUM
#define CFAPI_ECC_DEBUGr_ENUM BCM56440_B0_CFAPI_ECC_DEBUGr_ENUM
#define CFAPI_ECC_ERRORr_ENUM BCM56440_B0_CFAPI_ECC_ERRORr_ENUM
#define CFAPI_ERROR_MASKr_ENUM BCM56440_B0_CFAPI_ERROR_MASKr_ENUM
#define CFAPI_STACK_ECC_STATUSr_ENUM BCM56440_B0_CFAPI_STACK_ECC_STATUSr_ENUM
#define CFAP_ECC_1B_COUNTERr_ENUM BCM56440_B0_CFAP_ECC_1B_COUNTERr_ENUM
#define CFAP_ECC_2B_COUNTERr_ENUM BCM56440_B0_CFAP_ECC_2B_COUNTERr_ENUM
#define CFG_RAM_DBGCTRLr_ENUM BCM56440_B0_CFG_RAM_DBGCTRLr_ENUM
#define CHLBSELr_ENUM BCM56440_B0_CHLBSELr_ENUM
#define CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM BCM56440_B0_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM
#define CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM BCM56440_B0_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM
#define CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM BCM56440_B0_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM
#define CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM BCM56440_B0_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM
#define CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM BCM56440_B0_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM
#define CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM BCM56440_B0_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM
#define CI_CONFIG0r_ENUM BCM56440_B0_CI_CONFIG0r_ENUM
#define CI_CONFIG1r_ENUM BCM56440_B0_CI_CONFIG1r_ENUM
#define CI_CONFIG2r_ENUM BCM56440_B0_CI_CONFIG2r_ENUM
#define CI_CONFIG3r_ENUM BCM56440_B0_CI_CONFIG3r_ENUM
#define CI_CONFIG4r_ENUM BCM56440_B0_CI_CONFIG4r_ENUM
#define CI_CONFIG6r_ENUM BCM56440_B0_CI_CONFIG6r_ENUM
#define CI_CONFIG7r_ENUM BCM56440_B0_CI_CONFIG7r_ENUM
#define CI_DDR_AUTOINITr_ENUM BCM56440_B0_CI_DDR_AUTOINITr_ENUM
#define CI_DDR_BURSTr_ENUM BCM56440_B0_CI_DDR_BURSTr_ENUM
#define CI_DDR_ITERr_ENUM BCM56440_B0_CI_DDR_ITERr_ENUM
#define CI_DDR_MR0r_ENUM BCM56440_B0_CI_DDR_MR0r_ENUM
#define CI_DDR_MR1r_ENUM BCM56440_B0_CI_DDR_MR1r_ENUM
#define CI_DDR_MR2r_ENUM BCM56440_B0_CI_DDR_MR2r_ENUM
#define CI_DDR_MR3r_ENUM BCM56440_B0_CI_DDR_MR3r_ENUM
#define CI_DDR_PHY_REG_CTRLr_ENUM BCM56440_B0_CI_DDR_PHY_REG_CTRLr_ENUM
#define CI_DDR_PHY_REG_DATAr_ENUM BCM56440_B0_CI_DDR_PHY_REG_DATAr_ENUM
#define CI_DDR_STARTr_ENUM BCM56440_B0_CI_DDR_STARTr_ENUM
#define CI_DDR_STEPr_ENUM BCM56440_B0_CI_DDR_STEPr_ENUM
#define CI_DDR_TESTr_ENUM BCM56440_B0_CI_DDR_TESTr_ENUM
#define CI_DDR_TEST_ALT_DATA0r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA0r_ENUM
#define CI_DDR_TEST_ALT_DATA1r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA1r_ENUM
#define CI_DDR_TEST_ALT_DATA2r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA2r_ENUM
#define CI_DDR_TEST_ALT_DATA3r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA3r_ENUM
#define CI_DDR_TEST_ALT_DATA4r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA4r_ENUM
#define CI_DDR_TEST_ALT_DATA5r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA5r_ENUM
#define CI_DDR_TEST_ALT_DATA6r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA6r_ENUM
#define CI_DDR_TEST_ALT_DATA7r_ENUM BCM56440_B0_CI_DDR_TEST_ALT_DATA7r_ENUM
#define CI_DDR_TEST_DATA0r_ENUM BCM56440_B0_CI_DDR_TEST_DATA0r_ENUM
#define CI_DDR_TEST_DATA1r_ENUM BCM56440_B0_CI_DDR_TEST_DATA1r_ENUM
#define CI_DDR_TEST_DATA2r_ENUM BCM56440_B0_CI_DDR_TEST_DATA2r_ENUM
#define CI_DDR_TEST_DATA3r_ENUM BCM56440_B0_CI_DDR_TEST_DATA3r_ENUM
#define CI_DDR_TEST_DATA4r_ENUM BCM56440_B0_CI_DDR_TEST_DATA4r_ENUM
#define CI_DDR_TEST_DATA5r_ENUM BCM56440_B0_CI_DDR_TEST_DATA5r_ENUM
#define CI_DDR_TEST_DATA6r_ENUM BCM56440_B0_CI_DDR_TEST_DATA6r_ENUM
#define CI_DDR_TEST_DATA7r_ENUM BCM56440_B0_CI_DDR_TEST_DATA7r_ENUM
#define CI_DDR_TEST_FAILED_DATA0r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA0r_ENUM
#define CI_DDR_TEST_FAILED_DATA1r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA1r_ENUM
#define CI_DDR_TEST_FAILED_DATA2r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA2r_ENUM
#define CI_DDR_TEST_FAILED_DATA3r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA3r_ENUM
#define CI_DDR_TEST_FAILED_DATA4r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA4r_ENUM
#define CI_DDR_TEST_FAILED_DATA5r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA5r_ENUM
#define CI_DDR_TEST_FAILED_DATA6r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA6r_ENUM
#define CI_DDR_TEST_FAILED_DATA7r_ENUM BCM56440_B0_CI_DDR_TEST_FAILED_DATA7r_ENUM
#define CI_DEBUGr_ENUM BCM56440_B0_CI_DEBUGr_ENUM
#define CI_DEBUG_RD_LINESr_ENUM BCM56440_B0_CI_DEBUG_RD_LINESr_ENUM
#define CI_DEBUG_WR_LINESr_ENUM BCM56440_B0_CI_DEBUG_WR_LINESr_ENUM
#define CI_ECC_DEBUGr_ENUM BCM56440_B0_CI_ECC_DEBUGr_ENUM
#define CI_ECC_STATUSr_ENUM BCM56440_B0_CI_ECC_STATUSr_ENUM
#define CI_ERRORr_ENUM BCM56440_B0_CI_ERRORr_ENUM
#define CI_ERROR_MASKr_ENUM BCM56440_B0_CI_ERROR_MASKr_ENUM
#define CI_FAILED_ADDRr_ENUM BCM56440_B0_CI_FAILED_ADDRr_ENUM
#define CI_MEM_ACC_CTRLr_ENUM BCM56440_B0_CI_MEM_ACC_CTRLr_ENUM
#define CI_MEM_ACC_DATA0r_ENUM BCM56440_B0_CI_MEM_ACC_DATA0r_ENUM
#define CI_MEM_ACC_DATA1r_ENUM BCM56440_B0_CI_MEM_ACC_DATA1r_ENUM
#define CI_MEM_ACC_DATA2r_ENUM BCM56440_B0_CI_MEM_ACC_DATA2r_ENUM
#define CI_MEM_ACC_DATA3r_ENUM BCM56440_B0_CI_MEM_ACC_DATA3r_ENUM
#define CI_MEM_ACC_DATA4r_ENUM BCM56440_B0_CI_MEM_ACC_DATA4r_ENUM
#define CI_MEM_ACC_DATA5r_ENUM BCM56440_B0_CI_MEM_ACC_DATA5r_ENUM
#define CI_MEM_ACC_DATA6r_ENUM BCM56440_B0_CI_MEM_ACC_DATA6r_ENUM
#define CI_MEM_ACC_DATA7r_ENUM BCM56440_B0_CI_MEM_ACC_DATA7r_ENUM
#define CI_MEM_DEBUG0r_ENUM BCM56440_B0_CI_MEM_DEBUG0r_ENUM
#define CI_MEM_DEBUG1r_ENUM BCM56440_B0_CI_MEM_DEBUG1r_ENUM
#define CI_MRS_CMDr_ENUM BCM56440_B0_CI_MRS_CMDr_ENUM
#define CI_PHY_CONTROLr_ENUM BCM56440_B0_CI_PHY_CONTROLr_ENUM
#define CI_PHY_STRAPS0r_ENUM BCM56440_B0_CI_PHY_STRAPS0r_ENUM
#define CI_PHY_STRAPS0_RETr_ENUM BCM56440_B0_CI_PHY_STRAPS0_RETr_ENUM
#define CI_PHY_STRAPS1r_ENUM BCM56440_B0_CI_PHY_STRAPS1r_ENUM
#define CI_PHY_STRAPS1_RETr_ENUM BCM56440_B0_CI_PHY_STRAPS1_RETr_ENUM
#define CI_RESETr_ENUM BCM56440_B0_CI_RESETr_ENUM
#define CLCHPMC1_CHID_0r_ENUM BCM56440_B0_CLCHPMC1_CHID_0r_ENUM
#define CLCHPMC1_CHID_1r_ENUM BCM56440_B0_CLCHPMC1_CHID_1r_ENUM
#define CLCHPMC1_CHID_10r_ENUM BCM56440_B0_CLCHPMC1_CHID_10r_ENUM
#define CLCHPMC1_CHID_11r_ENUM BCM56440_B0_CLCHPMC1_CHID_11r_ENUM
#define CLCHPMC1_CHID_12r_ENUM BCM56440_B0_CLCHPMC1_CHID_12r_ENUM
#define CLCHPMC1_CHID_13r_ENUM BCM56440_B0_CLCHPMC1_CHID_13r_ENUM
#define CLCHPMC1_CHID_14r_ENUM BCM56440_B0_CLCHPMC1_CHID_14r_ENUM
#define CLCHPMC1_CHID_15r_ENUM BCM56440_B0_CLCHPMC1_CHID_15r_ENUM
#define CLCHPMC1_CHID_16r_ENUM BCM56440_B0_CLCHPMC1_CHID_16r_ENUM
#define CLCHPMC1_CHID_17r_ENUM BCM56440_B0_CLCHPMC1_CHID_17r_ENUM
#define CLCHPMC1_CHID_18r_ENUM BCM56440_B0_CLCHPMC1_CHID_18r_ENUM
#define CLCHPMC1_CHID_19r_ENUM BCM56440_B0_CLCHPMC1_CHID_19r_ENUM
#define CLCHPMC1_CHID_2r_ENUM BCM56440_B0_CLCHPMC1_CHID_2r_ENUM
#define CLCHPMC1_CHID_20r_ENUM BCM56440_B0_CLCHPMC1_CHID_20r_ENUM
#define CLCHPMC1_CHID_21r_ENUM BCM56440_B0_CLCHPMC1_CHID_21r_ENUM
#define CLCHPMC1_CHID_22r_ENUM BCM56440_B0_CLCHPMC1_CHID_22r_ENUM
#define CLCHPMC1_CHID_23r_ENUM BCM56440_B0_CLCHPMC1_CHID_23r_ENUM
#define CLCHPMC1_CHID_24r_ENUM BCM56440_B0_CLCHPMC1_CHID_24r_ENUM
#define CLCHPMC1_CHID_25r_ENUM BCM56440_B0_CLCHPMC1_CHID_25r_ENUM
#define CLCHPMC1_CHID_26r_ENUM BCM56440_B0_CLCHPMC1_CHID_26r_ENUM
#define CLCHPMC1_CHID_27r_ENUM BCM56440_B0_CLCHPMC1_CHID_27r_ENUM
#define CLCHPMC1_CHID_28r_ENUM BCM56440_B0_CLCHPMC1_CHID_28r_ENUM
#define CLCHPMC1_CHID_29r_ENUM BCM56440_B0_CLCHPMC1_CHID_29r_ENUM
#define CLCHPMC1_CHID_3r_ENUM BCM56440_B0_CLCHPMC1_CHID_3r_ENUM
#define CLCHPMC1_CHID_30r_ENUM BCM56440_B0_CLCHPMC1_CHID_30r_ENUM
#define CLCHPMC1_CHID_31r_ENUM BCM56440_B0_CLCHPMC1_CHID_31r_ENUM
#define CLCHPMC1_CHID_32r_ENUM BCM56440_B0_CLCHPMC1_CHID_32r_ENUM
#define CLCHPMC1_CHID_33r_ENUM BCM56440_B0_CLCHPMC1_CHID_33r_ENUM
#define CLCHPMC1_CHID_34r_ENUM BCM56440_B0_CLCHPMC1_CHID_34r_ENUM
#define CLCHPMC1_CHID_35r_ENUM BCM56440_B0_CLCHPMC1_CHID_35r_ENUM
#define CLCHPMC1_CHID_36r_ENUM BCM56440_B0_CLCHPMC1_CHID_36r_ENUM
#define CLCHPMC1_CHID_37r_ENUM BCM56440_B0_CLCHPMC1_CHID_37r_ENUM
#define CLCHPMC1_CHID_38r_ENUM BCM56440_B0_CLCHPMC1_CHID_38r_ENUM
#define CLCHPMC1_CHID_39r_ENUM BCM56440_B0_CLCHPMC1_CHID_39r_ENUM
#define CLCHPMC1_CHID_4r_ENUM BCM56440_B0_CLCHPMC1_CHID_4r_ENUM
#define CLCHPMC1_CHID_40r_ENUM BCM56440_B0_CLCHPMC1_CHID_40r_ENUM
#define CLCHPMC1_CHID_41r_ENUM BCM56440_B0_CLCHPMC1_CHID_41r_ENUM
#define CLCHPMC1_CHID_42r_ENUM BCM56440_B0_CLCHPMC1_CHID_42r_ENUM
#define CLCHPMC1_CHID_43r_ENUM BCM56440_B0_CLCHPMC1_CHID_43r_ENUM
#define CLCHPMC1_CHID_44r_ENUM BCM56440_B0_CLCHPMC1_CHID_44r_ENUM
#define CLCHPMC1_CHID_45r_ENUM BCM56440_B0_CLCHPMC1_CHID_45r_ENUM
#define CLCHPMC1_CHID_46r_ENUM BCM56440_B0_CLCHPMC1_CHID_46r_ENUM
#define CLCHPMC1_CHID_47r_ENUM BCM56440_B0_CLCHPMC1_CHID_47r_ENUM
#define CLCHPMC1_CHID_48r_ENUM BCM56440_B0_CLCHPMC1_CHID_48r_ENUM
#define CLCHPMC1_CHID_49r_ENUM BCM56440_B0_CLCHPMC1_CHID_49r_ENUM
#define CLCHPMC1_CHID_5r_ENUM BCM56440_B0_CLCHPMC1_CHID_5r_ENUM
#define CLCHPMC1_CHID_50r_ENUM BCM56440_B0_CLCHPMC1_CHID_50r_ENUM
#define CLCHPMC1_CHID_51r_ENUM BCM56440_B0_CLCHPMC1_CHID_51r_ENUM
#define CLCHPMC1_CHID_52r_ENUM BCM56440_B0_CLCHPMC1_CHID_52r_ENUM
#define CLCHPMC1_CHID_53r_ENUM BCM56440_B0_CLCHPMC1_CHID_53r_ENUM
#define CLCHPMC1_CHID_54r_ENUM BCM56440_B0_CLCHPMC1_CHID_54r_ENUM
#define CLCHPMC1_CHID_55r_ENUM BCM56440_B0_CLCHPMC1_CHID_55r_ENUM
#define CLCHPMC1_CHID_56r_ENUM BCM56440_B0_CLCHPMC1_CHID_56r_ENUM
#define CLCHPMC1_CHID_57r_ENUM BCM56440_B0_CLCHPMC1_CHID_57r_ENUM
#define CLCHPMC1_CHID_58r_ENUM BCM56440_B0_CLCHPMC1_CHID_58r_ENUM
#define CLCHPMC1_CHID_59r_ENUM BCM56440_B0_CLCHPMC1_CHID_59r_ENUM
#define CLCHPMC1_CHID_6r_ENUM BCM56440_B0_CLCHPMC1_CHID_6r_ENUM
#define CLCHPMC1_CHID_60r_ENUM BCM56440_B0_CLCHPMC1_CHID_60r_ENUM
#define CLCHPMC1_CHID_61r_ENUM BCM56440_B0_CLCHPMC1_CHID_61r_ENUM
#define CLCHPMC1_CHID_62r_ENUM BCM56440_B0_CLCHPMC1_CHID_62r_ENUM
#define CLCHPMC1_CHID_63r_ENUM BCM56440_B0_CLCHPMC1_CHID_63r_ENUM
#define CLCHPMC1_CHID_7r_ENUM BCM56440_B0_CLCHPMC1_CHID_7r_ENUM
#define CLCHPMC1_CHID_8r_ENUM BCM56440_B0_CLCHPMC1_CHID_8r_ENUM
#define CLCHPMC1_CHID_9r_ENUM BCM56440_B0_CLCHPMC1_CHID_9r_ENUM
#define CLCHPMC2_CHID_0r_ENUM BCM56440_B0_CLCHPMC2_CHID_0r_ENUM
#define CLCHPMC2_CHID_1r_ENUM BCM56440_B0_CLCHPMC2_CHID_1r_ENUM
#define CLCHPMC2_CHID_10r_ENUM BCM56440_B0_CLCHPMC2_CHID_10r_ENUM
#define CLCHPMC2_CHID_11r_ENUM BCM56440_B0_CLCHPMC2_CHID_11r_ENUM
#define CLCHPMC2_CHID_12r_ENUM BCM56440_B0_CLCHPMC2_CHID_12r_ENUM
#define CLCHPMC2_CHID_13r_ENUM BCM56440_B0_CLCHPMC2_CHID_13r_ENUM
#define CLCHPMC2_CHID_14r_ENUM BCM56440_B0_CLCHPMC2_CHID_14r_ENUM
#define CLCHPMC2_CHID_15r_ENUM BCM56440_B0_CLCHPMC2_CHID_15r_ENUM
#define CLCHPMC2_CHID_16r_ENUM BCM56440_B0_CLCHPMC2_CHID_16r_ENUM
#define CLCHPMC2_CHID_17r_ENUM BCM56440_B0_CLCHPMC2_CHID_17r_ENUM
#define CLCHPMC2_CHID_18r_ENUM BCM56440_B0_CLCHPMC2_CHID_18r_ENUM
#define CLCHPMC2_CHID_19r_ENUM BCM56440_B0_CLCHPMC2_CHID_19r_ENUM
#define CLCHPMC2_CHID_2r_ENUM BCM56440_B0_CLCHPMC2_CHID_2r_ENUM
#define CLCHPMC2_CHID_20r_ENUM BCM56440_B0_CLCHPMC2_CHID_20r_ENUM
#define CLCHPMC2_CHID_21r_ENUM BCM56440_B0_CLCHPMC2_CHID_21r_ENUM
#define CLCHPMC2_CHID_22r_ENUM BCM56440_B0_CLCHPMC2_CHID_22r_ENUM
#define CLCHPMC2_CHID_23r_ENUM BCM56440_B0_CLCHPMC2_CHID_23r_ENUM
#define CLCHPMC2_CHID_24r_ENUM BCM56440_B0_CLCHPMC2_CHID_24r_ENUM
#define CLCHPMC2_CHID_25r_ENUM BCM56440_B0_CLCHPMC2_CHID_25r_ENUM
#define CLCHPMC2_CHID_26r_ENUM BCM56440_B0_CLCHPMC2_CHID_26r_ENUM
#define CLCHPMC2_CHID_27r_ENUM BCM56440_B0_CLCHPMC2_CHID_27r_ENUM
#define CLCHPMC2_CHID_28r_ENUM BCM56440_B0_CLCHPMC2_CHID_28r_ENUM
#define CLCHPMC2_CHID_29r_ENUM BCM56440_B0_CLCHPMC2_CHID_29r_ENUM
#define CLCHPMC2_CHID_3r_ENUM BCM56440_B0_CLCHPMC2_CHID_3r_ENUM
#define CLCHPMC2_CHID_30r_ENUM BCM56440_B0_CLCHPMC2_CHID_30r_ENUM
#define CLCHPMC2_CHID_31r_ENUM BCM56440_B0_CLCHPMC2_CHID_31r_ENUM
#define CLCHPMC2_CHID_32r_ENUM BCM56440_B0_CLCHPMC2_CHID_32r_ENUM
#define CLCHPMC2_CHID_33r_ENUM BCM56440_B0_CLCHPMC2_CHID_33r_ENUM
#define CLCHPMC2_CHID_34r_ENUM BCM56440_B0_CLCHPMC2_CHID_34r_ENUM
#define CLCHPMC2_CHID_35r_ENUM BCM56440_B0_CLCHPMC2_CHID_35r_ENUM
#define CLCHPMC2_CHID_36r_ENUM BCM56440_B0_CLCHPMC2_CHID_36r_ENUM
#define CLCHPMC2_CHID_37r_ENUM BCM56440_B0_CLCHPMC2_CHID_37r_ENUM
#define CLCHPMC2_CHID_38r_ENUM BCM56440_B0_CLCHPMC2_CHID_38r_ENUM
#define CLCHPMC2_CHID_39r_ENUM BCM56440_B0_CLCHPMC2_CHID_39r_ENUM
#define CLCHPMC2_CHID_4r_ENUM BCM56440_B0_CLCHPMC2_CHID_4r_ENUM
#define CLCHPMC2_CHID_40r_ENUM BCM56440_B0_CLCHPMC2_CHID_40r_ENUM
#define CLCHPMC2_CHID_41r_ENUM BCM56440_B0_CLCHPMC2_CHID_41r_ENUM
#define CLCHPMC2_CHID_42r_ENUM BCM56440_B0_CLCHPMC2_CHID_42r_ENUM
#define CLCHPMC2_CHID_43r_ENUM BCM56440_B0_CLCHPMC2_CHID_43r_ENUM
#define CLCHPMC2_CHID_44r_ENUM BCM56440_B0_CLCHPMC2_CHID_44r_ENUM
#define CLCHPMC2_CHID_45r_ENUM BCM56440_B0_CLCHPMC2_CHID_45r_ENUM
#define CLCHPMC2_CHID_46r_ENUM BCM56440_B0_CLCHPMC2_CHID_46r_ENUM
#define CLCHPMC2_CHID_47r_ENUM BCM56440_B0_CLCHPMC2_CHID_47r_ENUM
#define CLCHPMC2_CHID_48r_ENUM BCM56440_B0_CLCHPMC2_CHID_48r_ENUM
#define CLCHPMC2_CHID_49r_ENUM BCM56440_B0_CLCHPMC2_CHID_49r_ENUM
#define CLCHPMC2_CHID_5r_ENUM BCM56440_B0_CLCHPMC2_CHID_5r_ENUM
#define CLCHPMC2_CHID_50r_ENUM BCM56440_B0_CLCHPMC2_CHID_50r_ENUM
#define CLCHPMC2_CHID_51r_ENUM BCM56440_B0_CLCHPMC2_CHID_51r_ENUM
#define CLCHPMC2_CHID_52r_ENUM BCM56440_B0_CLCHPMC2_CHID_52r_ENUM
#define CLCHPMC2_CHID_53r_ENUM BCM56440_B0_CLCHPMC2_CHID_53r_ENUM
#define CLCHPMC2_CHID_54r_ENUM BCM56440_B0_CLCHPMC2_CHID_54r_ENUM
#define CLCHPMC2_CHID_55r_ENUM BCM56440_B0_CLCHPMC2_CHID_55r_ENUM
#define CLCHPMC2_CHID_56r_ENUM BCM56440_B0_CLCHPMC2_CHID_56r_ENUM
#define CLCHPMC2_CHID_57r_ENUM BCM56440_B0_CLCHPMC2_CHID_57r_ENUM
#define CLCHPMC2_CHID_58r_ENUM BCM56440_B0_CLCHPMC2_CHID_58r_ENUM
#define CLCHPMC2_CHID_59r_ENUM BCM56440_B0_CLCHPMC2_CHID_59r_ENUM
#define CLCHPMC2_CHID_6r_ENUM BCM56440_B0_CLCHPMC2_CHID_6r_ENUM
#define CLCHPMC2_CHID_60r_ENUM BCM56440_B0_CLCHPMC2_CHID_60r_ENUM
#define CLCHPMC2_CHID_61r_ENUM BCM56440_B0_CLCHPMC2_CHID_61r_ENUM
#define CLCHPMC2_CHID_62r_ENUM BCM56440_B0_CLCHPMC2_CHID_62r_ENUM
#define CLCHPMC2_CHID_63r_ENUM BCM56440_B0_CLCHPMC2_CHID_63r_ENUM
#define CLCHPMC2_CHID_7r_ENUM BCM56440_B0_CLCHPMC2_CHID_7r_ENUM
#define CLCHPMC2_CHID_8r_ENUM BCM56440_B0_CLCHPMC2_CHID_8r_ENUM
#define CLCHPMC2_CHID_9r_ENUM BCM56440_B0_CLCHPMC2_CHID_9r_ENUM
#define CLCHPMC3_CHID_0r_ENUM BCM56440_B0_CLCHPMC3_CHID_0r_ENUM
#define CLCHPMC3_CHID_1r_ENUM BCM56440_B0_CLCHPMC3_CHID_1r_ENUM
#define CLCHPMC3_CHID_10r_ENUM BCM56440_B0_CLCHPMC3_CHID_10r_ENUM
#define CLCHPMC3_CHID_11r_ENUM BCM56440_B0_CLCHPMC3_CHID_11r_ENUM
#define CLCHPMC3_CHID_12r_ENUM BCM56440_B0_CLCHPMC3_CHID_12r_ENUM
#define CLCHPMC3_CHID_13r_ENUM BCM56440_B0_CLCHPMC3_CHID_13r_ENUM
#define CLCHPMC3_CHID_14r_ENUM BCM56440_B0_CLCHPMC3_CHID_14r_ENUM
#define CLCHPMC3_CHID_15r_ENUM BCM56440_B0_CLCHPMC3_CHID_15r_ENUM
#define CLCHPMC3_CHID_16r_ENUM BCM56440_B0_CLCHPMC3_CHID_16r_ENUM
#define CLCHPMC3_CHID_17r_ENUM BCM56440_B0_CLCHPMC3_CHID_17r_ENUM
#define CLCHPMC3_CHID_18r_ENUM BCM56440_B0_CLCHPMC3_CHID_18r_ENUM
#define CLCHPMC3_CHID_19r_ENUM BCM56440_B0_CLCHPMC3_CHID_19r_ENUM
#define CLCHPMC3_CHID_2r_ENUM BCM56440_B0_CLCHPMC3_CHID_2r_ENUM
#define CLCHPMC3_CHID_20r_ENUM BCM56440_B0_CLCHPMC3_CHID_20r_ENUM
#define CLCHPMC3_CHID_21r_ENUM BCM56440_B0_CLCHPMC3_CHID_21r_ENUM
#define CLCHPMC3_CHID_22r_ENUM BCM56440_B0_CLCHPMC3_CHID_22r_ENUM
#define CLCHPMC3_CHID_23r_ENUM BCM56440_B0_CLCHPMC3_CHID_23r_ENUM
#define CLCHPMC3_CHID_24r_ENUM BCM56440_B0_CLCHPMC3_CHID_24r_ENUM
#define CLCHPMC3_CHID_25r_ENUM BCM56440_B0_CLCHPMC3_CHID_25r_ENUM
#define CLCHPMC3_CHID_26r_ENUM BCM56440_B0_CLCHPMC3_CHID_26r_ENUM
#define CLCHPMC3_CHID_27r_ENUM BCM56440_B0_CLCHPMC3_CHID_27r_ENUM
#define CLCHPMC3_CHID_28r_ENUM BCM56440_B0_CLCHPMC3_CHID_28r_ENUM
#define CLCHPMC3_CHID_29r_ENUM BCM56440_B0_CLCHPMC3_CHID_29r_ENUM
#define CLCHPMC3_CHID_3r_ENUM BCM56440_B0_CLCHPMC3_CHID_3r_ENUM
#define CLCHPMC3_CHID_30r_ENUM BCM56440_B0_CLCHPMC3_CHID_30r_ENUM
#define CLCHPMC3_CHID_31r_ENUM BCM56440_B0_CLCHPMC3_CHID_31r_ENUM
#define CLCHPMC3_CHID_32r_ENUM BCM56440_B0_CLCHPMC3_CHID_32r_ENUM
#define CLCHPMC3_CHID_33r_ENUM BCM56440_B0_CLCHPMC3_CHID_33r_ENUM
#define CLCHPMC3_CHID_34r_ENUM BCM56440_B0_CLCHPMC3_CHID_34r_ENUM
#define CLCHPMC3_CHID_35r_ENUM BCM56440_B0_CLCHPMC3_CHID_35r_ENUM
#define CLCHPMC3_CHID_36r_ENUM BCM56440_B0_CLCHPMC3_CHID_36r_ENUM
#define CLCHPMC3_CHID_37r_ENUM BCM56440_B0_CLCHPMC3_CHID_37r_ENUM
#define CLCHPMC3_CHID_38r_ENUM BCM56440_B0_CLCHPMC3_CHID_38r_ENUM
#define CLCHPMC3_CHID_39r_ENUM BCM56440_B0_CLCHPMC3_CHID_39r_ENUM
#define CLCHPMC3_CHID_4r_ENUM BCM56440_B0_CLCHPMC3_CHID_4r_ENUM
#define CLCHPMC3_CHID_40r_ENUM BCM56440_B0_CLCHPMC3_CHID_40r_ENUM
#define CLCHPMC3_CHID_41r_ENUM BCM56440_B0_CLCHPMC3_CHID_41r_ENUM
#define CLCHPMC3_CHID_42r_ENUM BCM56440_B0_CLCHPMC3_CHID_42r_ENUM
#define CLCHPMC3_CHID_43r_ENUM BCM56440_B0_CLCHPMC3_CHID_43r_ENUM
#define CLCHPMC3_CHID_44r_ENUM BCM56440_B0_CLCHPMC3_CHID_44r_ENUM
#define CLCHPMC3_CHID_45r_ENUM BCM56440_B0_CLCHPMC3_CHID_45r_ENUM
#define CLCHPMC3_CHID_46r_ENUM BCM56440_B0_CLCHPMC3_CHID_46r_ENUM
#define CLCHPMC3_CHID_47r_ENUM BCM56440_B0_CLCHPMC3_CHID_47r_ENUM
#define CLCHPMC3_CHID_48r_ENUM BCM56440_B0_CLCHPMC3_CHID_48r_ENUM
#define CLCHPMC3_CHID_49r_ENUM BCM56440_B0_CLCHPMC3_CHID_49r_ENUM
#define CLCHPMC3_CHID_5r_ENUM BCM56440_B0_CLCHPMC3_CHID_5r_ENUM
#define CLCHPMC3_CHID_50r_ENUM BCM56440_B0_CLCHPMC3_CHID_50r_ENUM
#define CLCHPMC3_CHID_51r_ENUM BCM56440_B0_CLCHPMC3_CHID_51r_ENUM
#define CLCHPMC3_CHID_52r_ENUM BCM56440_B0_CLCHPMC3_CHID_52r_ENUM
#define CLCHPMC3_CHID_53r_ENUM BCM56440_B0_CLCHPMC3_CHID_53r_ENUM
#define CLCHPMC3_CHID_54r_ENUM BCM56440_B0_CLCHPMC3_CHID_54r_ENUM
#define CLCHPMC3_CHID_55r_ENUM BCM56440_B0_CLCHPMC3_CHID_55r_ENUM
#define CLCHPMC3_CHID_56r_ENUM BCM56440_B0_CLCHPMC3_CHID_56r_ENUM
#define CLCHPMC3_CHID_57r_ENUM BCM56440_B0_CLCHPMC3_CHID_57r_ENUM
#define CLCHPMC3_CHID_58r_ENUM BCM56440_B0_CLCHPMC3_CHID_58r_ENUM
#define CLCHPMC3_CHID_59r_ENUM BCM56440_B0_CLCHPMC3_CHID_59r_ENUM
#define CLCHPMC3_CHID_6r_ENUM BCM56440_B0_CLCHPMC3_CHID_6r_ENUM
#define CLCHPMC3_CHID_60r_ENUM BCM56440_B0_CLCHPMC3_CHID_60r_ENUM
#define CLCHPMC3_CHID_61r_ENUM BCM56440_B0_CLCHPMC3_CHID_61r_ENUM
#define CLCHPMC3_CHID_62r_ENUM BCM56440_B0_CLCHPMC3_CHID_62r_ENUM
#define CLCHPMC3_CHID_63r_ENUM BCM56440_B0_CLCHPMC3_CHID_63r_ENUM
#define CLCHPMC3_CHID_7r_ENUM BCM56440_B0_CLCHPMC3_CHID_7r_ENUM
#define CLCHPMC3_CHID_8r_ENUM BCM56440_B0_CLCHPMC3_CHID_8r_ENUM
#define CLCHPMC3_CHID_9r_ENUM BCM56440_B0_CLCHPMC3_CHID_9r_ENUM
#define CLCHPMC4_CHID_0r_ENUM BCM56440_B0_CLCHPMC4_CHID_0r_ENUM
#define CLCHPMC4_CHID_1r_ENUM BCM56440_B0_CLCHPMC4_CHID_1r_ENUM
#define CLCHPMC4_CHID_10r_ENUM BCM56440_B0_CLCHPMC4_CHID_10r_ENUM
#define CLCHPMC4_CHID_11r_ENUM BCM56440_B0_CLCHPMC4_CHID_11r_ENUM
#define CLCHPMC4_CHID_12r_ENUM BCM56440_B0_CLCHPMC4_CHID_12r_ENUM
#define CLCHPMC4_CHID_13r_ENUM BCM56440_B0_CLCHPMC4_CHID_13r_ENUM
#define CLCHPMC4_CHID_14r_ENUM BCM56440_B0_CLCHPMC4_CHID_14r_ENUM
#define CLCHPMC4_CHID_15r_ENUM BCM56440_B0_CLCHPMC4_CHID_15r_ENUM
#define CLCHPMC4_CHID_16r_ENUM BCM56440_B0_CLCHPMC4_CHID_16r_ENUM
#define CLCHPMC4_CHID_17r_ENUM BCM56440_B0_CLCHPMC4_CHID_17r_ENUM
#define CLCHPMC4_CHID_18r_ENUM BCM56440_B0_CLCHPMC4_CHID_18r_ENUM
#define CLCHPMC4_CHID_19r_ENUM BCM56440_B0_CLCHPMC4_CHID_19r_ENUM
#define CLCHPMC4_CHID_2r_ENUM BCM56440_B0_CLCHPMC4_CHID_2r_ENUM
#define CLCHPMC4_CHID_20r_ENUM BCM56440_B0_CLCHPMC4_CHID_20r_ENUM
#define CLCHPMC4_CHID_21r_ENUM BCM56440_B0_CLCHPMC4_CHID_21r_ENUM
#define CLCHPMC4_CHID_22r_ENUM BCM56440_B0_CLCHPMC4_CHID_22r_ENUM
#define CLCHPMC4_CHID_23r_ENUM BCM56440_B0_CLCHPMC4_CHID_23r_ENUM
#define CLCHPMC4_CHID_24r_ENUM BCM56440_B0_CLCHPMC4_CHID_24r_ENUM
#define CLCHPMC4_CHID_25r_ENUM BCM56440_B0_CLCHPMC4_CHID_25r_ENUM
#define CLCHPMC4_CHID_26r_ENUM BCM56440_B0_CLCHPMC4_CHID_26r_ENUM
#define CLCHPMC4_CHID_27r_ENUM BCM56440_B0_CLCHPMC4_CHID_27r_ENUM
#define CLCHPMC4_CHID_28r_ENUM BCM56440_B0_CLCHPMC4_CHID_28r_ENUM
#define CLCHPMC4_CHID_29r_ENUM BCM56440_B0_CLCHPMC4_CHID_29r_ENUM
#define CLCHPMC4_CHID_3r_ENUM BCM56440_B0_CLCHPMC4_CHID_3r_ENUM
#define CLCHPMC4_CHID_30r_ENUM BCM56440_B0_CLCHPMC4_CHID_30r_ENUM
#define CLCHPMC4_CHID_31r_ENUM BCM56440_B0_CLCHPMC4_CHID_31r_ENUM
#define CLCHPMC4_CHID_32r_ENUM BCM56440_B0_CLCHPMC4_CHID_32r_ENUM
#define CLCHPMC4_CHID_33r_ENUM BCM56440_B0_CLCHPMC4_CHID_33r_ENUM
#define CLCHPMC4_CHID_34r_ENUM BCM56440_B0_CLCHPMC4_CHID_34r_ENUM
#define CLCHPMC4_CHID_35r_ENUM BCM56440_B0_CLCHPMC4_CHID_35r_ENUM
#define CLCHPMC4_CHID_36r_ENUM BCM56440_B0_CLCHPMC4_CHID_36r_ENUM
#define CLCHPMC4_CHID_37r_ENUM BCM56440_B0_CLCHPMC4_CHID_37r_ENUM
#define CLCHPMC4_CHID_38r_ENUM BCM56440_B0_CLCHPMC4_CHID_38r_ENUM
#define CLCHPMC4_CHID_39r_ENUM BCM56440_B0_CLCHPMC4_CHID_39r_ENUM
#define CLCHPMC4_CHID_4r_ENUM BCM56440_B0_CLCHPMC4_CHID_4r_ENUM
#define CLCHPMC4_CHID_40r_ENUM BCM56440_B0_CLCHPMC4_CHID_40r_ENUM
#define CLCHPMC4_CHID_41r_ENUM BCM56440_B0_CLCHPMC4_CHID_41r_ENUM
#define CLCHPMC4_CHID_42r_ENUM BCM56440_B0_CLCHPMC4_CHID_42r_ENUM
#define CLCHPMC4_CHID_43r_ENUM BCM56440_B0_CLCHPMC4_CHID_43r_ENUM
#define CLCHPMC4_CHID_44r_ENUM BCM56440_B0_CLCHPMC4_CHID_44r_ENUM
#define CLCHPMC4_CHID_45r_ENUM BCM56440_B0_CLCHPMC4_CHID_45r_ENUM
#define CLCHPMC4_CHID_46r_ENUM BCM56440_B0_CLCHPMC4_CHID_46r_ENUM
#define CLCHPMC4_CHID_47r_ENUM BCM56440_B0_CLCHPMC4_CHID_47r_ENUM
#define CLCHPMC4_CHID_48r_ENUM BCM56440_B0_CLCHPMC4_CHID_48r_ENUM
#define CLCHPMC4_CHID_49r_ENUM BCM56440_B0_CLCHPMC4_CHID_49r_ENUM
#define CLCHPMC4_CHID_5r_ENUM BCM56440_B0_CLCHPMC4_CHID_5r_ENUM
#define CLCHPMC4_CHID_50r_ENUM BCM56440_B0_CLCHPMC4_CHID_50r_ENUM
#define CLCHPMC4_CHID_51r_ENUM BCM56440_B0_CLCHPMC4_CHID_51r_ENUM
#define CLCHPMC4_CHID_52r_ENUM BCM56440_B0_CLCHPMC4_CHID_52r_ENUM
#define CLCHPMC4_CHID_53r_ENUM BCM56440_B0_CLCHPMC4_CHID_53r_ENUM
#define CLCHPMC4_CHID_54r_ENUM BCM56440_B0_CLCHPMC4_CHID_54r_ENUM
#define CLCHPMC4_CHID_55r_ENUM BCM56440_B0_CLCHPMC4_CHID_55r_ENUM
#define CLCHPMC4_CHID_56r_ENUM BCM56440_B0_CLCHPMC4_CHID_56r_ENUM
#define CLCHPMC4_CHID_57r_ENUM BCM56440_B0_CLCHPMC4_CHID_57r_ENUM
#define CLCHPMC4_CHID_58r_ENUM BCM56440_B0_CLCHPMC4_CHID_58r_ENUM
#define CLCHPMC4_CHID_59r_ENUM BCM56440_B0_CLCHPMC4_CHID_59r_ENUM
#define CLCHPMC4_CHID_6r_ENUM BCM56440_B0_CLCHPMC4_CHID_6r_ENUM
#define CLCHPMC4_CHID_60r_ENUM BCM56440_B0_CLCHPMC4_CHID_60r_ENUM
#define CLCHPMC4_CHID_61r_ENUM BCM56440_B0_CLCHPMC4_CHID_61r_ENUM
#define CLCHPMC4_CHID_62r_ENUM BCM56440_B0_CLCHPMC4_CHID_62r_ENUM
#define CLCHPMC4_CHID_63r_ENUM BCM56440_B0_CLCHPMC4_CHID_63r_ENUM
#define CLCHPMC4_CHID_7r_ENUM BCM56440_B0_CLCHPMC4_CHID_7r_ENUM
#define CLCHPMC4_CHID_8r_ENUM BCM56440_B0_CLCHPMC4_CHID_8r_ENUM
#define CLCHPMC4_CHID_9r_ENUM BCM56440_B0_CLCHPMC4_CHID_9r_ENUM
#define CLDROPCr_ENUM BCM56440_B0_CLDROPCr_ENUM
#define CLGPMC1r_ENUM BCM56440_B0_CLGPMC1r_ENUM
#define CLGPMC2r_ENUM BCM56440_B0_CLGPMC2r_ENUM
#define CLGPMC3r_ENUM BCM56440_B0_CLGPMC3r_ENUM
#define CLGPMC4r_ENUM BCM56440_B0_CLGPMC4r_ENUM
#define CLGPMC5r_ENUM BCM56440_B0_CLGPMC5r_ENUM
#define CLGPMC6r_ENUM BCM56440_B0_CLGPMC6r_ENUM
#define CLGPMC7r_ENUM BCM56440_B0_CLGPMC7r_ENUM
#define CLGPMC8r_ENUM BCM56440_B0_CLGPMC8r_ENUM
#define CLINK_ERRORr_ENUM BCM56440_B0_CLINK_ERRORr_ENUM
#define CLINK_ERROR_MASKr_ENUM BCM56440_B0_CLINK_ERROR_MASKr_ENUM
#define CLKACTr_ENUM BCM56440_B0_CLKACTr_ENUM
#define CMICM_BSPI_B0_CNTRLr_ENUM BCM56440_B0_CMICM_BSPI_B0_CNTRLr_ENUM
#define CMICM_BSPI_B0_STATUSr_ENUM BCM56440_B0_CMICM_BSPI_B0_STATUSr_ENUM
#define CMICM_BSPI_B1_CNTRLr_ENUM BCM56440_B0_CMICM_BSPI_B1_CNTRLr_ENUM
#define CMICM_BSPI_B1_STATUSr_ENUM BCM56440_B0_CMICM_BSPI_B1_STATUSr_ENUM
#define CMICM_BSPI_BUSY_STATUSr_ENUM BCM56440_B0_CMICM_BSPI_BUSY_STATUSr_ENUM
#define CMICM_BSPI_INTR_STATUSr_ENUM BCM56440_B0_CMICM_BSPI_INTR_STATUSr_ENUM
#define CMICM_BSPI_MAST_N_BOOTr_ENUM BCM56440_B0_CMICM_BSPI_MAST_N_BOOTr_ENUM
#define CMICM_COMMON_CONFIGr_ENUM BCM56440_B0_CMICM_COMMON_CONFIGr_ENUM
#define CMICM_REVIDr_ENUM BCM56440_B0_CMICM_REVIDr_ENUM
#define CMIC_BS_CLK_CTRLr_ENUM BCM56440_B0_CMIC_BS_CLK_CTRLr_ENUM
#define CMIC_BS_CONFIGr_ENUM BCM56440_B0_CMIC_BS_CONFIGr_ENUM
#define CMIC_BS_HEARTBEAT_CTRLr_ENUM BCM56440_B0_CMIC_BS_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56440_B0_CMIC_BS_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS_HEARTBEAT_UP_DURATIONr_ENUM BCM56440_B0_CMIC_BS_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS_INITIAL_CRCr_ENUM BCM56440_B0_CMIC_BS_INITIAL_CRCr_ENUM
#define CMIC_BS_INPUT_TIME_0r_ENUM BCM56440_B0_CMIC_BS_INPUT_TIME_0r_ENUM
#define CMIC_BS_INPUT_TIME_1r_ENUM BCM56440_B0_CMIC_BS_INPUT_TIME_1r_ENUM
#define CMIC_BS_INPUT_TIME_2r_ENUM BCM56440_B0_CMIC_BS_INPUT_TIME_2r_ENUM
#define CMIC_BS_OUTPUT_TIME_0r_ENUM BCM56440_B0_CMIC_BS_OUTPUT_TIME_0r_ENUM
#define CMIC_BS_OUTPUT_TIME_1r_ENUM BCM56440_B0_CMIC_BS_OUTPUT_TIME_1r_ENUM
#define CMIC_BS_OUTPUT_TIME_2r_ENUM BCM56440_B0_CMIC_BS_OUTPUT_TIME_2r_ENUM
#define CMIC_BS_REF_CLK_GEN_CTRLr_ENUM BCM56440_B0_CMIC_BS_REF_CLK_GEN_CTRLr_ENUM
#define CMIC_CMC0_CCM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_CCM_DMA_CFGr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_CCM_DMA_STATr_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH0_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH1_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH2_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH3_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_DESC0r_ENUM BCM56440_B0_CMIC_CMC0_DMA_DESC0r_ENUM
#define CMIC_CMC0_DMA_DESC1r_ENUM BCM56440_B0_CMIC_CMC0_DMA_DESC1r_ENUM
#define CMIC_CMC0_DMA_DESC2r_ENUM BCM56440_B0_CMIC_CMC0_DMA_DESC2r_ENUM
#define CMIC_CMC0_DMA_DESC3r_ENUM BCM56440_B0_CMIC_CMC0_DMA_DESC3r_ENUM
#define CMIC_CMC0_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_DMA_STATr_ENUM
#define CMIC_CMC0_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC0_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_RD_DMA_DEBUGr_ENUM BCM56440_B0_CMIC_CMC0_FIFO_RD_DMA_DEBUGr_ENUM
#define CMIC_CMC0_FSCHAN_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC0_FSCHAN_DATA32r_ENUM BCM56440_B0_CMIC_CMC0_FSCHAN_DATA32r_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM BCM56440_B0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM BCM56440_B0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56440_B0_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_OPCODEr_ENUM BCM56440_B0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_STATUSr_ENUM BCM56440_B0_CMIC_CMC0_FSCHAN_STATUSr_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56440_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56440_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56440_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC0_IRQ_STAT0r_ENUM BCM56440_B0_CMIC_CMC0_IRQ_STAT0r_ENUM
#define CMIC_CMC0_IRQ_STAT1r_ENUM BCM56440_B0_CMIC_CMC0_IRQ_STAT1r_ENUM
#define CMIC_CMC0_IRQ_STAT2r_ENUM BCM56440_B0_CMIC_CMC0_IRQ_STAT2r_ENUM
#define CMIC_CMC0_IRQ_STAT3r_ENUM BCM56440_B0_CMIC_CMC0_IRQ_STAT3r_ENUM
#define CMIC_CMC0_IRQ_STAT4r_ENUM BCM56440_B0_CMIC_CMC0_IRQ_STAT4r_ENUM
#define CMIC_CMC0_MIIM_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_MIIM_ADDRESSr_ENUM
#define CMIC_CMC0_MIIM_CTRLr_ENUM BCM56440_B0_CMIC_CMC0_MIIM_CTRLr_ENUM
#define CMIC_CMC0_MIIM_PARAMr_ENUM BCM56440_B0_CMIC_CMC0_MIIM_PARAMr_ENUM
#define CMIC_CMC0_MIIM_READ_DATAr_ENUM BCM56440_B0_CMIC_CMC0_MIIM_READ_DATAr_ENUM
#define CMIC_CMC0_MIIM_STATr_ENUM BCM56440_B0_CMIC_CMC0_MIIM_STATr_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC0_PCIE_MISCELr_ENUM BCM56440_B0_CMIC_CMC0_PCIE_MISCELr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM BCM56440_B0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM BCM56440_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM BCM56440_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56440_B0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC0_SCHAN_CTRLr_ENUM BCM56440_B0_CMIC_CMC0_SCHAN_CTRLr_ENUM
#define CMIC_CMC0_SCHAN_ERRr_ENUM BCM56440_B0_CMIC_CMC0_SCHAN_ERRr_ENUM
#define CMIC_CMC0_SCHAN_MESSAGEr_ENUM BCM56440_B0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC0_SLAM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_SLAM_DMA_CFGr_ENUM
#define CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC0_SLAM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_SLAM_DMA_STATr_ENUM
#define CMIC_CMC0_STAT_DMA_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_ADDRr_ENUM
#define CMIC_CMC0_STAT_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_CFGr_ENUM
#define CMIC_CMC0_STAT_DMA_CURRENTr_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_CURRENTr_ENUM
#define CMIC_CMC0_STAT_DMA_PORTS_0r_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_PORTS_0r_ENUM
#define CMIC_CMC0_STAT_DMA_PORTS_1r_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_PORTS_1r_ENUM
#define CMIC_CMC0_STAT_DMA_PORTS_2r_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_PORTS_2r_ENUM
#define CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_STAT_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_STAT_DMA_STATr_ENUM
#define CMIC_CMC0_SW_INTR_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC0_TABLE_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC0_TABLE_DMA_CFGr_ENUM
#define CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC0_TABLE_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC0_TABLE_DMA_STATr_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC1_CCM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_CCM_DMA_CFGr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_CCM_DMA_STATr_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH0_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH1_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH2_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH3_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_DESC0r_ENUM BCM56440_B0_CMIC_CMC1_DMA_DESC0r_ENUM
#define CMIC_CMC1_DMA_DESC1r_ENUM BCM56440_B0_CMIC_CMC1_DMA_DESC1r_ENUM
#define CMIC_CMC1_DMA_DESC2r_ENUM BCM56440_B0_CMIC_CMC1_DMA_DESC2r_ENUM
#define CMIC_CMC1_DMA_DESC3r_ENUM BCM56440_B0_CMIC_CMC1_DMA_DESC3r_ENUM
#define CMIC_CMC1_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_DMA_STATr_ENUM
#define CMIC_CMC1_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC1_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_RD_DMA_DEBUGr_ENUM BCM56440_B0_CMIC_CMC1_FIFO_RD_DMA_DEBUGr_ENUM
#define CMIC_CMC1_FSCHAN_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC1_FSCHAN_DATA32r_ENUM BCM56440_B0_CMIC_CMC1_FSCHAN_DATA32r_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM BCM56440_B0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM BCM56440_B0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56440_B0_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_OPCODEr_ENUM BCM56440_B0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_STATUSr_ENUM BCM56440_B0_CMIC_CMC1_FSCHAN_STATUSr_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56440_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56440_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56440_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC1_IRQ_STAT0r_ENUM BCM56440_B0_CMIC_CMC1_IRQ_STAT0r_ENUM
#define CMIC_CMC1_IRQ_STAT1r_ENUM BCM56440_B0_CMIC_CMC1_IRQ_STAT1r_ENUM
#define CMIC_CMC1_IRQ_STAT2r_ENUM BCM56440_B0_CMIC_CMC1_IRQ_STAT2r_ENUM
#define CMIC_CMC1_IRQ_STAT3r_ENUM BCM56440_B0_CMIC_CMC1_IRQ_STAT3r_ENUM
#define CMIC_CMC1_IRQ_STAT4r_ENUM BCM56440_B0_CMIC_CMC1_IRQ_STAT4r_ENUM
#define CMIC_CMC1_MIIM_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_MIIM_ADDRESSr_ENUM
#define CMIC_CMC1_MIIM_CTRLr_ENUM BCM56440_B0_CMIC_CMC1_MIIM_CTRLr_ENUM
#define CMIC_CMC1_MIIM_PARAMr_ENUM BCM56440_B0_CMIC_CMC1_MIIM_PARAMr_ENUM
#define CMIC_CMC1_MIIM_READ_DATAr_ENUM BCM56440_B0_CMIC_CMC1_MIIM_READ_DATAr_ENUM
#define CMIC_CMC1_MIIM_STATr_ENUM BCM56440_B0_CMIC_CMC1_MIIM_STATr_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC1_PCIE_MISCELr_ENUM BCM56440_B0_CMIC_CMC1_PCIE_MISCELr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM BCM56440_B0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM BCM56440_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM BCM56440_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56440_B0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC1_SCHAN_CTRLr_ENUM BCM56440_B0_CMIC_CMC1_SCHAN_CTRLr_ENUM
#define CMIC_CMC1_SCHAN_ERRr_ENUM BCM56440_B0_CMIC_CMC1_SCHAN_ERRr_ENUM
#define CMIC_CMC1_SCHAN_MESSAGEr_ENUM BCM56440_B0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC1_SLAM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_SLAM_DMA_CFGr_ENUM
#define CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC1_SLAM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_SLAM_DMA_STATr_ENUM
#define CMIC_CMC1_STAT_DMA_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_ADDRr_ENUM
#define CMIC_CMC1_STAT_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_CFGr_ENUM
#define CMIC_CMC1_STAT_DMA_CURRENTr_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_CURRENTr_ENUM
#define CMIC_CMC1_STAT_DMA_PORTS_0r_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_PORTS_0r_ENUM
#define CMIC_CMC1_STAT_DMA_PORTS_1r_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_PORTS_1r_ENUM
#define CMIC_CMC1_STAT_DMA_PORTS_2r_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_PORTS_2r_ENUM
#define CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_STAT_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_STAT_DMA_STATr_ENUM
#define CMIC_CMC1_SW_INTR_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC1_TABLE_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC1_TABLE_DMA_CFGr_ENUM
#define CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC1_TABLE_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC1_TABLE_DMA_STATr_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC2_CCM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_CCM_DMA_CFGr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_CCM_DMA_STATr_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH0_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH1_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH2_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH3_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_DESC0r_ENUM BCM56440_B0_CMIC_CMC2_DMA_DESC0r_ENUM
#define CMIC_CMC2_DMA_DESC1r_ENUM BCM56440_B0_CMIC_CMC2_DMA_DESC1r_ENUM
#define CMIC_CMC2_DMA_DESC2r_ENUM BCM56440_B0_CMIC_CMC2_DMA_DESC2r_ENUM
#define CMIC_CMC2_DMA_DESC3r_ENUM BCM56440_B0_CMIC_CMC2_DMA_DESC3r_ENUM
#define CMIC_CMC2_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_DMA_STATr_ENUM
#define CMIC_CMC2_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC2_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_RD_DMA_DEBUGr_ENUM BCM56440_B0_CMIC_CMC2_FIFO_RD_DMA_DEBUGr_ENUM
#define CMIC_CMC2_FSCHAN_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC2_FSCHAN_DATA32r_ENUM BCM56440_B0_CMIC_CMC2_FSCHAN_DATA32r_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM BCM56440_B0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM BCM56440_B0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56440_B0_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_OPCODEr_ENUM BCM56440_B0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_STATUSr_ENUM BCM56440_B0_CMIC_CMC2_FSCHAN_STATUSr_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56440_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56440_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56440_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC2_IRQ_STAT0r_ENUM BCM56440_B0_CMIC_CMC2_IRQ_STAT0r_ENUM
#define CMIC_CMC2_IRQ_STAT1r_ENUM BCM56440_B0_CMIC_CMC2_IRQ_STAT1r_ENUM
#define CMIC_CMC2_IRQ_STAT2r_ENUM BCM56440_B0_CMIC_CMC2_IRQ_STAT2r_ENUM
#define CMIC_CMC2_IRQ_STAT3r_ENUM BCM56440_B0_CMIC_CMC2_IRQ_STAT3r_ENUM
#define CMIC_CMC2_IRQ_STAT4r_ENUM BCM56440_B0_CMIC_CMC2_IRQ_STAT4r_ENUM
#define CMIC_CMC2_MIIM_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_MIIM_ADDRESSr_ENUM
#define CMIC_CMC2_MIIM_CTRLr_ENUM BCM56440_B0_CMIC_CMC2_MIIM_CTRLr_ENUM
#define CMIC_CMC2_MIIM_PARAMr_ENUM BCM56440_B0_CMIC_CMC2_MIIM_PARAMr_ENUM
#define CMIC_CMC2_MIIM_READ_DATAr_ENUM BCM56440_B0_CMIC_CMC2_MIIM_READ_DATAr_ENUM
#define CMIC_CMC2_MIIM_STATr_ENUM BCM56440_B0_CMIC_CMC2_MIIM_STATr_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC2_PCIE_MISCELr_ENUM BCM56440_B0_CMIC_CMC2_PCIE_MISCELr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM BCM56440_B0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM BCM56440_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM BCM56440_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56440_B0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC2_SCHAN_CTRLr_ENUM BCM56440_B0_CMIC_CMC2_SCHAN_CTRLr_ENUM
#define CMIC_CMC2_SCHAN_ERRr_ENUM BCM56440_B0_CMIC_CMC2_SCHAN_ERRr_ENUM
#define CMIC_CMC2_SCHAN_MESSAGEr_ENUM BCM56440_B0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC2_SLAM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_SLAM_DMA_CFGr_ENUM
#define CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC2_SLAM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_SLAM_DMA_STATr_ENUM
#define CMIC_CMC2_STAT_DMA_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_ADDRr_ENUM
#define CMIC_CMC2_STAT_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_CFGr_ENUM
#define CMIC_CMC2_STAT_DMA_CURRENTr_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_CURRENTr_ENUM
#define CMIC_CMC2_STAT_DMA_PORTS_0r_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_PORTS_0r_ENUM
#define CMIC_CMC2_STAT_DMA_PORTS_1r_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_PORTS_1r_ENUM
#define CMIC_CMC2_STAT_DMA_PORTS_2r_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_PORTS_2r_ENUM
#define CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_STAT_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_STAT_DMA_STATr_ENUM
#define CMIC_CMC2_SW_INTR_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC2_TABLE_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC2_TABLE_DMA_CFGr_ENUM
#define CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC2_TABLE_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC2_TABLE_DMA_STATr_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC_CCM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC_CCM_DMA_CFGr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56440_B0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56440_B0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC_CCM_DMA_STATr_ENUM
#define CMIC_CMC_COS_CTRL_RX_0r_ENUM BCM56440_B0_CMIC_CMC_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC_COS_CTRL_RX_1r_ENUM BCM56440_B0_CMIC_CMC_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC_DMA_CTRLr_ENUM BCM56440_B0_CMIC_CMC_DMA_CTRLr_ENUM
#define CMIC_CMC_DMA_CURR_DESCr_ENUM BCM56440_B0_CMIC_CMC_DMA_CURR_DESCr_ENUM
#define CMIC_CMC_DMA_DESCr_ENUM BCM56440_B0_CMIC_CMC_DMA_DESCr_ENUM
#define CMIC_CMC_DMA_INTR_COALr_ENUM BCM56440_B0_CMIC_CMC_DMA_INTR_COALr_ENUM
#define CMIC_CMC_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC_DMA_STATr_ENUM
#define CMIC_CMC_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_DEBUGr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_DEBUGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_READ_PTRr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_READ_PTRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM BCM56440_B0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FSCHAN_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC_FSCHAN_DATA32r_ENUM BCM56440_B0_CMIC_CMC_FSCHAN_DATA32r_ENUM
#define CMIC_CMC_FSCHAN_DATA64_HIr_ENUM BCM56440_B0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC_FSCHAN_DATA64_LOr_ENUM BCM56440_B0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56440_B0_CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_OPCODEr_ENUM BCM56440_B0_CMIC_CMC_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_STATUSr_ENUM BCM56440_B0_CMIC_CMC_FSCHAN_STATUSr_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56440_B0_CMIC_CMC_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56440_B0_CMIC_CMC_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56440_B0_CMIC_CMC_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC_IRQ_STAT0r_ENUM BCM56440_B0_CMIC_CMC_IRQ_STAT0r_ENUM
#define CMIC_CMC_IRQ_STAT1r_ENUM BCM56440_B0_CMIC_CMC_IRQ_STAT1r_ENUM
#define CMIC_CMC_IRQ_STAT2r_ENUM BCM56440_B0_CMIC_CMC_IRQ_STAT2r_ENUM
#define CMIC_CMC_IRQ_STAT3r_ENUM BCM56440_B0_CMIC_CMC_IRQ_STAT3r_ENUM
#define CMIC_CMC_IRQ_STAT4r_ENUM BCM56440_B0_CMIC_CMC_IRQ_STAT4r_ENUM
#define CMIC_CMC_MIIM_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC_MIIM_ADDRESSr_ENUM
#define CMIC_CMC_MIIM_CTRLr_ENUM BCM56440_B0_CMIC_CMC_MIIM_CTRLr_ENUM
#define CMIC_CMC_MIIM_PARAMr_ENUM BCM56440_B0_CMIC_CMC_MIIM_PARAMr_ENUM
#define CMIC_CMC_MIIM_READ_DATAr_ENUM BCM56440_B0_CMIC_CMC_MIIM_READ_DATAr_ENUM
#define CMIC_CMC_MIIM_STATr_ENUM BCM56440_B0_CMIC_CMC_MIIM_STATr_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC_PCIE_MISCELr_ENUM BCM56440_B0_CMIC_CMC_PCIE_MISCELr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_RXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_TXPKTr_ENUM BCM56440_B0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM BCM56440_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM BCM56440_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC_RCPU_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56440_B0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC_SCHAN_CTRLr_ENUM BCM56440_B0_CMIC_CMC_SCHAN_CTRLr_ENUM
#define CMIC_CMC_SCHAN_ERRr_ENUM BCM56440_B0_CMIC_CMC_SCHAN_ERRr_ENUM
#define CMIC_CMC_SCHAN_MESSAGEr_ENUM BCM56440_B0_CMIC_CMC_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC_SLAM_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC_SLAM_DMA_CFGr_ENUM
#define CMIC_CMC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC_SLAM_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC_SLAM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_SLAM_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC_SLAM_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC_SLAM_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC_SLAM_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC_SLAM_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC_SLAM_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC_SLAM_DMA_STATr_ENUM
#define CMIC_CMC_STAT_DMA_ADDRr_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_ADDRr_ENUM
#define CMIC_CMC_STAT_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_CFGr_ENUM
#define CMIC_CMC_STAT_DMA_CURRENTr_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_CURRENTr_ENUM
#define CMIC_CMC_STAT_DMA_PORTS_0r_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_PORTS_0r_ENUM
#define CMIC_CMC_STAT_DMA_PORTS_1r_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_PORTS_1r_ENUM
#define CMIC_CMC_STAT_DMA_PORTS_2r_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_PORTS_2r_ENUM
#define CMIC_CMC_STAT_DMA_SBUS_START_ADDRESSr_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_STAT_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC_STAT_DMA_STATr_ENUM
#define CMIC_CMC_SW_INTR_CONFIGr_ENUM BCM56440_B0_CMIC_CMC_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC_TABLE_DMA_CFGr_ENUM BCM56440_B0_CMIC_CMC_TABLE_DMA_CFGr_ENUM
#define CMIC_CMC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM BCM56440_B0_CMIC_CMC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr_ENUM
#define CMIC_CMC_TABLE_DMA_ENTRY_COUNTr_ENUM BCM56440_B0_CMIC_CMC_TABLE_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_TABLE_DMA_PCIMEM_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC_TABLE_DMA_PCIMEM_START_ADDRr_ENUM
#define CMIC_CMC_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM BCM56440_B0_CMIC_CMC_TABLE_DMA_SBUS_CMD_CONFIGr_ENUM
#define CMIC_CMC_TABLE_DMA_SBUS_START_ADDRr_ENUM BCM56440_B0_CMIC_CMC_TABLE_DMA_SBUS_START_ADDRr_ENUM
#define CMIC_CMC_TABLE_DMA_STATr_ENUM BCM56440_B0_CMIC_CMC_TABLE_DMA_STATr_ENUM
#define CMIC_CMC_UC0_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM
#define CMIC_COMMON_BSPI_BIGENDIANr_ENUM BCM56440_B0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM
#define CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM BCM56440_B0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_MIIM_ADDRESSr_ENUM BCM56440_B0_CMIC_COMMON_MIIM_ADDRESSr_ENUM
#define CMIC_COMMON_MIIM_CTRLr_ENUM BCM56440_B0_CMIC_COMMON_MIIM_CTRLr_ENUM
#define CMIC_COMMON_MIIM_PARAMr_ENUM BCM56440_B0_CMIC_COMMON_MIIM_PARAMr_ENUM
#define CMIC_COMMON_MIIM_READ_DATAr_ENUM BCM56440_B0_CMIC_COMMON_MIIM_READ_DATAr_ENUM
#define CMIC_COMMON_MIIM_STATr_ENUM BCM56440_B0_CMIC_COMMON_MIIM_STATr_ENUM
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM BCM56440_B0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM BCM56440_B0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56440_B0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_COMMON_SCHAN_CTRLr_ENUM BCM56440_B0_CMIC_COMMON_SCHAN_CTRLr_ENUM
#define CMIC_COMMON_SCHAN_ERRr_ENUM BCM56440_B0_CMIC_COMMON_SCHAN_ERRr_ENUM
#define CMIC_COMMON_SCHAN_MESSAGEr_ENUM BCM56440_B0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM
#define CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM BCM56440_B0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_STRAP_STATUS_0r_ENUM BCM56440_B0_CMIC_COMMON_STRAP_STATUS_0r_ENUM
#define CMIC_COMMON_STRAP_STATUS_1r_ENUM BCM56440_B0_CMIC_COMMON_STRAP_STATUS_1r_ENUM
#define CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM BCM56440_B0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM BCM56440_B0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM
#define CMIC_CPS_RESETr_ENUM BCM56440_B0_CMIC_CPS_RESETr_ENUM
#define CMIC_DEV_REV_IDr_ENUM BCM56440_B0_CMIC_DEV_REV_IDr_ENUM
#define CMIC_DMA_IC_AR_ARB_MI0r_ENUM BCM56440_B0_CMIC_DMA_IC_AR_ARB_MI0r_ENUM
#define CMIC_DMA_IC_AR_ARB_MI1r_ENUM BCM56440_B0_CMIC_DMA_IC_AR_ARB_MI1r_ENUM
#define CMIC_DMA_IC_AW_ARB_MI0r_ENUM BCM56440_B0_CMIC_DMA_IC_AW_ARB_MI0r_ENUM
#define CMIC_DMA_IC_AW_ARB_MI1r_ENUM BCM56440_B0_CMIC_DMA_IC_AW_ARB_MI1r_ENUM
#define CMIC_DMA_IC_CFG_REG_0r_ENUM BCM56440_B0_CMIC_DMA_IC_CFG_REG_0r_ENUM
#define CMIC_DMA_IC_CFG_REG_1r_ENUM BCM56440_B0_CMIC_DMA_IC_CFG_REG_1r_ENUM
#define CMIC_DMA_IC_CFG_REG_2r_ENUM BCM56440_B0_CMIC_DMA_IC_CFG_REG_2r_ENUM
#define CMIC_DMA_IC_ID_REG_0r_ENUM BCM56440_B0_CMIC_DMA_IC_ID_REG_0r_ENUM
#define CMIC_DMA_IC_ID_REG_1r_ENUM BCM56440_B0_CMIC_DMA_IC_ID_REG_1r_ENUM
#define CMIC_DMA_IC_ID_REG_2r_ENUM BCM56440_B0_CMIC_DMA_IC_ID_REG_2r_ENUM
#define CMIC_DMA_IC_ID_REG_3r_ENUM BCM56440_B0_CMIC_DMA_IC_ID_REG_3r_ENUM
#define CMIC_DMA_IC_PER_REG_0r_ENUM BCM56440_B0_CMIC_DMA_IC_PER_REG_0r_ENUM
#define CMIC_DMA_IC_PER_REG_1r_ENUM BCM56440_B0_CMIC_DMA_IC_PER_REG_1r_ENUM
#define CMIC_DMA_IC_PER_REG_2r_ENUM BCM56440_B0_CMIC_DMA_IC_PER_REG_2r_ENUM
#define CMIC_DMA_IC_PER_REG_3r_ENUM BCM56440_B0_CMIC_DMA_IC_PER_REG_3r_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM BCM56440_B0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM BCM56440_B0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM BCM56440_B0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM
#define CMIC_FSCHAN_ADDRESSr_ENUM BCM56440_B0_CMIC_FSCHAN_ADDRESSr_ENUM
#define CMIC_FSCHAN_DATA32r_ENUM BCM56440_B0_CMIC_FSCHAN_DATA32r_ENUM
#define CMIC_FSCHAN_DATA64_HIr_ENUM BCM56440_B0_CMIC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_FSCHAN_DATA64_LOr_ENUM BCM56440_B0_CMIC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56440_B0_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_FSCHAN_OPCODEr_ENUM BCM56440_B0_CMIC_FSCHAN_OPCODEr_ENUM
#define CMIC_FSCHAN_STATUSr_ENUM BCM56440_B0_CMIC_FSCHAN_STATUSr_ENUM
#define CMIC_FSRF_STBY_CONTROLr_ENUM BCM56440_B0_CMIC_FSRF_STBY_CONTROLr_ENUM
#define CMIC_GP_AUX_SELr_ENUM BCM56440_B0_CMIC_GP_AUX_SELr_ENUM
#define CMIC_GP_DATA_INr_ENUM BCM56440_B0_CMIC_GP_DATA_INr_ENUM
#define CMIC_GP_DATA_OUTr_ENUM BCM56440_B0_CMIC_GP_DATA_OUTr_ENUM
#define CMIC_GP_INIT_VALr_ENUM BCM56440_B0_CMIC_GP_INIT_VALr_ENUM
#define CMIC_GP_INT_CLRr_ENUM BCM56440_B0_CMIC_GP_INT_CLRr_ENUM
#define CMIC_GP_INT_DEr_ENUM BCM56440_B0_CMIC_GP_INT_DEr_ENUM
#define CMIC_GP_INT_EDGEr_ENUM BCM56440_B0_CMIC_GP_INT_EDGEr_ENUM
#define CMIC_GP_INT_MSKr_ENUM BCM56440_B0_CMIC_GP_INT_MSKr_ENUM
#define CMIC_GP_INT_MSTATr_ENUM BCM56440_B0_CMIC_GP_INT_MSTATr_ENUM
#define CMIC_GP_INT_STATr_ENUM BCM56440_B0_CMIC_GP_INT_STATr_ENUM
#define CMIC_GP_INT_TYPEr_ENUM BCM56440_B0_CMIC_GP_INT_TYPEr_ENUM
#define CMIC_GP_OUT_ENr_ENUM BCM56440_B0_CMIC_GP_OUT_ENr_ENUM
#define CMIC_GP_PAD_RESr_ENUM BCM56440_B0_CMIC_GP_PAD_RESr_ENUM
#define CMIC_GP_PRB_ENABLEr_ENUM BCM56440_B0_CMIC_GP_PRB_ENABLEr_ENUM
#define CMIC_GP_PRB_OEr_ENUM BCM56440_B0_CMIC_GP_PRB_OEr_ENUM
#define CMIC_GP_RES_ENr_ENUM BCM56440_B0_CMIC_GP_RES_ENr_ENUM
#define CMIC_GP_TEST_ENABLEr_ENUM BCM56440_B0_CMIC_GP_TEST_ENABLEr_ENUM
#define CMIC_GP_TEST_INPUTr_ENUM BCM56440_B0_CMIC_GP_TEST_INPUTr_ENUM
#define CMIC_GP_TEST_OUTPUTr_ENUM BCM56440_B0_CMIC_GP_TEST_OUTPUTr_ENUM
#define CMIC_I2CM_SMBUS_ADDRESSr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_CONFIGr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_CONFIGr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM BCM56440_B0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM
#define CMIC_INTR_PKT_PACING_DELAYr_ENUM BCM56440_B0_CMIC_INTR_PKT_PACING_DELAYr_ENUM
#define CMIC_LEDUP0_CLK_PARAMSr_ENUM BCM56440_B0_CMIC_LEDUP0_CLK_PARAMSr_ENUM
#define CMIC_LEDUP0_CTRLr_ENUM BCM56440_B0_CMIC_LEDUP0_CTRLr_ENUM
#define CMIC_LEDUP0_DATA_RAMr_ENUM BCM56440_B0_CMIC_LEDUP0_DATA_RAMr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM BCM56440_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP0_PROGRAM_RAMr_ENUM BCM56440_B0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56440_B0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP0_STATUSr_ENUM BCM56440_B0_CMIC_LEDUP0_STATUSr_ENUM
#define CMIC_LEDUP1_CLK_PARAMSr_ENUM BCM56440_B0_CMIC_LEDUP1_CLK_PARAMSr_ENUM
#define CMIC_LEDUP1_CTRLr_ENUM BCM56440_B0_CMIC_LEDUP1_CTRLr_ENUM
#define CMIC_LEDUP1_DATA_RAMr_ENUM BCM56440_B0_CMIC_LEDUP1_DATA_RAMr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM BCM56440_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP1_PROGRAM_RAMr_ENUM BCM56440_B0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56440_B0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP1_STATUSr_ENUM BCM56440_B0_CMIC_LEDUP1_STATUSr_ENUM
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM BCM56440_B0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_95_90r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_95_90r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM BCM56440_B0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM
#define CMIC_MIIM_CLR_SCAN_STATUSr_ENUM BCM56440_B0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM BCM56440_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_0r_ENUM BCM56440_B0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_1r_ENUM BCM56440_B0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_2r_ENUM BCM56440_B0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM
#define CMIC_MIIM_LINK_STATUS_0r_ENUM BCM56440_B0_CMIC_MIIM_LINK_STATUS_0r_ENUM
#define CMIC_MIIM_LINK_STATUS_1r_ENUM BCM56440_B0_CMIC_MIIM_LINK_STATUS_1r_ENUM
#define CMIC_MIIM_LINK_STATUS_2r_ENUM BCM56440_B0_CMIC_MIIM_LINK_STATUS_2r_ENUM
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM BCM56440_B0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM BCM56440_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM BCM56440_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM BCM56440_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_0r_ENUM BCM56440_B0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_1r_ENUM BCM56440_B0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_2r_ENUM BCM56440_B0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM BCM56440_B0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_SCAN_CTRLr_ENUM BCM56440_B0_CMIC_MIIM_SCAN_CTRLr_ENUM
#define CMIC_MIIM_SCAN_PORTS_0r_ENUM BCM56440_B0_CMIC_MIIM_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_SCAN_PORTS_1r_ENUM BCM56440_B0_CMIC_MIIM_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_SCAN_PORTS_2r_ENUM BCM56440_B0_CMIC_MIIM_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_SCAN_STATUSr_ENUM BCM56440_B0_CMIC_MIIM_SCAN_STATUSr_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM BCM56440_B0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM
#define CMIC_MISC_CONTROLr_ENUM BCM56440_B0_CMIC_MISC_CONTROLr_ENUM
#define CMIC_MISC_STATUSr_ENUM BCM56440_B0_CMIC_MISC_STATUSr_ENUM
#define CMIC_MMU_COSLC_COUNT_ADDRr_ENUM BCM56440_B0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM
#define CMIC_MMU_COSLC_COUNT_DATAr_ENUM BCM56440_B0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM
#define CMIC_OVERRIDE_STRAPr_ENUM BCM56440_B0_CMIC_OVERRIDE_STRAPr_ENUM
#define CMIC_PCIE_CFG_ADDRESSr_ENUM BCM56440_B0_CMIC_PCIE_CFG_ADDRESSr_ENUM
#define CMIC_PCIE_CFG_READ_DATAr_ENUM BCM56440_B0_CMIC_PCIE_CFG_READ_DATAr_ENUM
#define CMIC_PCIE_CFG_WRITE_DATAr_ENUM BCM56440_B0_CMIC_PCIE_CFG_WRITE_DATAr_ENUM
#define CMIC_PCIE_CONFIGr_ENUM BCM56440_B0_CMIC_PCIE_CONFIGr_ENUM
#define CMIC_PCIE_ERROR_STATUSr_ENUM BCM56440_B0_CMIC_PCIE_ERROR_STATUSr_ENUM
#define CMIC_PCIE_ERROR_STATUS_CLRr_ENUM BCM56440_B0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM BCM56440_B0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM
#define CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM BCM56440_B0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUSr_ENUM BCM56440_B0_CMIC_PCIE_USERIF_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUS_CLRr_ENUM BCM56440_B0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_STATUS_MASKr_ENUM BCM56440_B0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM
#define CMIC_PCIE_USERIF_TIMEOUTr_ENUM BCM56440_B0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM
#define CMIC_PIO_IC_AR_ARB_MI0r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI1r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI2r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI3r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI4r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI5r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI6r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI7r_ENUM BCM56440_B0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI0r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI1r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI2r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI3r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI4r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI5r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI6r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI7r_ENUM BCM56440_B0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM
#define CMIC_PIO_IC_CFG_REG_0r_ENUM BCM56440_B0_CMIC_PIO_IC_CFG_REG_0r_ENUM
#define CMIC_PIO_IC_CFG_REG_1r_ENUM BCM56440_B0_CMIC_PIO_IC_CFG_REG_1r_ENUM
#define CMIC_PIO_IC_CFG_REG_2r_ENUM BCM56440_B0_CMIC_PIO_IC_CFG_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REG_0r_ENUM BCM56440_B0_CMIC_PIO_IC_ID_REG_0r_ENUM
#define CMIC_PIO_IC_ID_REG_1r_ENUM BCM56440_B0_CMIC_PIO_IC_ID_REG_1r_ENUM
#define CMIC_PIO_IC_ID_REG_2r_ENUM BCM56440_B0_CMIC_PIO_IC_ID_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REG_3r_ENUM BCM56440_B0_CMIC_PIO_IC_ID_REG_3r_ENUM
#define CMIC_PIO_IC_PER_REG_0r_ENUM BCM56440_B0_CMIC_PIO_IC_PER_REG_0r_ENUM
#define CMIC_PIO_IC_PER_REG_1r_ENUM BCM56440_B0_CMIC_PIO_IC_PER_REG_1r_ENUM
#define CMIC_PIO_IC_PER_REG_2r_ENUM BCM56440_B0_CMIC_PIO_IC_PER_REG_2r_ENUM
#define CMIC_PIO_IC_PER_REG_3r_ENUM BCM56440_B0_CMIC_PIO_IC_PER_REG_3r_ENUM
#define CMIC_PIO_MCS_ACCESS_PAGEr_ENUM BCM56440_B0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM
#define CMIC_PKT_COS_0r_ENUM BCM56440_B0_CMIC_PKT_COS_0r_ENUM
#define CMIC_PKT_COS_1r_ENUM BCM56440_B0_CMIC_PKT_COS_1r_ENUM
#define CMIC_PKT_COS_QUEUES_HIr_ENUM BCM56440_B0_CMIC_PKT_COS_QUEUES_HIr_ENUM
#define CMIC_PKT_COS_QUEUES_LOr_ENUM BCM56440_B0_CMIC_PKT_COS_QUEUES_LOr_ENUM
#define CMIC_PKT_COUNT_FROMCPUr_ENUM BCM56440_B0_CMIC_PKT_COUNT_FROMCPUr_ENUM
#define CMIC_PKT_COUNT_FROMCPU_MHr_ENUM BCM56440_B0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM
#define CMIC_PKT_COUNT_INTRr_ENUM BCM56440_B0_CMIC_PKT_COUNT_INTRr_ENUM
#define CMIC_PKT_COUNT_PIOr_ENUM BCM56440_B0_CMIC_PKT_COUNT_PIOr_ENUM
#define CMIC_PKT_COUNT_PIO_REPLYr_ENUM BCM56440_B0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM
#define CMIC_PKT_COUNT_SCHANr_ENUM BCM56440_B0_CMIC_PKT_COUNT_SCHANr_ENUM
#define CMIC_PKT_COUNT_SCHAN_REPr_ENUM BCM56440_B0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM
#define CMIC_PKT_COUNT_TOCPUDr_ENUM BCM56440_B0_CMIC_PKT_COUNT_TOCPUDr_ENUM
#define CMIC_PKT_COUNT_TOCPUDMr_ENUM BCM56440_B0_CMIC_PKT_COUNT_TOCPUDMr_ENUM
#define CMIC_PKT_COUNT_TOCPUEr_ENUM BCM56440_B0_CMIC_PKT_COUNT_TOCPUEr_ENUM
#define CMIC_PKT_COUNT_TOCPUEMr_ENUM BCM56440_B0_CMIC_PKT_COUNT_TOCPUEMr_ENUM
#define CMIC_PKT_CTRLr_ENUM BCM56440_B0_CMIC_PKT_CTRLr_ENUM
#define CMIC_PKT_ETHER_SIGr_ENUM BCM56440_B0_CMIC_PKT_ETHER_SIGr_ENUM
#define CMIC_PKT_LMAC0_HIr_ENUM BCM56440_B0_CMIC_PKT_LMAC0_HIr_ENUM
#define CMIC_PKT_LMAC0_LOr_ENUM BCM56440_B0_CMIC_PKT_LMAC0_LOr_ENUM
#define CMIC_PKT_LMAC1_HIr_ENUM BCM56440_B0_CMIC_PKT_LMAC1_HIr_ENUM
#define CMIC_PKT_LMAC1_LOr_ENUM BCM56440_B0_CMIC_PKT_LMAC1_LOr_ENUM
#define CMIC_PKT_PORTS_0r_ENUM BCM56440_B0_CMIC_PKT_PORTS_0r_ENUM
#define CMIC_PKT_PORTS_1r_ENUM BCM56440_B0_CMIC_PKT_PORTS_1r_ENUM
#define CMIC_PKT_PORTS_2r_ENUM BCM56440_B0_CMIC_PKT_PORTS_2r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM BCM56440_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM
#define CMIC_PKT_REASON_0_TYPEr_ENUM BCM56440_B0_CMIC_PKT_REASON_0_TYPEr_ENUM
#define CMIC_PKT_REASON_1_TYPEr_ENUM BCM56440_B0_CMIC_PKT_REASON_1_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM BCM56440_B0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM BCM56440_B0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_0_TYPEr_ENUM BCM56440_B0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_1_TYPEr_ENUM BCM56440_B0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM
#define CMIC_PKT_RMACr_ENUM BCM56440_B0_CMIC_PKT_RMACr_ENUM
#define CMIC_PKT_RMAC_HIr_ENUM BCM56440_B0_CMIC_PKT_RMAC_HIr_ENUM
#define CMIC_PKT_RMH0r_ENUM BCM56440_B0_CMIC_PKT_RMH0r_ENUM
#define CMIC_PKT_RMH1r_ENUM BCM56440_B0_CMIC_PKT_RMH1r_ENUM
#define CMIC_PKT_RMH2r_ENUM BCM56440_B0_CMIC_PKT_RMH2r_ENUM
#define CMIC_PKT_RMH3r_ENUM BCM56440_B0_CMIC_PKT_RMH3r_ENUM
#define CMIC_PKT_VLANr_ENUM BCM56440_B0_CMIC_PKT_VLANr_ENUM
#define CMIC_RATE_ADJUSTr_ENUM BCM56440_B0_CMIC_RATE_ADJUSTr_ENUM
#define CMIC_RATE_ADJUST_INT_MDIOr_ENUM BCM56440_B0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM
#define CMIC_RPE_IRQ_STAT0r_ENUM BCM56440_B0_CMIC_RPE_IRQ_STAT0r_ENUM
#define CMIC_RPE_IRQ_STAT1r_ENUM BCM56440_B0_CMIC_RPE_IRQ_STAT1r_ENUM
#define CMIC_RPE_IRQ_STAT2r_ENUM BCM56440_B0_CMIC_RPE_IRQ_STAT2r_ENUM
#define CMIC_RPE_IRQ_STAT3r_ENUM BCM56440_B0_CMIC_RPE_IRQ_STAT3r_ENUM
#define CMIC_RPE_IRQ_STAT4r_ENUM BCM56440_B0_CMIC_RPE_IRQ_STAT4r_ENUM
#define CMIC_RPE_MAX_CELL_LIMITr_ENUM BCM56440_B0_CMIC_RPE_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_MIIM_ADDRESSr_ENUM BCM56440_B0_CMIC_RPE_MIIM_ADDRESSr_ENUM
#define CMIC_RPE_MIIM_CTRLr_ENUM BCM56440_B0_CMIC_RPE_MIIM_CTRLr_ENUM
#define CMIC_RPE_MIIM_PARAMr_ENUM BCM56440_B0_CMIC_RPE_MIIM_PARAMr_ENUM
#define CMIC_RPE_MIIM_READ_DATAr_ENUM BCM56440_B0_CMIC_RPE_MIIM_READ_DATAr_ENUM
#define CMIC_RPE_MIIM_STATr_ENUM BCM56440_B0_CMIC_RPE_MIIM_STATr_ENUM
#define CMIC_RPE_PCIE_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK1r_ENUM BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK2r_ENUM BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK3r_ENUM BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK4r_ENUM BCM56440_B0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM
#define CMIC_RPE_STATr_ENUM BCM56440_B0_CMIC_RPE_STATr_ENUM
#define CMIC_RPE_STAT_CLRr_ENUM BCM56440_B0_CMIC_RPE_STAT_CLRr_ENUM
#define CMIC_RPE_SW_INTR_CONFIGr_ENUM BCM56440_B0_CMIC_RPE_SW_INTR_CONFIGr_ENUM
#define CMIC_RPE_UC0_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM
#define CMIC_RPE_UC1_IRQ_MASK0r_ENUM BCM56440_B0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM BCM56440_B0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM BCM56440_B0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM
#define CMIC_RXBUF_CONFIGr_ENUM BCM56440_B0_CMIC_RXBUF_CONFIGr_ENUM
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56440_B0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56440_B0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_RXBUF_EPINTF_BUF_DEPTHr_ENUM BCM56440_B0_CMIC_RXBUF_EPINTF_BUF_DEPTHr_ENUM
#define CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_ENUM BCM56440_B0_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_ENUM
#define CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_ENUM BCM56440_B0_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_ENUM
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM BCM56440_B0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM BCM56440_B0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_SBUS_RING_MAP_0_7r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_0_7r_ENUM
#define CMIC_SBUS_RING_MAP_16_23r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_16_23r_ENUM
#define CMIC_SBUS_RING_MAP_24_31r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_24_31r_ENUM
#define CMIC_SBUS_RING_MAP_32_39r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_32_39r_ENUM
#define CMIC_SBUS_RING_MAP_40_47r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_40_47r_ENUM
#define CMIC_SBUS_RING_MAP_48_55r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_48_55r_ENUM
#define CMIC_SBUS_RING_MAP_56_63r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_56_63r_ENUM
#define CMIC_SBUS_RING_MAP_8_15r_ENUM BCM56440_B0_CMIC_SBUS_RING_MAP_8_15r_ENUM
#define CMIC_SBUS_TIMEOUTr_ENUM BCM56440_B0_CMIC_SBUS_TIMEOUTr_ENUM
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM BCM56440_B0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM
#define CMIC_SEMAPHORE_1r_ENUM BCM56440_B0_CMIC_SEMAPHORE_1r_ENUM
#define CMIC_SEMAPHORE_10r_ENUM BCM56440_B0_CMIC_SEMAPHORE_10r_ENUM
#define CMIC_SEMAPHORE_10_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_10_SHADOWr_ENUM
#define CMIC_SEMAPHORE_11r_ENUM BCM56440_B0_CMIC_SEMAPHORE_11r_ENUM
#define CMIC_SEMAPHORE_11_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_11_SHADOWr_ENUM
#define CMIC_SEMAPHORE_12r_ENUM BCM56440_B0_CMIC_SEMAPHORE_12r_ENUM
#define CMIC_SEMAPHORE_12_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_12_SHADOWr_ENUM
#define CMIC_SEMAPHORE_13r_ENUM BCM56440_B0_CMIC_SEMAPHORE_13r_ENUM
#define CMIC_SEMAPHORE_13_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_13_SHADOWr_ENUM
#define CMIC_SEMAPHORE_14r_ENUM BCM56440_B0_CMIC_SEMAPHORE_14r_ENUM
#define CMIC_SEMAPHORE_14_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_14_SHADOWr_ENUM
#define CMIC_SEMAPHORE_15r_ENUM BCM56440_B0_CMIC_SEMAPHORE_15r_ENUM
#define CMIC_SEMAPHORE_15_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_15_SHADOWr_ENUM
#define CMIC_SEMAPHORE_16r_ENUM BCM56440_B0_CMIC_SEMAPHORE_16r_ENUM
#define CMIC_SEMAPHORE_16_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_16_SHADOWr_ENUM
#define CMIC_SEMAPHORE_17r_ENUM BCM56440_B0_CMIC_SEMAPHORE_17r_ENUM
#define CMIC_SEMAPHORE_17_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_17_SHADOWr_ENUM
#define CMIC_SEMAPHORE_18r_ENUM BCM56440_B0_CMIC_SEMAPHORE_18r_ENUM
#define CMIC_SEMAPHORE_18_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_18_SHADOWr_ENUM
#define CMIC_SEMAPHORE_19r_ENUM BCM56440_B0_CMIC_SEMAPHORE_19r_ENUM
#define CMIC_SEMAPHORE_19_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_19_SHADOWr_ENUM
#define CMIC_SEMAPHORE_1_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_1_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2r_ENUM BCM56440_B0_CMIC_SEMAPHORE_2r_ENUM
#define CMIC_SEMAPHORE_20r_ENUM BCM56440_B0_CMIC_SEMAPHORE_20r_ENUM
#define CMIC_SEMAPHORE_20_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_20_SHADOWr_ENUM
#define CMIC_SEMAPHORE_21r_ENUM BCM56440_B0_CMIC_SEMAPHORE_21r_ENUM
#define CMIC_SEMAPHORE_21_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_21_SHADOWr_ENUM
#define CMIC_SEMAPHORE_22r_ENUM BCM56440_B0_CMIC_SEMAPHORE_22r_ENUM
#define CMIC_SEMAPHORE_22_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_22_SHADOWr_ENUM
#define CMIC_SEMAPHORE_23r_ENUM BCM56440_B0_CMIC_SEMAPHORE_23r_ENUM
#define CMIC_SEMAPHORE_23_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_23_SHADOWr_ENUM
#define CMIC_SEMAPHORE_24r_ENUM BCM56440_B0_CMIC_SEMAPHORE_24r_ENUM
#define CMIC_SEMAPHORE_24_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_24_SHADOWr_ENUM
#define CMIC_SEMAPHORE_25r_ENUM BCM56440_B0_CMIC_SEMAPHORE_25r_ENUM
#define CMIC_SEMAPHORE_25_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_25_SHADOWr_ENUM
#define CMIC_SEMAPHORE_26r_ENUM BCM56440_B0_CMIC_SEMAPHORE_26r_ENUM
#define CMIC_SEMAPHORE_26_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_26_SHADOWr_ENUM
#define CMIC_SEMAPHORE_27r_ENUM BCM56440_B0_CMIC_SEMAPHORE_27r_ENUM
#define CMIC_SEMAPHORE_27_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_27_SHADOWr_ENUM
#define CMIC_SEMAPHORE_28r_ENUM BCM56440_B0_CMIC_SEMAPHORE_28r_ENUM
#define CMIC_SEMAPHORE_28_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_28_SHADOWr_ENUM
#define CMIC_SEMAPHORE_29r_ENUM BCM56440_B0_CMIC_SEMAPHORE_29r_ENUM
#define CMIC_SEMAPHORE_29_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_29_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_2_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3r_ENUM BCM56440_B0_CMIC_SEMAPHORE_3r_ENUM
#define CMIC_SEMAPHORE_30r_ENUM BCM56440_B0_CMIC_SEMAPHORE_30r_ENUM
#define CMIC_SEMAPHORE_30_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_30_SHADOWr_ENUM
#define CMIC_SEMAPHORE_31r_ENUM BCM56440_B0_CMIC_SEMAPHORE_31r_ENUM
#define CMIC_SEMAPHORE_31_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_31_SHADOWr_ENUM
#define CMIC_SEMAPHORE_32r_ENUM BCM56440_B0_CMIC_SEMAPHORE_32r_ENUM
#define CMIC_SEMAPHORE_32_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_32_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_3_SHADOWr_ENUM
#define CMIC_SEMAPHORE_4r_ENUM BCM56440_B0_CMIC_SEMAPHORE_4r_ENUM
#define CMIC_SEMAPHORE_4_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_4_SHADOWr_ENUM
#define CMIC_SEMAPHORE_5r_ENUM BCM56440_B0_CMIC_SEMAPHORE_5r_ENUM
#define CMIC_SEMAPHORE_5_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_5_SHADOWr_ENUM
#define CMIC_SEMAPHORE_6r_ENUM BCM56440_B0_CMIC_SEMAPHORE_6r_ENUM
#define CMIC_SEMAPHORE_6_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_6_SHADOWr_ENUM
#define CMIC_SEMAPHORE_7r_ENUM BCM56440_B0_CMIC_SEMAPHORE_7r_ENUM
#define CMIC_SEMAPHORE_7_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_7_SHADOWr_ENUM
#define CMIC_SEMAPHORE_8r_ENUM BCM56440_B0_CMIC_SEMAPHORE_8r_ENUM
#define CMIC_SEMAPHORE_8_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_8_SHADOWr_ENUM
#define CMIC_SEMAPHORE_9r_ENUM BCM56440_B0_CMIC_SEMAPHORE_9r_ENUM
#define CMIC_SEMAPHORE_9_SHADOWr_ENUM BCM56440_B0_CMIC_SEMAPHORE_9_SHADOWr_ENUM
#define CMIC_SER_END_ADDR_0r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_0r_ENUM
#define CMIC_SER_END_ADDR_1r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_1r_ENUM
#define CMIC_SER_END_ADDR_10r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_10r_ENUM
#define CMIC_SER_END_ADDR_11r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_11r_ENUM
#define CMIC_SER_END_ADDR_12r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_12r_ENUM
#define CMIC_SER_END_ADDR_13r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_13r_ENUM
#define CMIC_SER_END_ADDR_14r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_14r_ENUM
#define CMIC_SER_END_ADDR_15r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_15r_ENUM
#define CMIC_SER_END_ADDR_16r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_16r_ENUM
#define CMIC_SER_END_ADDR_17r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_17r_ENUM
#define CMIC_SER_END_ADDR_18r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_18r_ENUM
#define CMIC_SER_END_ADDR_19r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_19r_ENUM
#define CMIC_SER_END_ADDR_2r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_2r_ENUM
#define CMIC_SER_END_ADDR_20r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_20r_ENUM
#define CMIC_SER_END_ADDR_21r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_21r_ENUM
#define CMIC_SER_END_ADDR_22r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_22r_ENUM
#define CMIC_SER_END_ADDR_23r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_23r_ENUM
#define CMIC_SER_END_ADDR_24r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_24r_ENUM
#define CMIC_SER_END_ADDR_25r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_25r_ENUM
#define CMIC_SER_END_ADDR_26r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_26r_ENUM
#define CMIC_SER_END_ADDR_27r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_27r_ENUM
#define CMIC_SER_END_ADDR_28r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_28r_ENUM
#define CMIC_SER_END_ADDR_29r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_29r_ENUM
#define CMIC_SER_END_ADDR_3r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_3r_ENUM
#define CMIC_SER_END_ADDR_30r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_30r_ENUM
#define CMIC_SER_END_ADDR_31r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_31r_ENUM
#define CMIC_SER_END_ADDR_4r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_4r_ENUM
#define CMIC_SER_END_ADDR_5r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_5r_ENUM
#define CMIC_SER_END_ADDR_6r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_6r_ENUM
#define CMIC_SER_END_ADDR_7r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_7r_ENUM
#define CMIC_SER_END_ADDR_8r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_8r_ENUM
#define CMIC_SER_END_ADDR_9r_ENUM BCM56440_B0_CMIC_SER_END_ADDR_9r_ENUM
#define CMIC_SER_FAIL_CNTr_ENUM BCM56440_B0_CMIC_SER_FAIL_CNTr_ENUM
#define CMIC_SER_FAIL_ENTRYr_ENUM BCM56440_B0_CMIC_SER_FAIL_ENTRYr_ENUM
#define CMIC_SER_INTERLEAVE_PARITYr_ENUM BCM56440_B0_CMIC_SER_INTERLEAVE_PARITYr_ENUM
#define CMIC_SER_MEM_ADDRr_ENUM BCM56440_B0_CMIC_SER_MEM_ADDRr_ENUM
#define CMIC_SER_MEM_ADDR_0r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_0r_ENUM
#define CMIC_SER_MEM_ADDR_1r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_1r_ENUM
#define CMIC_SER_MEM_ADDR_10r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_10r_ENUM
#define CMIC_SER_MEM_ADDR_11r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_11r_ENUM
#define CMIC_SER_MEM_ADDR_12r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_12r_ENUM
#define CMIC_SER_MEM_ADDR_13r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_13r_ENUM
#define CMIC_SER_MEM_ADDR_14r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_14r_ENUM
#define CMIC_SER_MEM_ADDR_15r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_15r_ENUM
#define CMIC_SER_MEM_ADDR_16r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_16r_ENUM
#define CMIC_SER_MEM_ADDR_17r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_17r_ENUM
#define CMIC_SER_MEM_ADDR_18r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_18r_ENUM
#define CMIC_SER_MEM_ADDR_19r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_19r_ENUM
#define CMIC_SER_MEM_ADDR_2r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_2r_ENUM
#define CMIC_SER_MEM_ADDR_20r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_20r_ENUM
#define CMIC_SER_MEM_ADDR_21r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_21r_ENUM
#define CMIC_SER_MEM_ADDR_22r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_22r_ENUM
#define CMIC_SER_MEM_ADDR_23r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_23r_ENUM
#define CMIC_SER_MEM_ADDR_24r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_24r_ENUM
#define CMIC_SER_MEM_ADDR_25r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_25r_ENUM
#define CMIC_SER_MEM_ADDR_26r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_26r_ENUM
#define CMIC_SER_MEM_ADDR_27r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_27r_ENUM
#define CMIC_SER_MEM_ADDR_28r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_28r_ENUM
#define CMIC_SER_MEM_ADDR_29r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_29r_ENUM
#define CMIC_SER_MEM_ADDR_3r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_3r_ENUM
#define CMIC_SER_MEM_ADDR_30r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_30r_ENUM
#define CMIC_SER_MEM_ADDR_31r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_31r_ENUM
#define CMIC_SER_MEM_ADDR_4r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_4r_ENUM
#define CMIC_SER_MEM_ADDR_5r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_5r_ENUM
#define CMIC_SER_MEM_ADDR_6r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_6r_ENUM
#define CMIC_SER_MEM_ADDR_7r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_7r_ENUM
#define CMIC_SER_MEM_ADDR_8r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_8r_ENUM
#define CMIC_SER_MEM_ADDR_9r_ENUM BCM56440_B0_CMIC_SER_MEM_ADDR_9r_ENUM
#define CMIC_SER_MEM_DATAr_ENUM BCM56440_B0_CMIC_SER_MEM_DATAr_ENUM
#define CMIC_SER_PARITY_MODE_SEL_15_0r_ENUM BCM56440_B0_CMIC_SER_PARITY_MODE_SEL_15_0r_ENUM
#define CMIC_SER_PARITY_MODE_SEL_31_16r_ENUM BCM56440_B0_CMIC_SER_PARITY_MODE_SEL_31_16r_ENUM
#define CMIC_SER_POWER_DOWN_MEM_LOWERr_ENUM BCM56440_B0_CMIC_SER_POWER_DOWN_MEM_LOWERr_ENUM
#define CMIC_SER_POWER_DOWN_MEM_UPPERr_ENUM BCM56440_B0_CMIC_SER_POWER_DOWN_MEM_UPPERr_ENUM
#define CMIC_SER_PROTECT_ADDR_RANGE_VALIDr_ENUM BCM56440_B0_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr_ENUM
#define CMIC_SER_RANGE0_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE0_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE10_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE10_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE11_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE11_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE12_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE12_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE13_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE13_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE14_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE14_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE15_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE15_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE16_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE16_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE17_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE17_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE18_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE18_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE19_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE19_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE1_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE1_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE20_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE20_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE21_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE21_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE22_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE22_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE23_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE23_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE24_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE24_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE25_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE25_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE26_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE26_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE27_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE27_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE28_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE28_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE29_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE29_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE2_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE2_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE30_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE30_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE31_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE31_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE3_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE3_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE4_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE4_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE5_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE5_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE6_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE6_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE7_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE7_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE8_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE8_DATAENTRY_LENr_ENUM
#define CMIC_SER_RANGE9_DATAENTRY_LENr_ENUM BCM56440_B0_CMIC_SER_RANGE9_DATAENTRY_LENr_ENUM
#define CMIC_SER_START_ADDR_0r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_0r_ENUM
#define CMIC_SER_START_ADDR_1r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_1r_ENUM
#define CMIC_SER_START_ADDR_10r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_10r_ENUM
#define CMIC_SER_START_ADDR_11r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_11r_ENUM
#define CMIC_SER_START_ADDR_12r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_12r_ENUM
#define CMIC_SER_START_ADDR_13r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_13r_ENUM
#define CMIC_SER_START_ADDR_14r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_14r_ENUM
#define CMIC_SER_START_ADDR_15r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_15r_ENUM
#define CMIC_SER_START_ADDR_16r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_16r_ENUM
#define CMIC_SER_START_ADDR_17r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_17r_ENUM
#define CMIC_SER_START_ADDR_18r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_18r_ENUM
#define CMIC_SER_START_ADDR_19r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_19r_ENUM
#define CMIC_SER_START_ADDR_2r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_2r_ENUM
#define CMIC_SER_START_ADDR_20r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_20r_ENUM
#define CMIC_SER_START_ADDR_21r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_21r_ENUM
#define CMIC_SER_START_ADDR_22r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_22r_ENUM
#define CMIC_SER_START_ADDR_23r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_23r_ENUM
#define CMIC_SER_START_ADDR_24r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_24r_ENUM
#define CMIC_SER_START_ADDR_25r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_25r_ENUM
#define CMIC_SER_START_ADDR_26r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_26r_ENUM
#define CMIC_SER_START_ADDR_27r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_27r_ENUM
#define CMIC_SER_START_ADDR_28r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_28r_ENUM
#define CMIC_SER_START_ADDR_29r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_29r_ENUM
#define CMIC_SER_START_ADDR_3r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_3r_ENUM
#define CMIC_SER_START_ADDR_30r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_30r_ENUM
#define CMIC_SER_START_ADDR_31r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_31r_ENUM
#define CMIC_SER_START_ADDR_4r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_4r_ENUM
#define CMIC_SER_START_ADDR_5r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_5r_ENUM
#define CMIC_SER_START_ADDR_6r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_6r_ENUM
#define CMIC_SER_START_ADDR_7r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_7r_ENUM
#define CMIC_SER_START_ADDR_8r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_8r_ENUM
#define CMIC_SER_START_ADDR_9r_ENUM BCM56440_B0_CMIC_SER_START_ADDR_9r_ENUM
#define CMIC_SRAM_TM0_CONTROLr_ENUM BCM56440_B0_CMIC_SRAM_TM0_CONTROLr_ENUM
#define CMIC_SRAM_TM1_CONTROLr_ENUM BCM56440_B0_CMIC_SRAM_TM1_CONTROLr_ENUM
#define CMIC_SRAM_TM2_CONTROLr_ENUM BCM56440_B0_CMIC_SRAM_TM2_CONTROLr_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_14_10r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_19_15r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_24_20r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_29_25r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_34_30r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_39_35r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_44_40r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_49_45r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_4_0r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_54_50r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_59_55r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_64_60r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_64_60r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_69_65r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_69_65r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_74_70r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_74_70r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_79_75r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_79_75r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_84_80r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_84_80r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_89_85r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_89_85r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_94_90r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_94_90r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_95r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_95r_ENUM
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5r_ENUM BCM56440_B0_CMIC_STAT_DMA_BLKNUM_MAP_9_5r_ENUM
#define CMIC_STAT_DMA_EGR_STATS_CFGr_ENUM BCM56440_B0_CMIC_STAT_DMA_EGR_STATS_CFGr_ENUM
#define CMIC_STAT_DMA_ING_STATS_CFGr_ENUM BCM56440_B0_CMIC_STAT_DMA_ING_STATS_CFGr_ENUM
#define CMIC_STAT_DMA_MAC_STATS_CFGr_ENUM BCM56440_B0_CMIC_STAT_DMA_MAC_STATS_CFGr_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_11_8r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_15_12r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_19_16r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_23_20r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_27_24r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_31_28r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_35_32r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_39_36r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_3_0r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_43_40r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_47_44r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_51_48r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_55_52r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_59_56r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_63_60r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_67_64r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_67_64r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_71_68r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_71_68r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_75_72r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_75_72r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_79_76r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_79_76r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_7_4r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_83_80r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_83_80r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_87_84r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_87_84r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_91_88r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_91_88r_ENUM
#define CMIC_STAT_DMA_PORTNUM_MAP_95_92r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORTNUM_MAP_95_92r_ENUM
#define CMIC_STAT_DMA_PORT_TYPE_MAP_0r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORT_TYPE_MAP_0r_ENUM
#define CMIC_STAT_DMA_PORT_TYPE_MAP_1r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORT_TYPE_MAP_1r_ENUM
#define CMIC_STAT_DMA_PORT_TYPE_MAP_2r_ENUM BCM56440_B0_CMIC_STAT_DMA_PORT_TYPE_MAP_2r_ENUM
#define CMIC_SW_RSTr_ENUM BCM56440_B0_CMIC_SW_RSTr_ENUM
#define CMIC_TIM0_TIMER1BGLOADr_ENUM BCM56440_B0_CMIC_TIM0_TIMER1BGLOADr_ENUM
#define CMIC_TIM0_TIMER1CONTROLr_ENUM BCM56440_B0_CMIC_TIM0_TIMER1CONTROLr_ENUM
#define CMIC_TIM0_TIMER1INTCLRr_ENUM BCM56440_B0_CMIC_TIM0_TIMER1INTCLRr_ENUM
#define CMIC_TIM0_TIMER1LOADr_ENUM BCM56440_B0_CMIC_TIM0_TIMER1LOADr_ENUM
#define CMIC_TIM0_TIMER1MISr_ENUM BCM56440_B0_CMIC_TIM0_TIMER1MISr_ENUM
#define CMIC_TIM0_TIMER1RISr_ENUM BCM56440_B0_CMIC_TIM0_TIMER1RISr_ENUM
#define CMIC_TIM0_TIMER1VALUEr_ENUM BCM56440_B0_CMIC_TIM0_TIMER1VALUEr_ENUM
#define CMIC_TIM0_TIMER2BGLOADr_ENUM BCM56440_B0_CMIC_TIM0_TIMER2BGLOADr_ENUM
#define CMIC_TIM0_TIMER2CONTROLr_ENUM BCM56440_B0_CMIC_TIM0_TIMER2CONTROLr_ENUM
#define CMIC_TIM0_TIMER2INTCLRr_ENUM BCM56440_B0_CMIC_TIM0_TIMER2INTCLRr_ENUM
#define CMIC_TIM0_TIMER2LOADr_ENUM BCM56440_B0_CMIC_TIM0_TIMER2LOADr_ENUM
#define CMIC_TIM0_TIMER2MISr_ENUM BCM56440_B0_CMIC_TIM0_TIMER2MISr_ENUM
#define CMIC_TIM0_TIMER2RISr_ENUM BCM56440_B0_CMIC_TIM0_TIMER2RISr_ENUM
#define CMIC_TIM0_TIMER2VALUEr_ENUM BCM56440_B0_CMIC_TIM0_TIMER2VALUEr_ENUM
#define CMIC_TIM0_TIMERITCRr_ENUM BCM56440_B0_CMIC_TIM0_TIMERITCRr_ENUM
#define CMIC_TIM0_TIMERITOPr_ENUM BCM56440_B0_CMIC_TIM0_TIMERITOPr_ENUM
#define CMIC_TIM0_TIMERPCELLID0r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPCELLID0r_ENUM
#define CMIC_TIM0_TIMERPCELLID1r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPCELLID1r_ENUM
#define CMIC_TIM0_TIMERPCELLID2r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPCELLID2r_ENUM
#define CMIC_TIM0_TIMERPCELLID3r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPCELLID3r_ENUM
#define CMIC_TIM0_TIMERPERIPHID0r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPERIPHID0r_ENUM
#define CMIC_TIM0_TIMERPERIPHID1r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPERIPHID1r_ENUM
#define CMIC_TIM0_TIMERPERIPHID2r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPERIPHID2r_ENUM
#define CMIC_TIM0_TIMERPERIPHID3r_ENUM BCM56440_B0_CMIC_TIM0_TIMERPERIPHID3r_ENUM
#define CMIC_TIM1_TIMER1BGLOADr_ENUM BCM56440_B0_CMIC_TIM1_TIMER1BGLOADr_ENUM
#define CMIC_TIM1_TIMER1CONTROLr_ENUM BCM56440_B0_CMIC_TIM1_TIMER1CONTROLr_ENUM
#define CMIC_TIM1_TIMER1INTCLRr_ENUM BCM56440_B0_CMIC_TIM1_TIMER1INTCLRr_ENUM
#define CMIC_TIM1_TIMER1LOADr_ENUM BCM56440_B0_CMIC_TIM1_TIMER1LOADr_ENUM
#define CMIC_TIM1_TIMER1MISr_ENUM BCM56440_B0_CMIC_TIM1_TIMER1MISr_ENUM
#define CMIC_TIM1_TIMER1RISr_ENUM BCM56440_B0_CMIC_TIM1_TIMER1RISr_ENUM
#define CMIC_TIM1_TIMER1VALUEr_ENUM BCM56440_B0_CMIC_TIM1_TIMER1VALUEr_ENUM
#define CMIC_TIM1_TIMER2BGLOADr_ENUM BCM56440_B0_CMIC_TIM1_TIMER2BGLOADr_ENUM
#define CMIC_TIM1_TIMER2CONTROLr_ENUM BCM56440_B0_CMIC_TIM1_TIMER2CONTROLr_ENUM
#define CMIC_TIM1_TIMER2INTCLRr_ENUM BCM56440_B0_CMIC_TIM1_TIMER2INTCLRr_ENUM
#define CMIC_TIM1_TIMER2LOADr_ENUM BCM56440_B0_CMIC_TIM1_TIMER2LOADr_ENUM
#define CMIC_TIM1_TIMER2MISr_ENUM BCM56440_B0_CMIC_TIM1_TIMER2MISr_ENUM
#define CMIC_TIM1_TIMER2RISr_ENUM BCM56440_B0_CMIC_TIM1_TIMER2RISr_ENUM
#define CMIC_TIM1_TIMER2VALUEr_ENUM BCM56440_B0_CMIC_TIM1_TIMER2VALUEr_ENUM
#define CMIC_TIM1_TIMERITCRr_ENUM BCM56440_B0_CMIC_TIM1_TIMERITCRr_ENUM
#define CMIC_TIM1_TIMERITOPr_ENUM BCM56440_B0_CMIC_TIM1_TIMERITOPr_ENUM
#define CMIC_TIM1_TIMERPCELLID0r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPCELLID0r_ENUM
#define CMIC_TIM1_TIMERPCELLID1r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPCELLID1r_ENUM
#define CMIC_TIM1_TIMERPCELLID2r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPCELLID2r_ENUM
#define CMIC_TIM1_TIMERPCELLID3r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPCELLID3r_ENUM
#define CMIC_TIM1_TIMERPERIPHID0r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPERIPHID0r_ENUM
#define CMIC_TIM1_TIMERPERIPHID1r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPERIPHID1r_ENUM
#define CMIC_TIM1_TIMERPERIPHID2r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPERIPHID2r_ENUM
#define CMIC_TIM1_TIMERPERIPHID3r_ENUM BCM56440_B0_CMIC_TIM1_TIMERPERIPHID3r_ENUM
#define CMIC_TS_CAPTURE_STATUSr_ENUM BCM56440_B0_CMIC_TS_CAPTURE_STATUSr_ENUM
#define CMIC_TS_CAPTURE_STATUS_CLRr_ENUM BCM56440_B0_CMIC_TS_CAPTURE_STATUS_CLRr_ENUM
#define CMIC_TS_FIFO_STATUSr_ENUM BCM56440_B0_CMIC_TS_FIFO_STATUSr_ENUM
#define CMIC_TS_FREQ_CTRL_LOWERr_ENUM BCM56440_B0_CMIC_TS_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TS_FREQ_CTRL_UPPERr_ENUM BCM56440_B0_CMIC_TS_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TS_GPIO_1_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_1_CTRLr_ENUM
#define CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_1_UP_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_1_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_2_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_2_CTRLr_ENUM
#define CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_2_UP_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_2_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_3_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_3_CTRLr_ENUM
#define CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_3_UP_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_3_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_4_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_4_CTRLr_ENUM
#define CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_4_UP_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_4_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_5_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_5_CTRLr_ENUM
#define CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_5_UP_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_5_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_6_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_6_CTRLr_ENUM
#define CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_6_UP_EVENT_CTRLr_ENUM BCM56440_B0_CMIC_TS_GPIO_6_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_INPUT_TIME_FIFO_IDr_ENUM BCM56440_B0_CMIC_TS_INPUT_TIME_FIFO_IDr_ENUM
#define CMIC_TS_INPUT_TIME_FIFO_TSr_ENUM BCM56440_B0_CMIC_TS_INPUT_TIME_FIFO_TSr_ENUM
#define CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_ENUM BCM56440_B0_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_ENUM
#define CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr_ENUM BCM56440_B0_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr_ENUM
#define CMIC_TS_LCPLL_CLK_COUNT_CTRLr_ENUM BCM56440_B0_CMIC_TS_LCPLL_CLK_COUNT_CTRLr_ENUM
#define CMIC_TS_TIME_CAPTURE_CTRLr_ENUM BCM56440_B0_CMIC_TS_TIME_CAPTURE_CTRLr_ENUM
#define CMIC_TXBUF_CMC0_PKT_CNTr_ENUM BCM56440_B0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC1_PKT_CNTr_ENUM BCM56440_B0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC2_PKT_CNTr_ENUM BCM56440_B0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM
#define CMIC_TXBUF_CONFIGr_ENUM BCM56440_B0_CMIC_TXBUF_CONFIGr_ENUM
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56440_B0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56440_B0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_TXBUF_DEBUGr_ENUM BCM56440_B0_CMIC_TXBUF_DEBUGr_ENUM
#define CMIC_TXBUF_IPINTF_BUF_DEPTHr_ENUM BCM56440_B0_CMIC_TXBUF_IPINTF_BUF_DEPTHr_ENUM
#define CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_ENUM BCM56440_B0_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_ENUM
#define CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM BCM56440_B0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM BCM56440_B0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_RPE_PKT_CNTr_ENUM BCM56440_B0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM
#define CMIC_TXBUF_STATr_ENUM BCM56440_B0_CMIC_TXBUF_STATr_ENUM
#define CMIC_TXBUF_STAT_CLRr_ENUM BCM56440_B0_CMIC_TXBUF_STAT_CLRr_ENUM
#define CMIC_UART0_CPRr_ENUM BCM56440_B0_CMIC_UART0_CPRr_ENUM
#define CMIC_UART0_CTRr_ENUM BCM56440_B0_CMIC_UART0_CTRr_ENUM
#define CMIC_UART0_DLH_IERr_ENUM BCM56440_B0_CMIC_UART0_DLH_IERr_ENUM
#define CMIC_UART0_DMASAr_ENUM BCM56440_B0_CMIC_UART0_DMASAr_ENUM
#define CMIC_UART0_FARr_ENUM BCM56440_B0_CMIC_UART0_FARr_ENUM
#define CMIC_UART0_HTXr_ENUM BCM56440_B0_CMIC_UART0_HTXr_ENUM
#define CMIC_UART0_IIR_FCRr_ENUM BCM56440_B0_CMIC_UART0_IIR_FCRr_ENUM
#define CMIC_UART0_LCRr_ENUM BCM56440_B0_CMIC_UART0_LCRr_ENUM
#define CMIC_UART0_LPDLHr_ENUM BCM56440_B0_CMIC_UART0_LPDLHr_ENUM
#define CMIC_UART0_LPDLLr_ENUM BCM56440_B0_CMIC_UART0_LPDLLr_ENUM
#define CMIC_UART0_LSRr_ENUM BCM56440_B0_CMIC_UART0_LSRr_ENUM
#define CMIC_UART0_MCRr_ENUM BCM56440_B0_CMIC_UART0_MCRr_ENUM
#define CMIC_UART0_MSRr_ENUM BCM56440_B0_CMIC_UART0_MSRr_ENUM
#define CMIC_UART0_RBR_THR_DLLr_ENUM BCM56440_B0_CMIC_UART0_RBR_THR_DLLr_ENUM
#define CMIC_UART0_RFLr_ENUM BCM56440_B0_CMIC_UART0_RFLr_ENUM
#define CMIC_UART0_RFWr_ENUM BCM56440_B0_CMIC_UART0_RFWr_ENUM
#define CMIC_UART0_SBCRr_ENUM BCM56440_B0_CMIC_UART0_SBCRr_ENUM
#define CMIC_UART0_SCRr_ENUM BCM56440_B0_CMIC_UART0_SCRr_ENUM
#define CMIC_UART0_SDMAMr_ENUM BCM56440_B0_CMIC_UART0_SDMAMr_ENUM
#define CMIC_UART0_SFEr_ENUM BCM56440_B0_CMIC_UART0_SFEr_ENUM
#define CMIC_UART0_SRBR_STHRr_ENUM BCM56440_B0_CMIC_UART0_SRBR_STHRr_ENUM
#define CMIC_UART0_SRRr_ENUM BCM56440_B0_CMIC_UART0_SRRr_ENUM
#define CMIC_UART0_SRTr_ENUM BCM56440_B0_CMIC_UART0_SRTr_ENUM
#define CMIC_UART0_SRTSr_ENUM BCM56440_B0_CMIC_UART0_SRTSr_ENUM
#define CMIC_UART0_STETr_ENUM BCM56440_B0_CMIC_UART0_STETr_ENUM
#define CMIC_UART0_TFLr_ENUM BCM56440_B0_CMIC_UART0_TFLr_ENUM
#define CMIC_UART0_TFRr_ENUM BCM56440_B0_CMIC_UART0_TFRr_ENUM
#define CMIC_UART0_UCVr_ENUM BCM56440_B0_CMIC_UART0_UCVr_ENUM
#define CMIC_UART0_USRr_ENUM BCM56440_B0_CMIC_UART0_USRr_ENUM
#define CMIC_UART1_CPRr_ENUM BCM56440_B0_CMIC_UART1_CPRr_ENUM
#define CMIC_UART1_CTRr_ENUM BCM56440_B0_CMIC_UART1_CTRr_ENUM
#define CMIC_UART1_DLH_IERr_ENUM BCM56440_B0_CMIC_UART1_DLH_IERr_ENUM
#define CMIC_UART1_DMASAr_ENUM BCM56440_B0_CMIC_UART1_DMASAr_ENUM
#define CMIC_UART1_FARr_ENUM BCM56440_B0_CMIC_UART1_FARr_ENUM
#define CMIC_UART1_HTXr_ENUM BCM56440_B0_CMIC_UART1_HTXr_ENUM
#define CMIC_UART1_IIR_FCRr_ENUM BCM56440_B0_CMIC_UART1_IIR_FCRr_ENUM
#define CMIC_UART1_LCRr_ENUM BCM56440_B0_CMIC_UART1_LCRr_ENUM
#define CMIC_UART1_LPDLHr_ENUM BCM56440_B0_CMIC_UART1_LPDLHr_ENUM
#define CMIC_UART1_LPDLLr_ENUM BCM56440_B0_CMIC_UART1_LPDLLr_ENUM
#define CMIC_UART1_LSRr_ENUM BCM56440_B0_CMIC_UART1_LSRr_ENUM
#define CMIC_UART1_MCRr_ENUM BCM56440_B0_CMIC_UART1_MCRr_ENUM
#define CMIC_UART1_MSRr_ENUM BCM56440_B0_CMIC_UART1_MSRr_ENUM
#define CMIC_UART1_RBR_THR_DLLr_ENUM BCM56440_B0_CMIC_UART1_RBR_THR_DLLr_ENUM
#define CMIC_UART1_RFLr_ENUM BCM56440_B0_CMIC_UART1_RFLr_ENUM
#define CMIC_UART1_RFWr_ENUM BCM56440_B0_CMIC_UART1_RFWr_ENUM
#define CMIC_UART1_SBCRr_ENUM BCM56440_B0_CMIC_UART1_SBCRr_ENUM
#define CMIC_UART1_SCRr_ENUM BCM56440_B0_CMIC_UART1_SCRr_ENUM
#define CMIC_UART1_SDMAMr_ENUM BCM56440_B0_CMIC_UART1_SDMAMr_ENUM
#define CMIC_UART1_SFEr_ENUM BCM56440_B0_CMIC_UART1_SFEr_ENUM
#define CMIC_UART1_SRBR_STHRr_ENUM BCM56440_B0_CMIC_UART1_SRBR_STHRr_ENUM
#define CMIC_UART1_SRRr_ENUM BCM56440_B0_CMIC_UART1_SRRr_ENUM
#define CMIC_UART1_SRTr_ENUM BCM56440_B0_CMIC_UART1_SRTr_ENUM
#define CMIC_UART1_SRTSr_ENUM BCM56440_B0_CMIC_UART1_SRTSr_ENUM
#define CMIC_UART1_STETr_ENUM BCM56440_B0_CMIC_UART1_STETr_ENUM
#define CMIC_UART1_TFLr_ENUM BCM56440_B0_CMIC_UART1_TFLr_ENUM
#define CMIC_UART1_TFRr_ENUM BCM56440_B0_CMIC_UART1_TFRr_ENUM
#define CMIC_UART1_UCVr_ENUM BCM56440_B0_CMIC_UART1_UCVr_ENUM
#define CMIC_UART1_USRr_ENUM BCM56440_B0_CMIC_UART1_USRr_ENUM
#define CMIC_UC0_CONFIGr_ENUM BCM56440_B0_CMIC_UC0_CONFIGr_ENUM
#define CMIC_UC1_CONFIGr_ENUM BCM56440_B0_CMIC_UC1_CONFIGr_ENUM
#define COLOR_AWAREr_ENUM BCM56440_B0_COLOR_AWAREr_ENUM
#define COMMAND_CONFIGr_ENUM BCM56440_B0_COMMAND_CONFIGr_ENUM
#define COREIDr_ENUM BCM56440_B0_COREIDr_ENUM
#define COS_MAP_SELm_ENUM BCM56440_B0_COS_MAP_SELm_ENUM
#define CPB_PARITY_CONTROLr_ENUM BCM56440_B0_CPB_PARITY_CONTROLr_ENUM
#define CPB_PARITY_STATUS_INTRr_ENUM BCM56440_B0_CPB_PARITY_STATUS_INTRr_ENUM
#define CPU_CONTROL_0r_ENUM BCM56440_B0_CPU_CONTROL_0r_ENUM
#define CPU_CONTROL_1r_ENUM BCM56440_B0_CPU_CONTROL_1r_ENUM
#define CPU_CONTROL_Mr_ENUM BCM56440_B0_CPU_CONTROL_Mr_ENUM
#define CPU_COS_CAM_BIST_CONFIGr_ENUM BCM56440_B0_CPU_COS_CAM_BIST_CONFIGr_ENUM
#define CPU_COS_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM
#define CPU_COS_CAM_BIST_STATUSr_ENUM BCM56440_B0_CPU_COS_CAM_BIST_STATUSr_ENUM
#define CPU_COS_CAM_DBGCTRLr_ENUM BCM56440_B0_CPU_COS_CAM_DBGCTRLr_ENUM
#define CPU_COS_MAPm_ENUM BCM56440_B0_CPU_COS_MAPm_ENUM
#define CPU_COS_MAP_DATA_ONLYm_ENUM BCM56440_B0_CPU_COS_MAP_DATA_ONLYm_ENUM
#define CPU_COS_MAP_ONLYm_ENUM BCM56440_B0_CPU_COS_MAP_ONLYm_ENUM
#define CPU_PBMm_ENUM BCM56440_B0_CPU_PBMm_ENUM
#define CPU_PBM_2m_ENUM BCM56440_B0_CPU_PBM_2m_ENUM
#define CPU_TS_MAPm_ENUM BCM56440_B0_CPU_TS_MAPm_ENUM
#define CPU_TS_PARITY_CONTROLr_ENUM BCM56440_B0_CPU_TS_PARITY_CONTROLr_ENUM
#define CPU_TS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_CPU_TS_PARITY_STATUS_INTRr_ENUM
#define CPU_TS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_CPU_TS_PARITY_STATUS_NACKr_ENUM
#define CSRCSEL_CHID_0r_ENUM BCM56440_B0_CSRCSEL_CHID_0r_ENUM
#define CSRCSEL_CHID_1r_ENUM BCM56440_B0_CSRCSEL_CHID_1r_ENUM
#define CSRCSEL_CHID_10r_ENUM BCM56440_B0_CSRCSEL_CHID_10r_ENUM
#define CSRCSEL_CHID_11r_ENUM BCM56440_B0_CSRCSEL_CHID_11r_ENUM
#define CSRCSEL_CHID_12r_ENUM BCM56440_B0_CSRCSEL_CHID_12r_ENUM
#define CSRCSEL_CHID_13r_ENUM BCM56440_B0_CSRCSEL_CHID_13r_ENUM
#define CSRCSEL_CHID_14r_ENUM BCM56440_B0_CSRCSEL_CHID_14r_ENUM
#define CSRCSEL_CHID_15r_ENUM BCM56440_B0_CSRCSEL_CHID_15r_ENUM
#define CSRCSEL_CHID_16r_ENUM BCM56440_B0_CSRCSEL_CHID_16r_ENUM
#define CSRCSEL_CHID_17r_ENUM BCM56440_B0_CSRCSEL_CHID_17r_ENUM
#define CSRCSEL_CHID_18r_ENUM BCM56440_B0_CSRCSEL_CHID_18r_ENUM
#define CSRCSEL_CHID_19r_ENUM BCM56440_B0_CSRCSEL_CHID_19r_ENUM
#define CSRCSEL_CHID_2r_ENUM BCM56440_B0_CSRCSEL_CHID_2r_ENUM
#define CSRCSEL_CHID_20r_ENUM BCM56440_B0_CSRCSEL_CHID_20r_ENUM
#define CSRCSEL_CHID_21r_ENUM BCM56440_B0_CSRCSEL_CHID_21r_ENUM
#define CSRCSEL_CHID_22r_ENUM BCM56440_B0_CSRCSEL_CHID_22r_ENUM
#define CSRCSEL_CHID_23r_ENUM BCM56440_B0_CSRCSEL_CHID_23r_ENUM
#define CSRCSEL_CHID_24r_ENUM BCM56440_B0_CSRCSEL_CHID_24r_ENUM
#define CSRCSEL_CHID_25r_ENUM BCM56440_B0_CSRCSEL_CHID_25r_ENUM
#define CSRCSEL_CHID_26r_ENUM BCM56440_B0_CSRCSEL_CHID_26r_ENUM
#define CSRCSEL_CHID_27r_ENUM BCM56440_B0_CSRCSEL_CHID_27r_ENUM
#define CSRCSEL_CHID_28r_ENUM BCM56440_B0_CSRCSEL_CHID_28r_ENUM
#define CSRCSEL_CHID_29r_ENUM BCM56440_B0_CSRCSEL_CHID_29r_ENUM
#define CSRCSEL_CHID_3r_ENUM BCM56440_B0_CSRCSEL_CHID_3r_ENUM
#define CSRCSEL_CHID_30r_ENUM BCM56440_B0_CSRCSEL_CHID_30r_ENUM
#define CSRCSEL_CHID_31r_ENUM BCM56440_B0_CSRCSEL_CHID_31r_ENUM
#define CSRCSEL_CHID_32r_ENUM BCM56440_B0_CSRCSEL_CHID_32r_ENUM
#define CSRCSEL_CHID_33r_ENUM BCM56440_B0_CSRCSEL_CHID_33r_ENUM
#define CSRCSEL_CHID_34r_ENUM BCM56440_B0_CSRCSEL_CHID_34r_ENUM
#define CSRCSEL_CHID_35r_ENUM BCM56440_B0_CSRCSEL_CHID_35r_ENUM
#define CSRCSEL_CHID_36r_ENUM BCM56440_B0_CSRCSEL_CHID_36r_ENUM
#define CSRCSEL_CHID_37r_ENUM BCM56440_B0_CSRCSEL_CHID_37r_ENUM
#define CSRCSEL_CHID_38r_ENUM BCM56440_B0_CSRCSEL_CHID_38r_ENUM
#define CSRCSEL_CHID_39r_ENUM BCM56440_B0_CSRCSEL_CHID_39r_ENUM
#define CSRCSEL_CHID_4r_ENUM BCM56440_B0_CSRCSEL_CHID_4r_ENUM
#define CSRCSEL_CHID_40r_ENUM BCM56440_B0_CSRCSEL_CHID_40r_ENUM
#define CSRCSEL_CHID_41r_ENUM BCM56440_B0_CSRCSEL_CHID_41r_ENUM
#define CSRCSEL_CHID_42r_ENUM BCM56440_B0_CSRCSEL_CHID_42r_ENUM
#define CSRCSEL_CHID_43r_ENUM BCM56440_B0_CSRCSEL_CHID_43r_ENUM
#define CSRCSEL_CHID_44r_ENUM BCM56440_B0_CSRCSEL_CHID_44r_ENUM
#define CSRCSEL_CHID_45r_ENUM BCM56440_B0_CSRCSEL_CHID_45r_ENUM
#define CSRCSEL_CHID_46r_ENUM BCM56440_B0_CSRCSEL_CHID_46r_ENUM
#define CSRCSEL_CHID_47r_ENUM BCM56440_B0_CSRCSEL_CHID_47r_ENUM
#define CSRCSEL_CHID_48r_ENUM BCM56440_B0_CSRCSEL_CHID_48r_ENUM
#define CSRCSEL_CHID_49r_ENUM BCM56440_B0_CSRCSEL_CHID_49r_ENUM
#define CSRCSEL_CHID_5r_ENUM BCM56440_B0_CSRCSEL_CHID_5r_ENUM
#define CSRCSEL_CHID_50r_ENUM BCM56440_B0_CSRCSEL_CHID_50r_ENUM
#define CSRCSEL_CHID_51r_ENUM BCM56440_B0_CSRCSEL_CHID_51r_ENUM
#define CSRCSEL_CHID_52r_ENUM BCM56440_B0_CSRCSEL_CHID_52r_ENUM
#define CSRCSEL_CHID_53r_ENUM BCM56440_B0_CSRCSEL_CHID_53r_ENUM
#define CSRCSEL_CHID_54r_ENUM BCM56440_B0_CSRCSEL_CHID_54r_ENUM
#define CSRCSEL_CHID_55r_ENUM BCM56440_B0_CSRCSEL_CHID_55r_ENUM
#define CSRCSEL_CHID_56r_ENUM BCM56440_B0_CSRCSEL_CHID_56r_ENUM
#define CSRCSEL_CHID_57r_ENUM BCM56440_B0_CSRCSEL_CHID_57r_ENUM
#define CSRCSEL_CHID_58r_ENUM BCM56440_B0_CSRCSEL_CHID_58r_ENUM
#define CSRCSEL_CHID_59r_ENUM BCM56440_B0_CSRCSEL_CHID_59r_ENUM
#define CSRCSEL_CHID_6r_ENUM BCM56440_B0_CSRCSEL_CHID_6r_ENUM
#define CSRCSEL_CHID_60r_ENUM BCM56440_B0_CSRCSEL_CHID_60r_ENUM
#define CSRCSEL_CHID_61r_ENUM BCM56440_B0_CSRCSEL_CHID_61r_ENUM
#define CSRCSEL_CHID_62r_ENUM BCM56440_B0_CSRCSEL_CHID_62r_ENUM
#define CSRCSEL_CHID_63r_ENUM BCM56440_B0_CSRCSEL_CHID_63r_ENUM
#define CSRCSEL_CHID_7r_ENUM BCM56440_B0_CSRCSEL_CHID_7r_ENUM
#define CSRCSEL_CHID_8r_ENUM BCM56440_B0_CSRCSEL_CHID_8r_ENUM
#define CSRCSEL_CHID_9r_ENUM BCM56440_B0_CSRCSEL_CHID_9r_ENUM
#define CTR_DEQ_DEBUGr_ENUM BCM56440_B0_CTR_DEQ_DEBUGr_ENUM
#define CTR_DEQ_DTYPE_TBL0r_ENUM BCM56440_B0_CTR_DEQ_DTYPE_TBL0r_ENUM
#define CTR_DEQ_DTYPE_TBL1r_ENUM BCM56440_B0_CTR_DEQ_DTYPE_TBL1r_ENUM
#define CTR_DEQ_DTYPE_TBL2r_ENUM BCM56440_B0_CTR_DEQ_DTYPE_TBL2r_ENUM
#define CTR_DEQ_STATS_CFGr_ENUM BCM56440_B0_CTR_DEQ_STATS_CFGr_ENUM
#define CTR_ECC_DEBUGr_ENUM BCM56440_B0_CTR_ECC_DEBUGr_ENUM
#define CTR_ENQ_DEBUGr_ENUM BCM56440_B0_CTR_ENQ_DEBUGr_ENUM
#define CTR_ENQ_STATS_CFGr_ENUM BCM56440_B0_CTR_ENQ_STATS_CFGr_ENUM
#define CTR_ERRORr_ENUM BCM56440_B0_CTR_ERRORr_ENUM
#define CTR_ERROR_MASKr_ENUM BCM56440_B0_CTR_ERROR_MASKr_ENUM
#define CTR_FLEX_CNT_ECC_STATUSr_ENUM BCM56440_B0_CTR_FLEX_CNT_ECC_STATUSr_ENUM
#define CTR_FLEX_COUNT_0m_ENUM BCM56440_B0_CTR_FLEX_COUNT_0m_ENUM
#define CTR_FLEX_COUNT_1m_ENUM BCM56440_B0_CTR_FLEX_COUNT_1m_ENUM
#define CTR_FLEX_COUNT_10m_ENUM BCM56440_B0_CTR_FLEX_COUNT_10m_ENUM
#define CTR_FLEX_COUNT_11m_ENUM BCM56440_B0_CTR_FLEX_COUNT_11m_ENUM
#define CTR_FLEX_COUNT_2m_ENUM BCM56440_B0_CTR_FLEX_COUNT_2m_ENUM
#define CTR_FLEX_COUNT_3m_ENUM BCM56440_B0_CTR_FLEX_COUNT_3m_ENUM
#define CTR_FLEX_COUNT_4m_ENUM BCM56440_B0_CTR_FLEX_COUNT_4m_ENUM
#define CTR_FLEX_COUNT_5m_ENUM BCM56440_B0_CTR_FLEX_COUNT_5m_ENUM
#define CTR_FLEX_COUNT_6m_ENUM BCM56440_B0_CTR_FLEX_COUNT_6m_ENUM
#define CTR_FLEX_COUNT_7m_ENUM BCM56440_B0_CTR_FLEX_COUNT_7m_ENUM
#define CTR_FLEX_COUNT_8m_ENUM BCM56440_B0_CTR_FLEX_COUNT_8m_ENUM
#define CTR_FLEX_COUNT_9m_ENUM BCM56440_B0_CTR_FLEX_COUNT_9m_ENUM
#define CTR_MEM_TMr_ENUM BCM56440_B0_CTR_MEM_TMr_ENUM
#define CTR_Q_STATS_MAPr_ENUM BCM56440_B0_CTR_Q_STATS_MAPr_ENUM
#define CTR_SEGMENT_STARTr_ENUM BCM56440_B0_CTR_SEGMENT_STARTr_ENUM
#define CTR_SYS_CONTROLr_ENUM BCM56440_B0_CTR_SYS_CONTROLr_ENUM
#define CWINTEQr_ENUM BCM56440_B0_CWINTEQr_ENUM
#define CWINTMSKr_ENUM BCM56440_B0_CWINTMSKr_ENUM
#define CWINTQSTr_ENUM BCM56440_B0_CWINTQSTr_ENUM
#define CWINTS_CHID_0r_ENUM BCM56440_B0_CWINTS_CHID_0r_ENUM
#define CWINTS_CHID_1r_ENUM BCM56440_B0_CWINTS_CHID_1r_ENUM
#define CWINTS_CHID_10r_ENUM BCM56440_B0_CWINTS_CHID_10r_ENUM
#define CWINTS_CHID_11r_ENUM BCM56440_B0_CWINTS_CHID_11r_ENUM
#define CWINTS_CHID_12r_ENUM BCM56440_B0_CWINTS_CHID_12r_ENUM
#define CWINTS_CHID_13r_ENUM BCM56440_B0_CWINTS_CHID_13r_ENUM
#define CWINTS_CHID_14r_ENUM BCM56440_B0_CWINTS_CHID_14r_ENUM
#define CWINTS_CHID_15r_ENUM BCM56440_B0_CWINTS_CHID_15r_ENUM
#define CWINTS_CHID_16r_ENUM BCM56440_B0_CWINTS_CHID_16r_ENUM
#define CWINTS_CHID_17r_ENUM BCM56440_B0_CWINTS_CHID_17r_ENUM
#define CWINTS_CHID_18r_ENUM BCM56440_B0_CWINTS_CHID_18r_ENUM
#define CWINTS_CHID_19r_ENUM BCM56440_B0_CWINTS_CHID_19r_ENUM
#define CWINTS_CHID_2r_ENUM BCM56440_B0_CWINTS_CHID_2r_ENUM
#define CWINTS_CHID_20r_ENUM BCM56440_B0_CWINTS_CHID_20r_ENUM
#define CWINTS_CHID_21r_ENUM BCM56440_B0_CWINTS_CHID_21r_ENUM
#define CWINTS_CHID_22r_ENUM BCM56440_B0_CWINTS_CHID_22r_ENUM
#define CWINTS_CHID_23r_ENUM BCM56440_B0_CWINTS_CHID_23r_ENUM
#define CWINTS_CHID_24r_ENUM BCM56440_B0_CWINTS_CHID_24r_ENUM
#define CWINTS_CHID_25r_ENUM BCM56440_B0_CWINTS_CHID_25r_ENUM
#define CWINTS_CHID_26r_ENUM BCM56440_B0_CWINTS_CHID_26r_ENUM
#define CWINTS_CHID_27r_ENUM BCM56440_B0_CWINTS_CHID_27r_ENUM
#define CWINTS_CHID_28r_ENUM BCM56440_B0_CWINTS_CHID_28r_ENUM
#define CWINTS_CHID_29r_ENUM BCM56440_B0_CWINTS_CHID_29r_ENUM
#define CWINTS_CHID_3r_ENUM BCM56440_B0_CWINTS_CHID_3r_ENUM
#define CWINTS_CHID_30r_ENUM BCM56440_B0_CWINTS_CHID_30r_ENUM
#define CWINTS_CHID_31r_ENUM BCM56440_B0_CWINTS_CHID_31r_ENUM
#define CWINTS_CHID_32r_ENUM BCM56440_B0_CWINTS_CHID_32r_ENUM
#define CWINTS_CHID_33r_ENUM BCM56440_B0_CWINTS_CHID_33r_ENUM
#define CWINTS_CHID_34r_ENUM BCM56440_B0_CWINTS_CHID_34r_ENUM
#define CWINTS_CHID_35r_ENUM BCM56440_B0_CWINTS_CHID_35r_ENUM
#define CWINTS_CHID_36r_ENUM BCM56440_B0_CWINTS_CHID_36r_ENUM
#define CWINTS_CHID_37r_ENUM BCM56440_B0_CWINTS_CHID_37r_ENUM
#define CWINTS_CHID_38r_ENUM BCM56440_B0_CWINTS_CHID_38r_ENUM
#define CWINTS_CHID_39r_ENUM BCM56440_B0_CWINTS_CHID_39r_ENUM
#define CWINTS_CHID_4r_ENUM BCM56440_B0_CWINTS_CHID_4r_ENUM
#define CWINTS_CHID_40r_ENUM BCM56440_B0_CWINTS_CHID_40r_ENUM
#define CWINTS_CHID_41r_ENUM BCM56440_B0_CWINTS_CHID_41r_ENUM
#define CWINTS_CHID_42r_ENUM BCM56440_B0_CWINTS_CHID_42r_ENUM
#define CWINTS_CHID_43r_ENUM BCM56440_B0_CWINTS_CHID_43r_ENUM
#define CWINTS_CHID_44r_ENUM BCM56440_B0_CWINTS_CHID_44r_ENUM
#define CWINTS_CHID_45r_ENUM BCM56440_B0_CWINTS_CHID_45r_ENUM
#define CWINTS_CHID_46r_ENUM BCM56440_B0_CWINTS_CHID_46r_ENUM
#define CWINTS_CHID_47r_ENUM BCM56440_B0_CWINTS_CHID_47r_ENUM
#define CWINTS_CHID_48r_ENUM BCM56440_B0_CWINTS_CHID_48r_ENUM
#define CWINTS_CHID_49r_ENUM BCM56440_B0_CWINTS_CHID_49r_ENUM
#define CWINTS_CHID_5r_ENUM BCM56440_B0_CWINTS_CHID_5r_ENUM
#define CWINTS_CHID_50r_ENUM BCM56440_B0_CWINTS_CHID_50r_ENUM
#define CWINTS_CHID_51r_ENUM BCM56440_B0_CWINTS_CHID_51r_ENUM
#define CWINTS_CHID_52r_ENUM BCM56440_B0_CWINTS_CHID_52r_ENUM
#define CWINTS_CHID_53r_ENUM BCM56440_B0_CWINTS_CHID_53r_ENUM
#define CWINTS_CHID_54r_ENUM BCM56440_B0_CWINTS_CHID_54r_ENUM
#define CWINTS_CHID_55r_ENUM BCM56440_B0_CWINTS_CHID_55r_ENUM
#define CWINTS_CHID_56r_ENUM BCM56440_B0_CWINTS_CHID_56r_ENUM
#define CWINTS_CHID_57r_ENUM BCM56440_B0_CWINTS_CHID_57r_ENUM
#define CWINTS_CHID_58r_ENUM BCM56440_B0_CWINTS_CHID_58r_ENUM
#define CWINTS_CHID_59r_ENUM BCM56440_B0_CWINTS_CHID_59r_ENUM
#define CWINTS_CHID_6r_ENUM BCM56440_B0_CWINTS_CHID_6r_ENUM
#define CWINTS_CHID_60r_ENUM BCM56440_B0_CWINTS_CHID_60r_ENUM
#define CWINTS_CHID_61r_ENUM BCM56440_B0_CWINTS_CHID_61r_ENUM
#define CWINTS_CHID_62r_ENUM BCM56440_B0_CWINTS_CHID_62r_ENUM
#define CWINTS_CHID_63r_ENUM BCM56440_B0_CWINTS_CHID_63r_ENUM
#define CWINTS_CHID_7r_ENUM BCM56440_B0_CWINTS_CHID_7r_ENUM
#define CWINTS_CHID_8r_ENUM BCM56440_B0_CWINTS_CHID_8r_ENUM
#define CWINTS_CHID_9r_ENUM BCM56440_B0_CWINTS_CHID_9r_ENUM
#define DCRCSSr_ENUM BCM56440_B0_DCRCSSr_ENUM
#define DDR3_PLL_CTRL_REGISTER_0r_ENUM BCM56440_B0_DDR3_PLL_CTRL_REGISTER_0r_ENUM
#define DDR3_PLL_CTRL_REGISTER_1r_ENUM BCM56440_B0_DDR3_PLL_CTRL_REGISTER_1r_ENUM
#define DDR3_PLL_CTRL_REGISTER_2r_ENUM BCM56440_B0_DDR3_PLL_CTRL_REGISTER_2r_ENUM
#define DDR3_PLL_CTRL_REGISTER_3r_ENUM BCM56440_B0_DDR3_PLL_CTRL_REGISTER_3r_ENUM
#define DDR3_PLL_CTRL_REGISTER_4r_ENUM BCM56440_B0_DDR3_PLL_CTRL_REGISTER_4r_ENUM
#define DDR3_PLL_STATUSr_ENUM BCM56440_B0_DDR3_PLL_STATUSr_ENUM
#define DEBUG0_EXTr_ENUM BCM56440_B0_DEBUG0_EXTr_ENUM
#define DEBUG0_INTr_ENUM BCM56440_B0_DEBUG0_INTr_ENUM
#define DEBUG1_EXTr_ENUM BCM56440_B0_DEBUG1_EXTr_ENUM
#define DEBUG1_INTr_ENUM BCM56440_B0_DEBUG1_INTr_ENUM
#define DEBUG_TOQ_QEN_ACCOUNT_0r_ENUM BCM56440_B0_DEBUG_TOQ_QEN_ACCOUNT_0r_ENUM
#define DEBUG_TOQ_QEN_ACCOUNT_1r_ENUM BCM56440_B0_DEBUG_TOQ_QEN_ACCOUNT_1r_ENUM
#define DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr_ENUM BCM56440_B0_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr_ENUM
#define DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_ENUM
#define DEQ_CCPE_FIFO_CFGr_ENUM BCM56440_B0_DEQ_CCPE_FIFO_CFGr_ENUM
#define DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_ENUM BCM56440_B0_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_ENUM
#define DEQ_ECC_DEBUGr_ENUM BCM56440_B0_DEQ_ECC_DEBUGr_ENUM
#define DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr_ENUM
#define DEQ_EFIFO_CFGr_ENUM BCM56440_B0_DEQ_EFIFO_CFGr_ENUM
#define DEQ_EFIFO_CFG_COMPLETEr_ENUM BCM56440_B0_DEQ_EFIFO_CFG_COMPLETEr_ENUM
#define DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_ENUM
#define DEQ_EFIFO_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_STATUS_DEBUGr_ENUM
#define DEQ_EFIFO_WATERMARK_DEBUGr_ENUM BCM56440_B0_DEQ_EFIFO_WATERMARK_DEBUGr_ENUM
#define DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr_ENUM
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_ENUM
#define DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_ENUM BCM56440_B0_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_ENUM
#define DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_ENUM BCM56440_B0_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_ENUM
#define DEQ_ERRORr_ENUM BCM56440_B0_DEQ_ERRORr_ENUM
#define DEQ_ERROR_0r_ENUM BCM56440_B0_DEQ_ERROR_0r_ENUM
#define DEQ_ERROR_1r_ENUM BCM56440_B0_DEQ_ERROR_1r_ENUM
#define DEQ_ERROR_2r_ENUM BCM56440_B0_DEQ_ERROR_2r_ENUM
#define DEQ_ERROR_3r_ENUM BCM56440_B0_DEQ_ERROR_3r_ENUM
#define DEQ_ERROR_MASK_0r_ENUM BCM56440_B0_DEQ_ERROR_MASK_0r_ENUM
#define DEQ_ERROR_MASK_1r_ENUM BCM56440_B0_DEQ_ERROR_MASK_1r_ENUM
#define DEQ_ERROR_MASK_2r_ENUM BCM56440_B0_DEQ_ERROR_MASK_2r_ENUM
#define DEQ_ERROR_MASK_3r_ENUM BCM56440_B0_DEQ_ERROR_MASK_3r_ENUM
#define DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_CELL_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_CELL_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_PKT_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr_ENUM BCM56440_B0_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr_ENUM
#define DEQ_MISCELLANEOUS_CFG_DEBUGr_ENUM BCM56440_B0_DEQ_MISCELLANEOUS_CFG_DEBUGr_ENUM
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_ENUM
#define DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr_ENUM
#define DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr_ENUM BCM56440_B0_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr_ENUM
#define DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_ENUM BCM56440_B0_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_ENUM
#define DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_ENUM BCM56440_B0_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_ENUM
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_ENUM BCM56440_B0_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_ENUM
#define DEQ_TRACE_IF_CAPT_0r_ENUM BCM56440_B0_DEQ_TRACE_IF_CAPT_0r_ENUM
#define DEQ_TRACE_IF_CAPT_1r_ENUM BCM56440_B0_DEQ_TRACE_IF_CAPT_1r_ENUM
#define DEQ_TRACE_IF_CONTROLr_ENUM BCM56440_B0_DEQ_TRACE_IF_CONTROLr_ENUM
#define DEQ_TRACE_IF_COUNTERr_ENUM BCM56440_B0_DEQ_TRACE_IF_COUNTERr_ENUM
#define DEQ_TRACE_IF_MASK_FIELD_0r_ENUM BCM56440_B0_DEQ_TRACE_IF_MASK_FIELD_0r_ENUM
#define DEQ_TRACE_IF_MASK_FIELD_1r_ENUM BCM56440_B0_DEQ_TRACE_IF_MASK_FIELD_1r_ENUM
#define DEQ_TRACE_IF_VALUE_FIELD_0r_ENUM BCM56440_B0_DEQ_TRACE_IF_VALUE_FIELD_0r_ENUM
#define DEQ_TRACE_IF_VALUE_FIELD_1r_ENUM BCM56440_B0_DEQ_TRACE_IF_VALUE_FIELD_1r_ENUM
#define DEST_PORT_CFG_0r_ENUM BCM56440_B0_DEST_PORT_CFG_0r_ENUM
#define DEST_PORT_CFG_1r_ENUM BCM56440_B0_DEST_PORT_CFG_1r_ENUM
#define DLB_HGT_CURRENT_TIMEr_ENUM BCM56440_B0_DLB_HGT_CURRENT_TIMEr_ENUM
#define DLB_HGT_FINAL_PORT_QUALITY_MEASUREr_ENUM BCM56440_B0_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr_ENUM
#define DLB_HGT_FLOWSET_PORTm_ENUM BCM56440_B0_DLB_HGT_FLOWSET_PORTm_ENUM
#define DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_ENUM
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMPm_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMPm_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr_ENUM
#define DLB_HGT_GLB_QUANTIZE_THRESHOLDSm_ENUM BCM56440_B0_DLB_HGT_GLB_QUANTIZE_THRESHOLDSm_ENUM
#define DLB_HGT_GROUP_CONTROLm_ENUM BCM56440_B0_DLB_HGT_GROUP_CONTROLm_ENUM
#define DLB_HGT_GROUP_MEMBERSHIPm_ENUM BCM56440_B0_DLB_HGT_GROUP_MEMBERSHIPm_ENUM
#define DLB_HGT_GROUP_STATSm_ENUM BCM56440_B0_DLB_HGT_GROUP_STATSm_ENUM
#define DLB_HGT_LINK_CONTROLm_ENUM BCM56440_B0_DLB_HGT_LINK_CONTROLm_ENUM
#define DLB_HGT_OPTIMAL_CANDIDATEm_ENUM BCM56440_B0_DLB_HGT_OPTIMAL_CANDIDATEm_ENUM
#define DLB_HGT_PORT_AVG_QUALITY_MEASUREr_ENUM BCM56440_B0_DLB_HGT_PORT_AVG_QUALITY_MEASUREr_ENUM
#define DLB_HGT_PORT_INST_QUALITY_MEASUREr_ENUM BCM56440_B0_DLB_HGT_PORT_INST_QUALITY_MEASUREr_ENUM
#define DLB_HGT_PORT_QUALITY_MAPPINGm_ENUM BCM56440_B0_DLB_HGT_PORT_QUALITY_MAPPINGm_ENUM
#define DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr_ENUM BCM56440_B0_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr_ENUM
#define DLB_HGT_PORT_STATEm_ENUM BCM56440_B0_DLB_HGT_PORT_STATEm_ENUM
#define DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM BCM56440_B0_DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM
#define DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr_ENUM BCM56440_B0_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr_ENUM
#define DLB_HGT_QUANTIZE_CONTROLr_ENUM BCM56440_B0_DLB_HGT_QUANTIZE_CONTROLr_ENUM
#define DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM BCM56440_B0_DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM
#define DOS_CONTROLr_ENUM BCM56440_B0_DOS_CONTROLr_ENUM
#define DOS_CONTROL_2r_ENUM BCM56440_B0_DOS_CONTROL_2r_ENUM
#define DOS_CONTROL_3r_ENUM BCM56440_B0_DOS_CONTROL_3r_ENUM
#define DROP_CONTROL_0r_ENUM BCM56440_B0_DROP_CONTROL_0r_ENUM
#define DSCP_TABLEm_ENUM BCM56440_B0_DSCP_TABLEm_ENUM
#define DSCP_TABLE_PARITY_CONTROLr_ENUM BCM56440_B0_DSCP_TABLE_PARITY_CONTROLr_ENUM
#define DSCP_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_DSCP_TABLE_PARITY_STATUS_INTRr_ENUM
#define DSCP_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_DSCP_TABLE_PARITY_STATUS_NACKr_ENUM
#define E2ECC_HOL_ENr_ENUM BCM56440_B0_E2ECC_HOL_ENr_ENUM
#define E2ECC_HOL_PBMr_ENUM BCM56440_B0_E2ECC_HOL_PBMr_ENUM
#define E2ECC_MAX_TX_TIMERr_ENUM BCM56440_B0_E2ECC_MAX_TX_TIMERr_ENUM
#define E2ECC_MIN_TX_TIMERr_ENUM BCM56440_B0_E2ECC_MIN_TX_TIMERr_ENUM
#define E2ECC_PORT_MAPPING_CONFIGr_ENUM BCM56440_B0_E2ECC_PORT_MAPPING_CONFIGr_ENUM
#define E2ECC_TX_ENABLE_BMPr_ENUM BCM56440_B0_E2ECC_TX_ENABLE_BMPr_ENUM
#define E2ECC_TX_MODEr_ENUM BCM56440_B0_E2ECC_TX_MODEr_ENUM
#define E2ECC_TX_PORTS_NUMr_ENUM BCM56440_B0_E2ECC_TX_PORTS_NUMr_ENUM
#define E2EFCEMA_CNT_DISC_LIMITr_ENUM BCM56440_B0_E2EFCEMA_CNT_DISC_LIMITr_ENUM
#define E2EFCEMA_CNT_RESET_LIMITr_ENUM BCM56440_B0_E2EFCEMA_CNT_RESET_LIMITr_ENUM
#define E2EFCEMA_CNT_SET_LIMITr_ENUM BCM56440_B0_E2EFCEMA_CNT_SET_LIMITr_ENUM
#define E2EFCEMA_CNT_VALr_ENUM BCM56440_B0_E2EFCEMA_CNT_VALr_ENUM
#define E2EFCEMA_TX_RMT_DISC0r_ENUM BCM56440_B0_E2EFCEMA_TX_RMT_DISC0r_ENUM
#define E2EFCEMA_TX_RMT_DISC1r_ENUM BCM56440_B0_E2EFCEMA_TX_RMT_DISC1r_ENUM
#define E2EFCEMA_TX_RMT_IBP0r_ENUM BCM56440_B0_E2EFCEMA_TX_RMT_IBP0r_ENUM
#define E2EFCEMA_TX_RMT_IBP1r_ENUM BCM56440_B0_E2EFCEMA_TX_RMT_IBP1r_ENUM
#define E2EFCEXT_CNT_DISC_LIMITr_ENUM BCM56440_B0_E2EFCEXT_CNT_DISC_LIMITr_ENUM
#define E2EFCEXT_CNT_RESET_LIMITr_ENUM BCM56440_B0_E2EFCEXT_CNT_RESET_LIMITr_ENUM
#define E2EFCEXT_CNT_SET_LIMITr_ENUM BCM56440_B0_E2EFCEXT_CNT_SET_LIMITr_ENUM
#define E2EFCEXT_CNT_VALr_ENUM BCM56440_B0_E2EFCEXT_CNT_VALr_ENUM
#define E2EFCEXT_TX_RMT_DISC0r_ENUM BCM56440_B0_E2EFCEXT_TX_RMT_DISC0r_ENUM
#define E2EFCEXT_TX_RMT_DISC1r_ENUM BCM56440_B0_E2EFCEXT_TX_RMT_DISC1r_ENUM
#define E2EFCEXT_TX_RMT_IBP0r_ENUM BCM56440_B0_E2EFCEXT_TX_RMT_IBP0r_ENUM
#define E2EFCEXT_TX_RMT_IBP1r_ENUM BCM56440_B0_E2EFCEXT_TX_RMT_IBP1r_ENUM
#define E2EFCINT_CNT_DISC_LIMITr_ENUM BCM56440_B0_E2EFCINT_CNT_DISC_LIMITr_ENUM
#define E2EFCINT_CNT_RESET_LIMITr_ENUM BCM56440_B0_E2EFCINT_CNT_RESET_LIMITr_ENUM
#define E2EFCINT_CNT_SET_LIMITr_ENUM BCM56440_B0_E2EFCINT_CNT_SET_LIMITr_ENUM
#define E2EFCINT_CNT_VALr_ENUM BCM56440_B0_E2EFCINT_CNT_VALr_ENUM
#define E2EFCINT_TX_RMT_DISC0r_ENUM BCM56440_B0_E2EFCINT_TX_RMT_DISC0r_ENUM
#define E2EFCINT_TX_RMT_DISC1r_ENUM BCM56440_B0_E2EFCINT_TX_RMT_DISC1r_ENUM
#define E2EFCINT_TX_RMT_IBP0r_ENUM BCM56440_B0_E2EFCINT_TX_RMT_IBP0r_ENUM
#define E2EFCINT_TX_RMT_IBP1r_ENUM BCM56440_B0_E2EFCINT_TX_RMT_IBP1r_ENUM
#define E2EFCQEN_CNT_DISC_LIMITr_ENUM BCM56440_B0_E2EFCQEN_CNT_DISC_LIMITr_ENUM
#define E2EFCQEN_CNT_RESET_LIMITr_ENUM BCM56440_B0_E2EFCQEN_CNT_RESET_LIMITr_ENUM
#define E2EFCQEN_CNT_SET_LIMITr_ENUM BCM56440_B0_E2EFCQEN_CNT_SET_LIMITr_ENUM
#define E2EFCQEN_CNT_VALr_ENUM BCM56440_B0_E2EFCQEN_CNT_VALr_ENUM
#define E2EFCQEN_TX_RMT_DISC0r_ENUM BCM56440_B0_E2EFCQEN_TX_RMT_DISC0r_ENUM
#define E2EFCQEN_TX_RMT_DISC1r_ENUM BCM56440_B0_E2EFCQEN_TX_RMT_DISC1r_ENUM
#define E2EFCQEN_TX_RMT_IBP0r_ENUM BCM56440_B0_E2EFCQEN_TX_RMT_IBP0r_ENUM
#define E2EFCQEN_TX_RMT_IBP1r_ENUM BCM56440_B0_E2EFCQEN_TX_RMT_IBP1r_ENUM
#define E2EFCRQE_CNT_DISC_LIMITr_ENUM BCM56440_B0_E2EFCRQE_CNT_DISC_LIMITr_ENUM
#define E2EFCRQE_CNT_RESET_LIMITr_ENUM BCM56440_B0_E2EFCRQE_CNT_RESET_LIMITr_ENUM
#define E2EFCRQE_CNT_SET_LIMITr_ENUM BCM56440_B0_E2EFCRQE_CNT_SET_LIMITr_ENUM
#define E2EFCRQE_CNT_VALr_ENUM BCM56440_B0_E2EFCRQE_CNT_VALr_ENUM
#define E2EFCRQE_TX_RMT_DISC0r_ENUM BCM56440_B0_E2EFCRQE_TX_RMT_DISC0r_ENUM
#define E2EFCRQE_TX_RMT_DISC1r_ENUM BCM56440_B0_E2EFCRQE_TX_RMT_DISC1r_ENUM
#define E2EFCRQE_TX_RMT_IBP0r_ENUM BCM56440_B0_E2EFCRQE_TX_RMT_IBP0r_ENUM
#define E2EFCRQE_TX_RMT_IBP1r_ENUM BCM56440_B0_E2EFCRQE_TX_RMT_IBP1r_ENUM
#define E2EFC_CNT_ATTRr_ENUM BCM56440_B0_E2EFC_CNT_ATTRr_ENUM
#define E2EFC_CONFIGr_ENUM BCM56440_B0_E2EFC_CONFIGr_ENUM
#define E2EFC_HG_MAX_TX_TIMERr_ENUM BCM56440_B0_E2EFC_HG_MAX_TX_TIMERr_ENUM
#define E2EFC_HG_MIN_TX_TIMERr_ENUM BCM56440_B0_E2EFC_HG_MIN_TX_TIMERr_ENUM
#define E2EFC_IBP_ENr_ENUM BCM56440_B0_E2EFC_IBP_ENr_ENUM
#define E2EFC_IBP_HG_RMODr_ENUM BCM56440_B0_E2EFC_IBP_HG_RMODr_ENUM
#define E2EFC_PORT_MAPPINGr_ENUM BCM56440_B0_E2EFC_PORT_MAPPINGr_ENUM
#define E2EFC_PORT_MAPPING_CONFIGr_ENUM BCM56440_B0_E2EFC_PORT_MAPPING_CONFIGr_ENUM
#define E2EFC_RX_RMODID_0r_ENUM BCM56440_B0_E2EFC_RX_RMODID_0r_ENUM
#define E2EFC_RX_RMODID_1r_ENUM BCM56440_B0_E2EFC_RX_RMODID_1r_ENUM
#define E2EFC_RX_RMT_IBP0r_ENUM BCM56440_B0_E2EFC_RX_RMT_IBP0r_ENUM
#define E2EFC_RX_RMT_IBP1r_ENUM BCM56440_B0_E2EFC_RX_RMT_IBP1r_ENUM
#define E2EFC_RX_RMT_TIMEOUTr_ENUM BCM56440_B0_E2EFC_RX_RMT_TIMEOUTr_ENUM
#define E2EFC_TX_RMODID_0r_ENUM BCM56440_B0_E2EFC_TX_RMODID_0r_ENUM
#define E2EFC_TX_RMODID_1r_ENUM BCM56440_B0_E2EFC_TX_RMODID_1r_ENUM
#define E2E_DROP_COUNTr_ENUM BCM56440_B0_E2E_DROP_COUNTr_ENUM
#define E2E_HOL_RX_DA_LSr_ENUM BCM56440_B0_E2E_HOL_RX_DA_LSr_ENUM
#define E2E_HOL_RX_DA_MSr_ENUM BCM56440_B0_E2E_HOL_RX_DA_MSr_ENUM
#define E2E_HOL_RX_LENGTH_TYPEr_ENUM BCM56440_B0_E2E_HOL_RX_LENGTH_TYPEr_ENUM
#define E2E_HOL_RX_OPCODEr_ENUM BCM56440_B0_E2E_HOL_RX_OPCODEr_ENUM
#define E2E_HOL_STATUSm_ENUM BCM56440_B0_E2E_HOL_STATUSm_ENUM
#define E2E_HOL_STATUS_1m_ENUM BCM56440_B0_E2E_HOL_STATUS_1m_ENUM
#define E2E_HOL_STATUS_1_PARITY_CONTROLr_ENUM BCM56440_B0_E2E_HOL_STATUS_1_PARITY_CONTROLr_ENUM
#define E2E_HOL_STATUS_1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_E2E_HOL_STATUS_1_PARITY_STATUS_INTRr_ENUM
#define E2E_HOL_STATUS_1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_E2E_HOL_STATUS_1_PARITY_STATUS_NACKr_ENUM
#define E2E_HOL_STATUS_PARITY_CONTROLr_ENUM BCM56440_B0_E2E_HOL_STATUS_PARITY_CONTROLr_ENUM
#define E2E_HOL_STATUS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_E2E_HOL_STATUS_PARITY_STATUS_INTRr_ENUM
#define E2E_HOL_STATUS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_E2E_HOL_STATUS_PARITY_STATUS_NACKr_ENUM
#define E2E_IBP_RX_DA_LSr_ENUM BCM56440_B0_E2E_IBP_RX_DA_LSr_ENUM
#define E2E_IBP_RX_DA_MSr_ENUM BCM56440_B0_E2E_IBP_RX_DA_MSr_ENUM
#define E2E_IBP_RX_LENGTH_TYPEr_ENUM BCM56440_B0_E2E_IBP_RX_LENGTH_TYPEr_ENUM
#define E2E_IBP_RX_OPCODEr_ENUM BCM56440_B0_E2E_IBP_RX_OPCODEr_ENUM
#define ECC_ADDR0r_ENUM BCM56440_B0_ECC_ADDR0r_ENUM
#define ECC_ADDR1r_ENUM BCM56440_B0_ECC_ADDR1r_ENUM
#define ECC_ADDR10r_ENUM BCM56440_B0_ECC_ADDR10r_ENUM
#define ECC_ADDR11r_ENUM BCM56440_B0_ECC_ADDR11r_ENUM
#define ECC_ADDR12r_ENUM BCM56440_B0_ECC_ADDR12r_ENUM
#define ECC_ADDR13r_ENUM BCM56440_B0_ECC_ADDR13r_ENUM
#define ECC_ADDR14r_ENUM BCM56440_B0_ECC_ADDR14r_ENUM
#define ECC_ADDR15r_ENUM BCM56440_B0_ECC_ADDR15r_ENUM
#define ECC_ADDR16r_ENUM BCM56440_B0_ECC_ADDR16r_ENUM
#define ECC_ADDR17r_ENUM BCM56440_B0_ECC_ADDR17r_ENUM
#define ECC_ADDR18r_ENUM BCM56440_B0_ECC_ADDR18r_ENUM
#define ECC_ADDR19r_ENUM BCM56440_B0_ECC_ADDR19r_ENUM
#define ECC_ADDR2r_ENUM BCM56440_B0_ECC_ADDR2r_ENUM
#define ECC_ADDR20r_ENUM BCM56440_B0_ECC_ADDR20r_ENUM
#define ECC_ADDR21r_ENUM BCM56440_B0_ECC_ADDR21r_ENUM
#define ECC_ADDR22r_ENUM BCM56440_B0_ECC_ADDR22r_ENUM
#define ECC_ADDR23r_ENUM BCM56440_B0_ECC_ADDR23r_ENUM
#define ECC_ADDR24r_ENUM BCM56440_B0_ECC_ADDR24r_ENUM
#define ECC_ADDR25r_ENUM BCM56440_B0_ECC_ADDR25r_ENUM
#define ECC_ADDR26r_ENUM BCM56440_B0_ECC_ADDR26r_ENUM
#define ECC_ADDR27r_ENUM BCM56440_B0_ECC_ADDR27r_ENUM
#define ECC_ADDR28r_ENUM BCM56440_B0_ECC_ADDR28r_ENUM
#define ECC_ADDR29r_ENUM BCM56440_B0_ECC_ADDR29r_ENUM
#define ECC_ADDR3r_ENUM BCM56440_B0_ECC_ADDR3r_ENUM
#define ECC_ADDR30r_ENUM BCM56440_B0_ECC_ADDR30r_ENUM
#define ECC_ADDR31r_ENUM BCM56440_B0_ECC_ADDR31r_ENUM
#define ECC_ADDR32r_ENUM BCM56440_B0_ECC_ADDR32r_ENUM
#define ECC_ADDR33r_ENUM BCM56440_B0_ECC_ADDR33r_ENUM
#define ECC_ADDR34r_ENUM BCM56440_B0_ECC_ADDR34r_ENUM
#define ECC_ADDR35r_ENUM BCM56440_B0_ECC_ADDR35r_ENUM
#define ECC_ADDR36r_ENUM BCM56440_B0_ECC_ADDR36r_ENUM
#define ECC_ADDR4r_ENUM BCM56440_B0_ECC_ADDR4r_ENUM
#define ECC_ADDR5r_ENUM BCM56440_B0_ECC_ADDR5r_ENUM
#define ECC_ADDR6r_ENUM BCM56440_B0_ECC_ADDR6r_ENUM
#define ECC_ADDR7r_ENUM BCM56440_B0_ECC_ADDR7r_ENUM
#define ECC_ADDR8r_ENUM BCM56440_B0_ECC_ADDR8r_ENUM
#define ECC_ADDR9r_ENUM BCM56440_B0_ECC_ADDR9r_ENUM
#define ECC_CONFIG0r_ENUM BCM56440_B0_ECC_CONFIG0r_ENUM
#define ECC_CONFIG1r_ENUM BCM56440_B0_ECC_CONFIG1r_ENUM
#define ECC_CONFIG10r_ENUM BCM56440_B0_ECC_CONFIG10r_ENUM
#define ECC_CONFIG11r_ENUM BCM56440_B0_ECC_CONFIG11r_ENUM
#define ECC_CONFIG12r_ENUM BCM56440_B0_ECC_CONFIG12r_ENUM
#define ECC_CONFIG13r_ENUM BCM56440_B0_ECC_CONFIG13r_ENUM
#define ECC_CONFIG14r_ENUM BCM56440_B0_ECC_CONFIG14r_ENUM
#define ECC_CONFIG15r_ENUM BCM56440_B0_ECC_CONFIG15r_ENUM
#define ECC_CONFIG16r_ENUM BCM56440_B0_ECC_CONFIG16r_ENUM
#define ECC_CONFIG17r_ENUM BCM56440_B0_ECC_CONFIG17r_ENUM
#define ECC_CONFIG18r_ENUM BCM56440_B0_ECC_CONFIG18r_ENUM
#define ECC_CONFIG19r_ENUM BCM56440_B0_ECC_CONFIG19r_ENUM
#define ECC_CONFIG2r_ENUM BCM56440_B0_ECC_CONFIG2r_ENUM
#define ECC_CONFIG20r_ENUM BCM56440_B0_ECC_CONFIG20r_ENUM
#define ECC_CONFIG21r_ENUM BCM56440_B0_ECC_CONFIG21r_ENUM
#define ECC_CONFIG22r_ENUM BCM56440_B0_ECC_CONFIG22r_ENUM
#define ECC_CONFIG23r_ENUM BCM56440_B0_ECC_CONFIG23r_ENUM
#define ECC_CONFIG24r_ENUM BCM56440_B0_ECC_CONFIG24r_ENUM
#define ECC_CONFIG25r_ENUM BCM56440_B0_ECC_CONFIG25r_ENUM
#define ECC_CONFIG26r_ENUM BCM56440_B0_ECC_CONFIG26r_ENUM
#define ECC_CONFIG27r_ENUM BCM56440_B0_ECC_CONFIG27r_ENUM
#define ECC_CONFIG28r_ENUM BCM56440_B0_ECC_CONFIG28r_ENUM
#define ECC_CONFIG29r_ENUM BCM56440_B0_ECC_CONFIG29r_ENUM
#define ECC_CONFIG3r_ENUM BCM56440_B0_ECC_CONFIG3r_ENUM
#define ECC_CONFIG30r_ENUM BCM56440_B0_ECC_CONFIG30r_ENUM
#define ECC_CONFIG31r_ENUM BCM56440_B0_ECC_CONFIG31r_ENUM
#define ECC_CONFIG32r_ENUM BCM56440_B0_ECC_CONFIG32r_ENUM
#define ECC_CONFIG33r_ENUM BCM56440_B0_ECC_CONFIG33r_ENUM
#define ECC_CONFIG34r_ENUM BCM56440_B0_ECC_CONFIG34r_ENUM
#define ECC_CONFIG35r_ENUM BCM56440_B0_ECC_CONFIG35r_ENUM
#define ECC_CONFIG36r_ENUM BCM56440_B0_ECC_CONFIG36r_ENUM
#define ECC_CONFIG4r_ENUM BCM56440_B0_ECC_CONFIG4r_ENUM
#define ECC_CONFIG5r_ENUM BCM56440_B0_ECC_CONFIG5r_ENUM
#define ECC_CONFIG6r_ENUM BCM56440_B0_ECC_CONFIG6r_ENUM
#define ECC_CONFIG7r_ENUM BCM56440_B0_ECC_CONFIG7r_ENUM
#define ECC_CONFIG8r_ENUM BCM56440_B0_ECC_CONFIG8r_ENUM
#define ECC_CONFIG9r_ENUM BCM56440_B0_ECC_CONFIG9r_ENUM
#define ECC_DATA1r_ENUM BCM56440_B0_ECC_DATA1r_ENUM
#define ECC_DATA12r_ENUM BCM56440_B0_ECC_DATA12r_ENUM
#define ECC_DATA13r_ENUM BCM56440_B0_ECC_DATA13r_ENUM
#define ECC_DATA14r_ENUM BCM56440_B0_ECC_DATA14r_ENUM
#define ECC_DATA20r_ENUM BCM56440_B0_ECC_DATA20r_ENUM
#define ECC_DATA24r_ENUM BCM56440_B0_ECC_DATA24r_ENUM
#define ECC_DATA27r_ENUM BCM56440_B0_ECC_DATA27r_ENUM
#define ECC_DATA28r_ENUM BCM56440_B0_ECC_DATA28r_ENUM
#define ECC_DATA29r_ENUM BCM56440_B0_ECC_DATA29r_ENUM
#define ECC_DATA30r_ENUM BCM56440_B0_ECC_DATA30r_ENUM
#define ECC_DATA31r_ENUM BCM56440_B0_ECC_DATA31r_ENUM
#define ECC_DATA33r_ENUM BCM56440_B0_ECC_DATA33r_ENUM
#define ECC_ERROR0r_ENUM BCM56440_B0_ECC_ERROR0r_ENUM
#define ECC_ERROR0_MASKr_ENUM BCM56440_B0_ECC_ERROR0_MASKr_ENUM
#define ECC_ERROR1r_ENUM BCM56440_B0_ECC_ERROR1r_ENUM
#define ECC_ERROR1_MASKr_ENUM BCM56440_B0_ECC_ERROR1_MASKr_ENUM
#define ECC_ERROR2r_ENUM BCM56440_B0_ECC_ERROR2r_ENUM
#define ECC_ERROR2_MASKr_ENUM BCM56440_B0_ECC_ERROR2_MASKr_ENUM
#define ECC_ERROR3r_ENUM BCM56440_B0_ECC_ERROR3r_ENUM
#define ECC_ERROR3_MASKr_ENUM BCM56440_B0_ECC_ERROR3_MASKr_ENUM
#define ECC_ERROR4r_ENUM BCM56440_B0_ECC_ERROR4r_ENUM
#define ECC_ERROR4_MASKr_ENUM BCM56440_B0_ECC_ERROR4_MASKr_ENUM
#define ECC_ERR_PTR_CTR_EXTr_ENUM BCM56440_B0_ECC_ERR_PTR_CTR_EXTr_ENUM
#define ECC_ERR_PTR_CTR_INTr_ENUM BCM56440_B0_ECC_ERR_PTR_CTR_INTr_ENUM
#define ECC_ERR_PTR_EXP_EXTr_ENUM BCM56440_B0_ECC_ERR_PTR_EXP_EXTr_ENUM
#define ECC_ERR_PTR_EXP_INTr_ENUM BCM56440_B0_ECC_ERR_PTR_EXP_INTr_ENUM
#define ECC_ERR_PTR_LMT_EXTr_ENUM BCM56440_B0_ECC_ERR_PTR_LMT_EXTr_ENUM
#define ECC_ERR_PTR_LMT_INTr_ENUM BCM56440_B0_ECC_ERR_PTR_LMT_INTr_ENUM
#define ECHCTL_CHID_0r_ENUM BCM56440_B0_ECHCTL_CHID_0r_ENUM
#define ECHCTL_CHID_1r_ENUM BCM56440_B0_ECHCTL_CHID_1r_ENUM
#define ECHCTL_CHID_10r_ENUM BCM56440_B0_ECHCTL_CHID_10r_ENUM
#define ECHCTL_CHID_11r_ENUM BCM56440_B0_ECHCTL_CHID_11r_ENUM
#define ECHCTL_CHID_12r_ENUM BCM56440_B0_ECHCTL_CHID_12r_ENUM
#define ECHCTL_CHID_13r_ENUM BCM56440_B0_ECHCTL_CHID_13r_ENUM
#define ECHCTL_CHID_14r_ENUM BCM56440_B0_ECHCTL_CHID_14r_ENUM
#define ECHCTL_CHID_15r_ENUM BCM56440_B0_ECHCTL_CHID_15r_ENUM
#define ECHCTL_CHID_16r_ENUM BCM56440_B0_ECHCTL_CHID_16r_ENUM
#define ECHCTL_CHID_17r_ENUM BCM56440_B0_ECHCTL_CHID_17r_ENUM
#define ECHCTL_CHID_18r_ENUM BCM56440_B0_ECHCTL_CHID_18r_ENUM
#define ECHCTL_CHID_19r_ENUM BCM56440_B0_ECHCTL_CHID_19r_ENUM
#define ECHCTL_CHID_2r_ENUM BCM56440_B0_ECHCTL_CHID_2r_ENUM
#define ECHCTL_CHID_20r_ENUM BCM56440_B0_ECHCTL_CHID_20r_ENUM
#define ECHCTL_CHID_21r_ENUM BCM56440_B0_ECHCTL_CHID_21r_ENUM
#define ECHCTL_CHID_22r_ENUM BCM56440_B0_ECHCTL_CHID_22r_ENUM
#define ECHCTL_CHID_23r_ENUM BCM56440_B0_ECHCTL_CHID_23r_ENUM
#define ECHCTL_CHID_24r_ENUM BCM56440_B0_ECHCTL_CHID_24r_ENUM
#define ECHCTL_CHID_25r_ENUM BCM56440_B0_ECHCTL_CHID_25r_ENUM
#define ECHCTL_CHID_26r_ENUM BCM56440_B0_ECHCTL_CHID_26r_ENUM
#define ECHCTL_CHID_27r_ENUM BCM56440_B0_ECHCTL_CHID_27r_ENUM
#define ECHCTL_CHID_28r_ENUM BCM56440_B0_ECHCTL_CHID_28r_ENUM
#define ECHCTL_CHID_29r_ENUM BCM56440_B0_ECHCTL_CHID_29r_ENUM
#define ECHCTL_CHID_3r_ENUM BCM56440_B0_ECHCTL_CHID_3r_ENUM
#define ECHCTL_CHID_30r_ENUM BCM56440_B0_ECHCTL_CHID_30r_ENUM
#define ECHCTL_CHID_31r_ENUM BCM56440_B0_ECHCTL_CHID_31r_ENUM
#define ECHCTL_CHID_32r_ENUM BCM56440_B0_ECHCTL_CHID_32r_ENUM
#define ECHCTL_CHID_33r_ENUM BCM56440_B0_ECHCTL_CHID_33r_ENUM
#define ECHCTL_CHID_34r_ENUM BCM56440_B0_ECHCTL_CHID_34r_ENUM
#define ECHCTL_CHID_35r_ENUM BCM56440_B0_ECHCTL_CHID_35r_ENUM
#define ECHCTL_CHID_36r_ENUM BCM56440_B0_ECHCTL_CHID_36r_ENUM
#define ECHCTL_CHID_37r_ENUM BCM56440_B0_ECHCTL_CHID_37r_ENUM
#define ECHCTL_CHID_38r_ENUM BCM56440_B0_ECHCTL_CHID_38r_ENUM
#define ECHCTL_CHID_39r_ENUM BCM56440_B0_ECHCTL_CHID_39r_ENUM
#define ECHCTL_CHID_4r_ENUM BCM56440_B0_ECHCTL_CHID_4r_ENUM
#define ECHCTL_CHID_40r_ENUM BCM56440_B0_ECHCTL_CHID_40r_ENUM
#define ECHCTL_CHID_41r_ENUM BCM56440_B0_ECHCTL_CHID_41r_ENUM
#define ECHCTL_CHID_42r_ENUM BCM56440_B0_ECHCTL_CHID_42r_ENUM
#define ECHCTL_CHID_43r_ENUM BCM56440_B0_ECHCTL_CHID_43r_ENUM
#define ECHCTL_CHID_44r_ENUM BCM56440_B0_ECHCTL_CHID_44r_ENUM
#define ECHCTL_CHID_45r_ENUM BCM56440_B0_ECHCTL_CHID_45r_ENUM
#define ECHCTL_CHID_46r_ENUM BCM56440_B0_ECHCTL_CHID_46r_ENUM
#define ECHCTL_CHID_47r_ENUM BCM56440_B0_ECHCTL_CHID_47r_ENUM
#define ECHCTL_CHID_48r_ENUM BCM56440_B0_ECHCTL_CHID_48r_ENUM
#define ECHCTL_CHID_49r_ENUM BCM56440_B0_ECHCTL_CHID_49r_ENUM
#define ECHCTL_CHID_5r_ENUM BCM56440_B0_ECHCTL_CHID_5r_ENUM
#define ECHCTL_CHID_50r_ENUM BCM56440_B0_ECHCTL_CHID_50r_ENUM
#define ECHCTL_CHID_51r_ENUM BCM56440_B0_ECHCTL_CHID_51r_ENUM
#define ECHCTL_CHID_52r_ENUM BCM56440_B0_ECHCTL_CHID_52r_ENUM
#define ECHCTL_CHID_53r_ENUM BCM56440_B0_ECHCTL_CHID_53r_ENUM
#define ECHCTL_CHID_54r_ENUM BCM56440_B0_ECHCTL_CHID_54r_ENUM
#define ECHCTL_CHID_55r_ENUM BCM56440_B0_ECHCTL_CHID_55r_ENUM
#define ECHCTL_CHID_56r_ENUM BCM56440_B0_ECHCTL_CHID_56r_ENUM
#define ECHCTL_CHID_57r_ENUM BCM56440_B0_ECHCTL_CHID_57r_ENUM
#define ECHCTL_CHID_58r_ENUM BCM56440_B0_ECHCTL_CHID_58r_ENUM
#define ECHCTL_CHID_59r_ENUM BCM56440_B0_ECHCTL_CHID_59r_ENUM
#define ECHCTL_CHID_6r_ENUM BCM56440_B0_ECHCTL_CHID_6r_ENUM
#define ECHCTL_CHID_60r_ENUM BCM56440_B0_ECHCTL_CHID_60r_ENUM
#define ECHCTL_CHID_61r_ENUM BCM56440_B0_ECHCTL_CHID_61r_ENUM
#define ECHCTL_CHID_62r_ENUM BCM56440_B0_ECHCTL_CHID_62r_ENUM
#define ECHCTL_CHID_63r_ENUM BCM56440_B0_ECHCTL_CHID_63r_ENUM
#define ECHCTL_CHID_7r_ENUM BCM56440_B0_ECHCTL_CHID_7r_ENUM
#define ECHCTL_CHID_8r_ENUM BCM56440_B0_ECHCTL_CHID_8r_ENUM
#define ECHCTL_CHID_9r_ENUM BCM56440_B0_ECHCTL_CHID_9r_ENUM
#define ECMAP0_CID_0r_ENUM BCM56440_B0_ECMAP0_CID_0r_ENUM
#define ECMAP0_CID_1r_ENUM BCM56440_B0_ECMAP0_CID_1r_ENUM
#define ECMAP0_CID_10r_ENUM BCM56440_B0_ECMAP0_CID_10r_ENUM
#define ECMAP0_CID_11r_ENUM BCM56440_B0_ECMAP0_CID_11r_ENUM
#define ECMAP0_CID_12r_ENUM BCM56440_B0_ECMAP0_CID_12r_ENUM
#define ECMAP0_CID_13r_ENUM BCM56440_B0_ECMAP0_CID_13r_ENUM
#define ECMAP0_CID_14r_ENUM BCM56440_B0_ECMAP0_CID_14r_ENUM
#define ECMAP0_CID_15r_ENUM BCM56440_B0_ECMAP0_CID_15r_ENUM
#define ECMAP0_CID_2r_ENUM BCM56440_B0_ECMAP0_CID_2r_ENUM
#define ECMAP0_CID_3r_ENUM BCM56440_B0_ECMAP0_CID_3r_ENUM
#define ECMAP0_CID_4r_ENUM BCM56440_B0_ECMAP0_CID_4r_ENUM
#define ECMAP0_CID_5r_ENUM BCM56440_B0_ECMAP0_CID_5r_ENUM
#define ECMAP0_CID_6r_ENUM BCM56440_B0_ECMAP0_CID_6r_ENUM
#define ECMAP0_CID_7r_ENUM BCM56440_B0_ECMAP0_CID_7r_ENUM
#define ECMAP0_CID_8r_ENUM BCM56440_B0_ECMAP0_CID_8r_ENUM
#define ECMAP0_CID_9r_ENUM BCM56440_B0_ECMAP0_CID_9r_ENUM
#define ECMAP10_CID_0r_ENUM BCM56440_B0_ECMAP10_CID_0r_ENUM
#define ECMAP10_CID_1r_ENUM BCM56440_B0_ECMAP10_CID_1r_ENUM
#define ECMAP10_CID_10r_ENUM BCM56440_B0_ECMAP10_CID_10r_ENUM
#define ECMAP10_CID_11r_ENUM BCM56440_B0_ECMAP10_CID_11r_ENUM
#define ECMAP10_CID_12r_ENUM BCM56440_B0_ECMAP10_CID_12r_ENUM
#define ECMAP10_CID_13r_ENUM BCM56440_B0_ECMAP10_CID_13r_ENUM
#define ECMAP10_CID_14r_ENUM BCM56440_B0_ECMAP10_CID_14r_ENUM
#define ECMAP10_CID_15r_ENUM BCM56440_B0_ECMAP10_CID_15r_ENUM
#define ECMAP10_CID_2r_ENUM BCM56440_B0_ECMAP10_CID_2r_ENUM
#define ECMAP10_CID_3r_ENUM BCM56440_B0_ECMAP10_CID_3r_ENUM
#define ECMAP10_CID_4r_ENUM BCM56440_B0_ECMAP10_CID_4r_ENUM
#define ECMAP10_CID_5r_ENUM BCM56440_B0_ECMAP10_CID_5r_ENUM
#define ECMAP10_CID_6r_ENUM BCM56440_B0_ECMAP10_CID_6r_ENUM
#define ECMAP10_CID_7r_ENUM BCM56440_B0_ECMAP10_CID_7r_ENUM
#define ECMAP10_CID_8r_ENUM BCM56440_B0_ECMAP10_CID_8r_ENUM
#define ECMAP10_CID_9r_ENUM BCM56440_B0_ECMAP10_CID_9r_ENUM
#define ECMAP11_CID_0r_ENUM BCM56440_B0_ECMAP11_CID_0r_ENUM
#define ECMAP11_CID_1r_ENUM BCM56440_B0_ECMAP11_CID_1r_ENUM
#define ECMAP11_CID_10r_ENUM BCM56440_B0_ECMAP11_CID_10r_ENUM
#define ECMAP11_CID_11r_ENUM BCM56440_B0_ECMAP11_CID_11r_ENUM
#define ECMAP11_CID_12r_ENUM BCM56440_B0_ECMAP11_CID_12r_ENUM
#define ECMAP11_CID_13r_ENUM BCM56440_B0_ECMAP11_CID_13r_ENUM
#define ECMAP11_CID_14r_ENUM BCM56440_B0_ECMAP11_CID_14r_ENUM
#define ECMAP11_CID_15r_ENUM BCM56440_B0_ECMAP11_CID_15r_ENUM
#define ECMAP11_CID_2r_ENUM BCM56440_B0_ECMAP11_CID_2r_ENUM
#define ECMAP11_CID_3r_ENUM BCM56440_B0_ECMAP11_CID_3r_ENUM
#define ECMAP11_CID_4r_ENUM BCM56440_B0_ECMAP11_CID_4r_ENUM
#define ECMAP11_CID_5r_ENUM BCM56440_B0_ECMAP11_CID_5r_ENUM
#define ECMAP11_CID_6r_ENUM BCM56440_B0_ECMAP11_CID_6r_ENUM
#define ECMAP11_CID_7r_ENUM BCM56440_B0_ECMAP11_CID_7r_ENUM
#define ECMAP11_CID_8r_ENUM BCM56440_B0_ECMAP11_CID_8r_ENUM
#define ECMAP11_CID_9r_ENUM BCM56440_B0_ECMAP11_CID_9r_ENUM
#define ECMAP12_CID_0r_ENUM BCM56440_B0_ECMAP12_CID_0r_ENUM
#define ECMAP12_CID_1r_ENUM BCM56440_B0_ECMAP12_CID_1r_ENUM
#define ECMAP12_CID_10r_ENUM BCM56440_B0_ECMAP12_CID_10r_ENUM
#define ECMAP12_CID_11r_ENUM BCM56440_B0_ECMAP12_CID_11r_ENUM
#define ECMAP12_CID_12r_ENUM BCM56440_B0_ECMAP12_CID_12r_ENUM
#define ECMAP12_CID_13r_ENUM BCM56440_B0_ECMAP12_CID_13r_ENUM
#define ECMAP12_CID_14r_ENUM BCM56440_B0_ECMAP12_CID_14r_ENUM
#define ECMAP12_CID_15r_ENUM BCM56440_B0_ECMAP12_CID_15r_ENUM
#define ECMAP12_CID_2r_ENUM BCM56440_B0_ECMAP12_CID_2r_ENUM
#define ECMAP12_CID_3r_ENUM BCM56440_B0_ECMAP12_CID_3r_ENUM
#define ECMAP12_CID_4r_ENUM BCM56440_B0_ECMAP12_CID_4r_ENUM
#define ECMAP12_CID_5r_ENUM BCM56440_B0_ECMAP12_CID_5r_ENUM
#define ECMAP12_CID_6r_ENUM BCM56440_B0_ECMAP12_CID_6r_ENUM
#define ECMAP12_CID_7r_ENUM BCM56440_B0_ECMAP12_CID_7r_ENUM
#define ECMAP12_CID_8r_ENUM BCM56440_B0_ECMAP12_CID_8r_ENUM
#define ECMAP12_CID_9r_ENUM BCM56440_B0_ECMAP12_CID_9r_ENUM
#define ECMAP13_CID_0r_ENUM BCM56440_B0_ECMAP13_CID_0r_ENUM
#define ECMAP13_CID_1r_ENUM BCM56440_B0_ECMAP13_CID_1r_ENUM
#define ECMAP13_CID_10r_ENUM BCM56440_B0_ECMAP13_CID_10r_ENUM
#define ECMAP13_CID_11r_ENUM BCM56440_B0_ECMAP13_CID_11r_ENUM
#define ECMAP13_CID_12r_ENUM BCM56440_B0_ECMAP13_CID_12r_ENUM
#define ECMAP13_CID_13r_ENUM BCM56440_B0_ECMAP13_CID_13r_ENUM
#define ECMAP13_CID_14r_ENUM BCM56440_B0_ECMAP13_CID_14r_ENUM
#define ECMAP13_CID_15r_ENUM BCM56440_B0_ECMAP13_CID_15r_ENUM
#define ECMAP13_CID_2r_ENUM BCM56440_B0_ECMAP13_CID_2r_ENUM
#define ECMAP13_CID_3r_ENUM BCM56440_B0_ECMAP13_CID_3r_ENUM
#define ECMAP13_CID_4r_ENUM BCM56440_B0_ECMAP13_CID_4r_ENUM
#define ECMAP13_CID_5r_ENUM BCM56440_B0_ECMAP13_CID_5r_ENUM
#define ECMAP13_CID_6r_ENUM BCM56440_B0_ECMAP13_CID_6r_ENUM
#define ECMAP13_CID_7r_ENUM BCM56440_B0_ECMAP13_CID_7r_ENUM
#define ECMAP13_CID_8r_ENUM BCM56440_B0_ECMAP13_CID_8r_ENUM
#define ECMAP13_CID_9r_ENUM BCM56440_B0_ECMAP13_CID_9r_ENUM
#define ECMAP14_CID_0r_ENUM BCM56440_B0_ECMAP14_CID_0r_ENUM
#define ECMAP14_CID_1r_ENUM BCM56440_B0_ECMAP14_CID_1r_ENUM
#define ECMAP14_CID_10r_ENUM BCM56440_B0_ECMAP14_CID_10r_ENUM
#define ECMAP14_CID_11r_ENUM BCM56440_B0_ECMAP14_CID_11r_ENUM
#define ECMAP14_CID_12r_ENUM BCM56440_B0_ECMAP14_CID_12r_ENUM
#define ECMAP14_CID_13r_ENUM BCM56440_B0_ECMAP14_CID_13r_ENUM
#define ECMAP14_CID_14r_ENUM BCM56440_B0_ECMAP14_CID_14r_ENUM
#define ECMAP14_CID_15r_ENUM BCM56440_B0_ECMAP14_CID_15r_ENUM
#define ECMAP14_CID_2r_ENUM BCM56440_B0_ECMAP14_CID_2r_ENUM
#define ECMAP14_CID_3r_ENUM BCM56440_B0_ECMAP14_CID_3r_ENUM
#define ECMAP14_CID_4r_ENUM BCM56440_B0_ECMAP14_CID_4r_ENUM
#define ECMAP14_CID_5r_ENUM BCM56440_B0_ECMAP14_CID_5r_ENUM
#define ECMAP14_CID_6r_ENUM BCM56440_B0_ECMAP14_CID_6r_ENUM
#define ECMAP14_CID_7r_ENUM BCM56440_B0_ECMAP14_CID_7r_ENUM
#define ECMAP14_CID_8r_ENUM BCM56440_B0_ECMAP14_CID_8r_ENUM
#define ECMAP14_CID_9r_ENUM BCM56440_B0_ECMAP14_CID_9r_ENUM
#define ECMAP15_CID_0r_ENUM BCM56440_B0_ECMAP15_CID_0r_ENUM
#define ECMAP15_CID_1r_ENUM BCM56440_B0_ECMAP15_CID_1r_ENUM
#define ECMAP15_CID_10r_ENUM BCM56440_B0_ECMAP15_CID_10r_ENUM
#define ECMAP15_CID_11r_ENUM BCM56440_B0_ECMAP15_CID_11r_ENUM
#define ECMAP15_CID_12r_ENUM BCM56440_B0_ECMAP15_CID_12r_ENUM
#define ECMAP15_CID_13r_ENUM BCM56440_B0_ECMAP15_CID_13r_ENUM
#define ECMAP15_CID_14r_ENUM BCM56440_B0_ECMAP15_CID_14r_ENUM
#define ECMAP15_CID_15r_ENUM BCM56440_B0_ECMAP15_CID_15r_ENUM
#define ECMAP15_CID_2r_ENUM BCM56440_B0_ECMAP15_CID_2r_ENUM
#define ECMAP15_CID_3r_ENUM BCM56440_B0_ECMAP15_CID_3r_ENUM
#define ECMAP15_CID_4r_ENUM BCM56440_B0_ECMAP15_CID_4r_ENUM
#define ECMAP15_CID_5r_ENUM BCM56440_B0_ECMAP15_CID_5r_ENUM
#define ECMAP15_CID_6r_ENUM BCM56440_B0_ECMAP15_CID_6r_ENUM
#define ECMAP15_CID_7r_ENUM BCM56440_B0_ECMAP15_CID_7r_ENUM
#define ECMAP15_CID_8r_ENUM BCM56440_B0_ECMAP15_CID_8r_ENUM
#define ECMAP15_CID_9r_ENUM BCM56440_B0_ECMAP15_CID_9r_ENUM
#define ECMAP16_CID_0r_ENUM BCM56440_B0_ECMAP16_CID_0r_ENUM
#define ECMAP16_CID_1r_ENUM BCM56440_B0_ECMAP16_CID_1r_ENUM
#define ECMAP16_CID_10r_ENUM BCM56440_B0_ECMAP16_CID_10r_ENUM
#define ECMAP16_CID_11r_ENUM BCM56440_B0_ECMAP16_CID_11r_ENUM
#define ECMAP16_CID_12r_ENUM BCM56440_B0_ECMAP16_CID_12r_ENUM
#define ECMAP16_CID_13r_ENUM BCM56440_B0_ECMAP16_CID_13r_ENUM
#define ECMAP16_CID_14r_ENUM BCM56440_B0_ECMAP16_CID_14r_ENUM
#define ECMAP16_CID_15r_ENUM BCM56440_B0_ECMAP16_CID_15r_ENUM
#define ECMAP16_CID_2r_ENUM BCM56440_B0_ECMAP16_CID_2r_ENUM
#define ECMAP16_CID_3r_ENUM BCM56440_B0_ECMAP16_CID_3r_ENUM
#define ECMAP16_CID_4r_ENUM BCM56440_B0_ECMAP16_CID_4r_ENUM
#define ECMAP16_CID_5r_ENUM BCM56440_B0_ECMAP16_CID_5r_ENUM
#define ECMAP16_CID_6r_ENUM BCM56440_B0_ECMAP16_CID_6r_ENUM
#define ECMAP16_CID_7r_ENUM BCM56440_B0_ECMAP16_CID_7r_ENUM
#define ECMAP16_CID_8r_ENUM BCM56440_B0_ECMAP16_CID_8r_ENUM
#define ECMAP16_CID_9r_ENUM BCM56440_B0_ECMAP16_CID_9r_ENUM
#define ECMAP17_CID_0r_ENUM BCM56440_B0_ECMAP17_CID_0r_ENUM
#define ECMAP17_CID_1r_ENUM BCM56440_B0_ECMAP17_CID_1r_ENUM
#define ECMAP17_CID_10r_ENUM BCM56440_B0_ECMAP17_CID_10r_ENUM
#define ECMAP17_CID_11r_ENUM BCM56440_B0_ECMAP17_CID_11r_ENUM
#define ECMAP17_CID_12r_ENUM BCM56440_B0_ECMAP17_CID_12r_ENUM
#define ECMAP17_CID_13r_ENUM BCM56440_B0_ECMAP17_CID_13r_ENUM
#define ECMAP17_CID_14r_ENUM BCM56440_B0_ECMAP17_CID_14r_ENUM
#define ECMAP17_CID_15r_ENUM BCM56440_B0_ECMAP17_CID_15r_ENUM
#define ECMAP17_CID_2r_ENUM BCM56440_B0_ECMAP17_CID_2r_ENUM
#define ECMAP17_CID_3r_ENUM BCM56440_B0_ECMAP17_CID_3r_ENUM
#define ECMAP17_CID_4r_ENUM BCM56440_B0_ECMAP17_CID_4r_ENUM
#define ECMAP17_CID_5r_ENUM BCM56440_B0_ECMAP17_CID_5r_ENUM
#define ECMAP17_CID_6r_ENUM BCM56440_B0_ECMAP17_CID_6r_ENUM
#define ECMAP17_CID_7r_ENUM BCM56440_B0_ECMAP17_CID_7r_ENUM
#define ECMAP17_CID_8r_ENUM BCM56440_B0_ECMAP17_CID_8r_ENUM
#define ECMAP17_CID_9r_ENUM BCM56440_B0_ECMAP17_CID_9r_ENUM
#define ECMAP18_CID_0r_ENUM BCM56440_B0_ECMAP18_CID_0r_ENUM
#define ECMAP18_CID_1r_ENUM BCM56440_B0_ECMAP18_CID_1r_ENUM
#define ECMAP18_CID_10r_ENUM BCM56440_B0_ECMAP18_CID_10r_ENUM
#define ECMAP18_CID_11r_ENUM BCM56440_B0_ECMAP18_CID_11r_ENUM
#define ECMAP18_CID_12r_ENUM BCM56440_B0_ECMAP18_CID_12r_ENUM
#define ECMAP18_CID_13r_ENUM BCM56440_B0_ECMAP18_CID_13r_ENUM
#define ECMAP18_CID_14r_ENUM BCM56440_B0_ECMAP18_CID_14r_ENUM
#define ECMAP18_CID_15r_ENUM BCM56440_B0_ECMAP18_CID_15r_ENUM
#define ECMAP18_CID_2r_ENUM BCM56440_B0_ECMAP18_CID_2r_ENUM
#define ECMAP18_CID_3r_ENUM BCM56440_B0_ECMAP18_CID_3r_ENUM
#define ECMAP18_CID_4r_ENUM BCM56440_B0_ECMAP18_CID_4r_ENUM
#define ECMAP18_CID_5r_ENUM BCM56440_B0_ECMAP18_CID_5r_ENUM
#define ECMAP18_CID_6r_ENUM BCM56440_B0_ECMAP18_CID_6r_ENUM
#define ECMAP18_CID_7r_ENUM BCM56440_B0_ECMAP18_CID_7r_ENUM
#define ECMAP18_CID_8r_ENUM BCM56440_B0_ECMAP18_CID_8r_ENUM
#define ECMAP18_CID_9r_ENUM BCM56440_B0_ECMAP18_CID_9r_ENUM
#define ECMAP19_CID_0r_ENUM BCM56440_B0_ECMAP19_CID_0r_ENUM
#define ECMAP19_CID_1r_ENUM BCM56440_B0_ECMAP19_CID_1r_ENUM
#define ECMAP19_CID_10r_ENUM BCM56440_B0_ECMAP19_CID_10r_ENUM
#define ECMAP19_CID_11r_ENUM BCM56440_B0_ECMAP19_CID_11r_ENUM
#define ECMAP19_CID_12r_ENUM BCM56440_B0_ECMAP19_CID_12r_ENUM
#define ECMAP19_CID_13r_ENUM BCM56440_B0_ECMAP19_CID_13r_ENUM
#define ECMAP19_CID_14r_ENUM BCM56440_B0_ECMAP19_CID_14r_ENUM
#define ECMAP19_CID_15r_ENUM BCM56440_B0_ECMAP19_CID_15r_ENUM
#define ECMAP19_CID_2r_ENUM BCM56440_B0_ECMAP19_CID_2r_ENUM
#define ECMAP19_CID_3r_ENUM BCM56440_B0_ECMAP19_CID_3r_ENUM
#define ECMAP19_CID_4r_ENUM BCM56440_B0_ECMAP19_CID_4r_ENUM
#define ECMAP19_CID_5r_ENUM BCM56440_B0_ECMAP19_CID_5r_ENUM
#define ECMAP19_CID_6r_ENUM BCM56440_B0_ECMAP19_CID_6r_ENUM
#define ECMAP19_CID_7r_ENUM BCM56440_B0_ECMAP19_CID_7r_ENUM
#define ECMAP19_CID_8r_ENUM BCM56440_B0_ECMAP19_CID_8r_ENUM
#define ECMAP19_CID_9r_ENUM BCM56440_B0_ECMAP19_CID_9r_ENUM
#define ECMAP1_CID_0r_ENUM BCM56440_B0_ECMAP1_CID_0r_ENUM
#define ECMAP1_CID_1r_ENUM BCM56440_B0_ECMAP1_CID_1r_ENUM
#define ECMAP1_CID_10r_ENUM BCM56440_B0_ECMAP1_CID_10r_ENUM
#define ECMAP1_CID_11r_ENUM BCM56440_B0_ECMAP1_CID_11r_ENUM
#define ECMAP1_CID_12r_ENUM BCM56440_B0_ECMAP1_CID_12r_ENUM
#define ECMAP1_CID_13r_ENUM BCM56440_B0_ECMAP1_CID_13r_ENUM
#define ECMAP1_CID_14r_ENUM BCM56440_B0_ECMAP1_CID_14r_ENUM
#define ECMAP1_CID_15r_ENUM BCM56440_B0_ECMAP1_CID_15r_ENUM
#define ECMAP1_CID_2r_ENUM BCM56440_B0_ECMAP1_CID_2r_ENUM
#define ECMAP1_CID_3r_ENUM BCM56440_B0_ECMAP1_CID_3r_ENUM
#define ECMAP1_CID_4r_ENUM BCM56440_B0_ECMAP1_CID_4r_ENUM
#define ECMAP1_CID_5r_ENUM BCM56440_B0_ECMAP1_CID_5r_ENUM
#define ECMAP1_CID_6r_ENUM BCM56440_B0_ECMAP1_CID_6r_ENUM
#define ECMAP1_CID_7r_ENUM BCM56440_B0_ECMAP1_CID_7r_ENUM
#define ECMAP1_CID_8r_ENUM BCM56440_B0_ECMAP1_CID_8r_ENUM
#define ECMAP1_CID_9r_ENUM BCM56440_B0_ECMAP1_CID_9r_ENUM
#define ECMAP20_CID_0r_ENUM BCM56440_B0_ECMAP20_CID_0r_ENUM
#define ECMAP20_CID_1r_ENUM BCM56440_B0_ECMAP20_CID_1r_ENUM
#define ECMAP20_CID_10r_ENUM BCM56440_B0_ECMAP20_CID_10r_ENUM
#define ECMAP20_CID_11r_ENUM BCM56440_B0_ECMAP20_CID_11r_ENUM
#define ECMAP20_CID_12r_ENUM BCM56440_B0_ECMAP20_CID_12r_ENUM
#define ECMAP20_CID_13r_ENUM BCM56440_B0_ECMAP20_CID_13r_ENUM
#define ECMAP20_CID_14r_ENUM BCM56440_B0_ECMAP20_CID_14r_ENUM
#define ECMAP20_CID_15r_ENUM BCM56440_B0_ECMAP20_CID_15r_ENUM
#define ECMAP20_CID_2r_ENUM BCM56440_B0_ECMAP20_CID_2r_ENUM
#define ECMAP20_CID_3r_ENUM BCM56440_B0_ECMAP20_CID_3r_ENUM
#define ECMAP20_CID_4r_ENUM BCM56440_B0_ECMAP20_CID_4r_ENUM
#define ECMAP20_CID_5r_ENUM BCM56440_B0_ECMAP20_CID_5r_ENUM
#define ECMAP20_CID_6r_ENUM BCM56440_B0_ECMAP20_CID_6r_ENUM
#define ECMAP20_CID_7r_ENUM BCM56440_B0_ECMAP20_CID_7r_ENUM
#define ECMAP20_CID_8r_ENUM BCM56440_B0_ECMAP20_CID_8r_ENUM
#define ECMAP20_CID_9r_ENUM BCM56440_B0_ECMAP20_CID_9r_ENUM
#define ECMAP21_CID_0r_ENUM BCM56440_B0_ECMAP21_CID_0r_ENUM
#define ECMAP21_CID_1r_ENUM BCM56440_B0_ECMAP21_CID_1r_ENUM
#define ECMAP21_CID_10r_ENUM BCM56440_B0_ECMAP21_CID_10r_ENUM
#define ECMAP21_CID_11r_ENUM BCM56440_B0_ECMAP21_CID_11r_ENUM
#define ECMAP21_CID_12r_ENUM BCM56440_B0_ECMAP21_CID_12r_ENUM
#define ECMAP21_CID_13r_ENUM BCM56440_B0_ECMAP21_CID_13r_ENUM
#define ECMAP21_CID_14r_ENUM BCM56440_B0_ECMAP21_CID_14r_ENUM
#define ECMAP21_CID_15r_ENUM BCM56440_B0_ECMAP21_CID_15r_ENUM
#define ECMAP21_CID_2r_ENUM BCM56440_B0_ECMAP21_CID_2r_ENUM
#define ECMAP21_CID_3r_ENUM BCM56440_B0_ECMAP21_CID_3r_ENUM
#define ECMAP21_CID_4r_ENUM BCM56440_B0_ECMAP21_CID_4r_ENUM
#define ECMAP21_CID_5r_ENUM BCM56440_B0_ECMAP21_CID_5r_ENUM
#define ECMAP21_CID_6r_ENUM BCM56440_B0_ECMAP21_CID_6r_ENUM
#define ECMAP21_CID_7r_ENUM BCM56440_B0_ECMAP21_CID_7r_ENUM
#define ECMAP21_CID_8r_ENUM BCM56440_B0_ECMAP21_CID_8r_ENUM
#define ECMAP21_CID_9r_ENUM BCM56440_B0_ECMAP21_CID_9r_ENUM
#define ECMAP22_CID_0r_ENUM BCM56440_B0_ECMAP22_CID_0r_ENUM
#define ECMAP22_CID_1r_ENUM BCM56440_B0_ECMAP22_CID_1r_ENUM
#define ECMAP22_CID_10r_ENUM BCM56440_B0_ECMAP22_CID_10r_ENUM
#define ECMAP22_CID_11r_ENUM BCM56440_B0_ECMAP22_CID_11r_ENUM
#define ECMAP22_CID_12r_ENUM BCM56440_B0_ECMAP22_CID_12r_ENUM
#define ECMAP22_CID_13r_ENUM BCM56440_B0_ECMAP22_CID_13r_ENUM
#define ECMAP22_CID_14r_ENUM BCM56440_B0_ECMAP22_CID_14r_ENUM
#define ECMAP22_CID_15r_ENUM BCM56440_B0_ECMAP22_CID_15r_ENUM
#define ECMAP22_CID_2r_ENUM BCM56440_B0_ECMAP22_CID_2r_ENUM
#define ECMAP22_CID_3r_ENUM BCM56440_B0_ECMAP22_CID_3r_ENUM
#define ECMAP22_CID_4r_ENUM BCM56440_B0_ECMAP22_CID_4r_ENUM
#define ECMAP22_CID_5r_ENUM BCM56440_B0_ECMAP22_CID_5r_ENUM
#define ECMAP22_CID_6r_ENUM BCM56440_B0_ECMAP22_CID_6r_ENUM
#define ECMAP22_CID_7r_ENUM BCM56440_B0_ECMAP22_CID_7r_ENUM
#define ECMAP22_CID_8r_ENUM BCM56440_B0_ECMAP22_CID_8r_ENUM
#define ECMAP22_CID_9r_ENUM BCM56440_B0_ECMAP22_CID_9r_ENUM
#define ECMAP23_CID_0r_ENUM BCM56440_B0_ECMAP23_CID_0r_ENUM
#define ECMAP23_CID_1r_ENUM BCM56440_B0_ECMAP23_CID_1r_ENUM
#define ECMAP23_CID_10r_ENUM BCM56440_B0_ECMAP23_CID_10r_ENUM
#define ECMAP23_CID_11r_ENUM BCM56440_B0_ECMAP23_CID_11r_ENUM
#define ECMAP23_CID_12r_ENUM BCM56440_B0_ECMAP23_CID_12r_ENUM
#define ECMAP23_CID_13r_ENUM BCM56440_B0_ECMAP23_CID_13r_ENUM
#define ECMAP23_CID_14r_ENUM BCM56440_B0_ECMAP23_CID_14r_ENUM
#define ECMAP23_CID_15r_ENUM BCM56440_B0_ECMAP23_CID_15r_ENUM
#define ECMAP23_CID_2r_ENUM BCM56440_B0_ECMAP23_CID_2r_ENUM
#define ECMAP23_CID_3r_ENUM BCM56440_B0_ECMAP23_CID_3r_ENUM
#define ECMAP23_CID_4r_ENUM BCM56440_B0_ECMAP23_CID_4r_ENUM
#define ECMAP23_CID_5r_ENUM BCM56440_B0_ECMAP23_CID_5r_ENUM
#define ECMAP23_CID_6r_ENUM BCM56440_B0_ECMAP23_CID_6r_ENUM
#define ECMAP23_CID_7r_ENUM BCM56440_B0_ECMAP23_CID_7r_ENUM
#define ECMAP23_CID_8r_ENUM BCM56440_B0_ECMAP23_CID_8r_ENUM
#define ECMAP23_CID_9r_ENUM BCM56440_B0_ECMAP23_CID_9r_ENUM
#define ECMAP24_CID_0r_ENUM BCM56440_B0_ECMAP24_CID_0r_ENUM
#define ECMAP24_CID_1r_ENUM BCM56440_B0_ECMAP24_CID_1r_ENUM
#define ECMAP24_CID_10r_ENUM BCM56440_B0_ECMAP24_CID_10r_ENUM
#define ECMAP24_CID_11r_ENUM BCM56440_B0_ECMAP24_CID_11r_ENUM
#define ECMAP24_CID_12r_ENUM BCM56440_B0_ECMAP24_CID_12r_ENUM
#define ECMAP24_CID_13r_ENUM BCM56440_B0_ECMAP24_CID_13r_ENUM
#define ECMAP24_CID_14r_ENUM BCM56440_B0_ECMAP24_CID_14r_ENUM
#define ECMAP24_CID_15r_ENUM BCM56440_B0_ECMAP24_CID_15r_ENUM
#define ECMAP24_CID_2r_ENUM BCM56440_B0_ECMAP24_CID_2r_ENUM
#define ECMAP24_CID_3r_ENUM BCM56440_B0_ECMAP24_CID_3r_ENUM
#define ECMAP24_CID_4r_ENUM BCM56440_B0_ECMAP24_CID_4r_ENUM
#define ECMAP24_CID_5r_ENUM BCM56440_B0_ECMAP24_CID_5r_ENUM
#define ECMAP24_CID_6r_ENUM BCM56440_B0_ECMAP24_CID_6r_ENUM
#define ECMAP24_CID_7r_ENUM BCM56440_B0_ECMAP24_CID_7r_ENUM
#define ECMAP24_CID_8r_ENUM BCM56440_B0_ECMAP24_CID_8r_ENUM
#define ECMAP24_CID_9r_ENUM BCM56440_B0_ECMAP24_CID_9r_ENUM
#define ECMAP25_CID_0r_ENUM BCM56440_B0_ECMAP25_CID_0r_ENUM
#define ECMAP25_CID_1r_ENUM BCM56440_B0_ECMAP25_CID_1r_ENUM
#define ECMAP25_CID_10r_ENUM BCM56440_B0_ECMAP25_CID_10r_ENUM
#define ECMAP25_CID_11r_ENUM BCM56440_B0_ECMAP25_CID_11r_ENUM
#define ECMAP25_CID_12r_ENUM BCM56440_B0_ECMAP25_CID_12r_ENUM
#define ECMAP25_CID_13r_ENUM BCM56440_B0_ECMAP25_CID_13r_ENUM
#define ECMAP25_CID_14r_ENUM BCM56440_B0_ECMAP25_CID_14r_ENUM
#define ECMAP25_CID_15r_ENUM BCM56440_B0_ECMAP25_CID_15r_ENUM
#define ECMAP25_CID_2r_ENUM BCM56440_B0_ECMAP25_CID_2r_ENUM
#define ECMAP25_CID_3r_ENUM BCM56440_B0_ECMAP25_CID_3r_ENUM
#define ECMAP25_CID_4r_ENUM BCM56440_B0_ECMAP25_CID_4r_ENUM
#define ECMAP25_CID_5r_ENUM BCM56440_B0_ECMAP25_CID_5r_ENUM
#define ECMAP25_CID_6r_ENUM BCM56440_B0_ECMAP25_CID_6r_ENUM
#define ECMAP25_CID_7r_ENUM BCM56440_B0_ECMAP25_CID_7r_ENUM
#define ECMAP25_CID_8r_ENUM BCM56440_B0_ECMAP25_CID_8r_ENUM
#define ECMAP25_CID_9r_ENUM BCM56440_B0_ECMAP25_CID_9r_ENUM
#define ECMAP26_CID_0r_ENUM BCM56440_B0_ECMAP26_CID_0r_ENUM
#define ECMAP26_CID_1r_ENUM BCM56440_B0_ECMAP26_CID_1r_ENUM
#define ECMAP26_CID_10r_ENUM BCM56440_B0_ECMAP26_CID_10r_ENUM
#define ECMAP26_CID_11r_ENUM BCM56440_B0_ECMAP26_CID_11r_ENUM
#define ECMAP26_CID_12r_ENUM BCM56440_B0_ECMAP26_CID_12r_ENUM
#define ECMAP26_CID_13r_ENUM BCM56440_B0_ECMAP26_CID_13r_ENUM
#define ECMAP26_CID_14r_ENUM BCM56440_B0_ECMAP26_CID_14r_ENUM
#define ECMAP26_CID_15r_ENUM BCM56440_B0_ECMAP26_CID_15r_ENUM
#define ECMAP26_CID_2r_ENUM BCM56440_B0_ECMAP26_CID_2r_ENUM
#define ECMAP26_CID_3r_ENUM BCM56440_B0_ECMAP26_CID_3r_ENUM
#define ECMAP26_CID_4r_ENUM BCM56440_B0_ECMAP26_CID_4r_ENUM
#define ECMAP26_CID_5r_ENUM BCM56440_B0_ECMAP26_CID_5r_ENUM
#define ECMAP26_CID_6r_ENUM BCM56440_B0_ECMAP26_CID_6r_ENUM
#define ECMAP26_CID_7r_ENUM BCM56440_B0_ECMAP26_CID_7r_ENUM
#define ECMAP26_CID_8r_ENUM BCM56440_B0_ECMAP26_CID_8r_ENUM
#define ECMAP26_CID_9r_ENUM BCM56440_B0_ECMAP26_CID_9r_ENUM
#define ECMAP27_CID_0r_ENUM BCM56440_B0_ECMAP27_CID_0r_ENUM
#define ECMAP27_CID_1r_ENUM BCM56440_B0_ECMAP27_CID_1r_ENUM
#define ECMAP27_CID_10r_ENUM BCM56440_B0_ECMAP27_CID_10r_ENUM
#define ECMAP27_CID_11r_ENUM BCM56440_B0_ECMAP27_CID_11r_ENUM
#define ECMAP27_CID_12r_ENUM BCM56440_B0_ECMAP27_CID_12r_ENUM
#define ECMAP27_CID_13r_ENUM BCM56440_B0_ECMAP27_CID_13r_ENUM
#define ECMAP27_CID_14r_ENUM BCM56440_B0_ECMAP27_CID_14r_ENUM
#define ECMAP27_CID_15r_ENUM BCM56440_B0_ECMAP27_CID_15r_ENUM
#define ECMAP27_CID_2r_ENUM BCM56440_B0_ECMAP27_CID_2r_ENUM
#define ECMAP27_CID_3r_ENUM BCM56440_B0_ECMAP27_CID_3r_ENUM
#define ECMAP27_CID_4r_ENUM BCM56440_B0_ECMAP27_CID_4r_ENUM
#define ECMAP27_CID_5r_ENUM BCM56440_B0_ECMAP27_CID_5r_ENUM
#define ECMAP27_CID_6r_ENUM BCM56440_B0_ECMAP27_CID_6r_ENUM
#define ECMAP27_CID_7r_ENUM BCM56440_B0_ECMAP27_CID_7r_ENUM
#define ECMAP27_CID_8r_ENUM BCM56440_B0_ECMAP27_CID_8r_ENUM
#define ECMAP27_CID_9r_ENUM BCM56440_B0_ECMAP27_CID_9r_ENUM
#define ECMAP28_CID_0r_ENUM BCM56440_B0_ECMAP28_CID_0r_ENUM
#define ECMAP28_CID_1r_ENUM BCM56440_B0_ECMAP28_CID_1r_ENUM
#define ECMAP28_CID_10r_ENUM BCM56440_B0_ECMAP28_CID_10r_ENUM
#define ECMAP28_CID_11r_ENUM BCM56440_B0_ECMAP28_CID_11r_ENUM
#define ECMAP28_CID_12r_ENUM BCM56440_B0_ECMAP28_CID_12r_ENUM
#define ECMAP28_CID_13r_ENUM BCM56440_B0_ECMAP28_CID_13r_ENUM
#define ECMAP28_CID_14r_ENUM BCM56440_B0_ECMAP28_CID_14r_ENUM
#define ECMAP28_CID_15r_ENUM BCM56440_B0_ECMAP28_CID_15r_ENUM
#define ECMAP28_CID_2r_ENUM BCM56440_B0_ECMAP28_CID_2r_ENUM
#define ECMAP28_CID_3r_ENUM BCM56440_B0_ECMAP28_CID_3r_ENUM
#define ECMAP28_CID_4r_ENUM BCM56440_B0_ECMAP28_CID_4r_ENUM
#define ECMAP28_CID_5r_ENUM BCM56440_B0_ECMAP28_CID_5r_ENUM
#define ECMAP28_CID_6r_ENUM BCM56440_B0_ECMAP28_CID_6r_ENUM
#define ECMAP28_CID_7r_ENUM BCM56440_B0_ECMAP28_CID_7r_ENUM
#define ECMAP28_CID_8r_ENUM BCM56440_B0_ECMAP28_CID_8r_ENUM
#define ECMAP28_CID_9r_ENUM BCM56440_B0_ECMAP28_CID_9r_ENUM
#define ECMAP29_CID_0r_ENUM BCM56440_B0_ECMAP29_CID_0r_ENUM
#define ECMAP29_CID_1r_ENUM BCM56440_B0_ECMAP29_CID_1r_ENUM
#define ECMAP29_CID_10r_ENUM BCM56440_B0_ECMAP29_CID_10r_ENUM
#define ECMAP29_CID_11r_ENUM BCM56440_B0_ECMAP29_CID_11r_ENUM
#define ECMAP29_CID_12r_ENUM BCM56440_B0_ECMAP29_CID_12r_ENUM
#define ECMAP29_CID_13r_ENUM BCM56440_B0_ECMAP29_CID_13r_ENUM
#define ECMAP29_CID_14r_ENUM BCM56440_B0_ECMAP29_CID_14r_ENUM
#define ECMAP29_CID_15r_ENUM BCM56440_B0_ECMAP29_CID_15r_ENUM
#define ECMAP29_CID_2r_ENUM BCM56440_B0_ECMAP29_CID_2r_ENUM
#define ECMAP29_CID_3r_ENUM BCM56440_B0_ECMAP29_CID_3r_ENUM
#define ECMAP29_CID_4r_ENUM BCM56440_B0_ECMAP29_CID_4r_ENUM
#define ECMAP29_CID_5r_ENUM BCM56440_B0_ECMAP29_CID_5r_ENUM
#define ECMAP29_CID_6r_ENUM BCM56440_B0_ECMAP29_CID_6r_ENUM
#define ECMAP29_CID_7r_ENUM BCM56440_B0_ECMAP29_CID_7r_ENUM
#define ECMAP29_CID_8r_ENUM BCM56440_B0_ECMAP29_CID_8r_ENUM
#define ECMAP29_CID_9r_ENUM BCM56440_B0_ECMAP29_CID_9r_ENUM
#define ECMAP2_CID_0r_ENUM BCM56440_B0_ECMAP2_CID_0r_ENUM
#define ECMAP2_CID_1r_ENUM BCM56440_B0_ECMAP2_CID_1r_ENUM
#define ECMAP2_CID_10r_ENUM BCM56440_B0_ECMAP2_CID_10r_ENUM
#define ECMAP2_CID_11r_ENUM BCM56440_B0_ECMAP2_CID_11r_ENUM
#define ECMAP2_CID_12r_ENUM BCM56440_B0_ECMAP2_CID_12r_ENUM
#define ECMAP2_CID_13r_ENUM BCM56440_B0_ECMAP2_CID_13r_ENUM
#define ECMAP2_CID_14r_ENUM BCM56440_B0_ECMAP2_CID_14r_ENUM
#define ECMAP2_CID_15r_ENUM BCM56440_B0_ECMAP2_CID_15r_ENUM
#define ECMAP2_CID_2r_ENUM BCM56440_B0_ECMAP2_CID_2r_ENUM
#define ECMAP2_CID_3r_ENUM BCM56440_B0_ECMAP2_CID_3r_ENUM
#define ECMAP2_CID_4r_ENUM BCM56440_B0_ECMAP2_CID_4r_ENUM
#define ECMAP2_CID_5r_ENUM BCM56440_B0_ECMAP2_CID_5r_ENUM
#define ECMAP2_CID_6r_ENUM BCM56440_B0_ECMAP2_CID_6r_ENUM
#define ECMAP2_CID_7r_ENUM BCM56440_B0_ECMAP2_CID_7r_ENUM
#define ECMAP2_CID_8r_ENUM BCM56440_B0_ECMAP2_CID_8r_ENUM
#define ECMAP2_CID_9r_ENUM BCM56440_B0_ECMAP2_CID_9r_ENUM
#define ECMAP30_CID_0r_ENUM BCM56440_B0_ECMAP30_CID_0r_ENUM
#define ECMAP30_CID_1r_ENUM BCM56440_B0_ECMAP30_CID_1r_ENUM
#define ECMAP30_CID_10r_ENUM BCM56440_B0_ECMAP30_CID_10r_ENUM
#define ECMAP30_CID_11r_ENUM BCM56440_B0_ECMAP30_CID_11r_ENUM
#define ECMAP30_CID_12r_ENUM BCM56440_B0_ECMAP30_CID_12r_ENUM
#define ECMAP30_CID_13r_ENUM BCM56440_B0_ECMAP30_CID_13r_ENUM
#define ECMAP30_CID_14r_ENUM BCM56440_B0_ECMAP30_CID_14r_ENUM
#define ECMAP30_CID_15r_ENUM BCM56440_B0_ECMAP30_CID_15r_ENUM
#define ECMAP30_CID_2r_ENUM BCM56440_B0_ECMAP30_CID_2r_ENUM
#define ECMAP30_CID_3r_ENUM BCM56440_B0_ECMAP30_CID_3r_ENUM
#define ECMAP30_CID_4r_ENUM BCM56440_B0_ECMAP30_CID_4r_ENUM
#define ECMAP30_CID_5r_ENUM BCM56440_B0_ECMAP30_CID_5r_ENUM
#define ECMAP30_CID_6r_ENUM BCM56440_B0_ECMAP30_CID_6r_ENUM
#define ECMAP30_CID_7r_ENUM BCM56440_B0_ECMAP30_CID_7r_ENUM
#define ECMAP30_CID_8r_ENUM BCM56440_B0_ECMAP30_CID_8r_ENUM
#define ECMAP30_CID_9r_ENUM BCM56440_B0_ECMAP30_CID_9r_ENUM
#define ECMAP31_CID_0r_ENUM BCM56440_B0_ECMAP31_CID_0r_ENUM
#define ECMAP31_CID_1r_ENUM BCM56440_B0_ECMAP31_CID_1r_ENUM
#define ECMAP31_CID_10r_ENUM BCM56440_B0_ECMAP31_CID_10r_ENUM
#define ECMAP31_CID_11r_ENUM BCM56440_B0_ECMAP31_CID_11r_ENUM
#define ECMAP31_CID_12r_ENUM BCM56440_B0_ECMAP31_CID_12r_ENUM
#define ECMAP31_CID_13r_ENUM BCM56440_B0_ECMAP31_CID_13r_ENUM
#define ECMAP31_CID_14r_ENUM BCM56440_B0_ECMAP31_CID_14r_ENUM
#define ECMAP31_CID_15r_ENUM BCM56440_B0_ECMAP31_CID_15r_ENUM
#define ECMAP31_CID_2r_ENUM BCM56440_B0_ECMAP31_CID_2r_ENUM
#define ECMAP31_CID_3r_ENUM BCM56440_B0_ECMAP31_CID_3r_ENUM
#define ECMAP31_CID_4r_ENUM BCM56440_B0_ECMAP31_CID_4r_ENUM
#define ECMAP31_CID_5r_ENUM BCM56440_B0_ECMAP31_CID_5r_ENUM
#define ECMAP31_CID_6r_ENUM BCM56440_B0_ECMAP31_CID_6r_ENUM
#define ECMAP31_CID_7r_ENUM BCM56440_B0_ECMAP31_CID_7r_ENUM
#define ECMAP31_CID_8r_ENUM BCM56440_B0_ECMAP31_CID_8r_ENUM
#define ECMAP31_CID_9r_ENUM BCM56440_B0_ECMAP31_CID_9r_ENUM
#define ECMAP3_CID_0r_ENUM BCM56440_B0_ECMAP3_CID_0r_ENUM
#define ECMAP3_CID_1r_ENUM BCM56440_B0_ECMAP3_CID_1r_ENUM
#define ECMAP3_CID_10r_ENUM BCM56440_B0_ECMAP3_CID_10r_ENUM
#define ECMAP3_CID_11r_ENUM BCM56440_B0_ECMAP3_CID_11r_ENUM
#define ECMAP3_CID_12r_ENUM BCM56440_B0_ECMAP3_CID_12r_ENUM
#define ECMAP3_CID_13r_ENUM BCM56440_B0_ECMAP3_CID_13r_ENUM
#define ECMAP3_CID_14r_ENUM BCM56440_B0_ECMAP3_CID_14r_ENUM
#define ECMAP3_CID_15r_ENUM BCM56440_B0_ECMAP3_CID_15r_ENUM
#define ECMAP3_CID_2r_ENUM BCM56440_B0_ECMAP3_CID_2r_ENUM
#define ECMAP3_CID_3r_ENUM BCM56440_B0_ECMAP3_CID_3r_ENUM
#define ECMAP3_CID_4r_ENUM BCM56440_B0_ECMAP3_CID_4r_ENUM
#define ECMAP3_CID_5r_ENUM BCM56440_B0_ECMAP3_CID_5r_ENUM
#define ECMAP3_CID_6r_ENUM BCM56440_B0_ECMAP3_CID_6r_ENUM
#define ECMAP3_CID_7r_ENUM BCM56440_B0_ECMAP3_CID_7r_ENUM
#define ECMAP3_CID_8r_ENUM BCM56440_B0_ECMAP3_CID_8r_ENUM
#define ECMAP3_CID_9r_ENUM BCM56440_B0_ECMAP3_CID_9r_ENUM
#define ECMAP4_CID_0r_ENUM BCM56440_B0_ECMAP4_CID_0r_ENUM
#define ECMAP4_CID_1r_ENUM BCM56440_B0_ECMAP4_CID_1r_ENUM
#define ECMAP4_CID_10r_ENUM BCM56440_B0_ECMAP4_CID_10r_ENUM
#define ECMAP4_CID_11r_ENUM BCM56440_B0_ECMAP4_CID_11r_ENUM
#define ECMAP4_CID_12r_ENUM BCM56440_B0_ECMAP4_CID_12r_ENUM
#define ECMAP4_CID_13r_ENUM BCM56440_B0_ECMAP4_CID_13r_ENUM
#define ECMAP4_CID_14r_ENUM BCM56440_B0_ECMAP4_CID_14r_ENUM
#define ECMAP4_CID_15r_ENUM BCM56440_B0_ECMAP4_CID_15r_ENUM
#define ECMAP4_CID_2r_ENUM BCM56440_B0_ECMAP4_CID_2r_ENUM
#define ECMAP4_CID_3r_ENUM BCM56440_B0_ECMAP4_CID_3r_ENUM
#define ECMAP4_CID_4r_ENUM BCM56440_B0_ECMAP4_CID_4r_ENUM
#define ECMAP4_CID_5r_ENUM BCM56440_B0_ECMAP4_CID_5r_ENUM
#define ECMAP4_CID_6r_ENUM BCM56440_B0_ECMAP4_CID_6r_ENUM
#define ECMAP4_CID_7r_ENUM BCM56440_B0_ECMAP4_CID_7r_ENUM
#define ECMAP4_CID_8r_ENUM BCM56440_B0_ECMAP4_CID_8r_ENUM
#define ECMAP4_CID_9r_ENUM BCM56440_B0_ECMAP4_CID_9r_ENUM
#define ECMAP5_CID_0r_ENUM BCM56440_B0_ECMAP5_CID_0r_ENUM
#define ECMAP5_CID_1r_ENUM BCM56440_B0_ECMAP5_CID_1r_ENUM
#define ECMAP5_CID_10r_ENUM BCM56440_B0_ECMAP5_CID_10r_ENUM
#define ECMAP5_CID_11r_ENUM BCM56440_B0_ECMAP5_CID_11r_ENUM
#define ECMAP5_CID_12r_ENUM BCM56440_B0_ECMAP5_CID_12r_ENUM
#define ECMAP5_CID_13r_ENUM BCM56440_B0_ECMAP5_CID_13r_ENUM
#define ECMAP5_CID_14r_ENUM BCM56440_B0_ECMAP5_CID_14r_ENUM
#define ECMAP5_CID_15r_ENUM BCM56440_B0_ECMAP5_CID_15r_ENUM
#define ECMAP5_CID_2r_ENUM BCM56440_B0_ECMAP5_CID_2r_ENUM
#define ECMAP5_CID_3r_ENUM BCM56440_B0_ECMAP5_CID_3r_ENUM
#define ECMAP5_CID_4r_ENUM BCM56440_B0_ECMAP5_CID_4r_ENUM
#define ECMAP5_CID_5r_ENUM BCM56440_B0_ECMAP5_CID_5r_ENUM
#define ECMAP5_CID_6r_ENUM BCM56440_B0_ECMAP5_CID_6r_ENUM
#define ECMAP5_CID_7r_ENUM BCM56440_B0_ECMAP5_CID_7r_ENUM
#define ECMAP5_CID_8r_ENUM BCM56440_B0_ECMAP5_CID_8r_ENUM
#define ECMAP5_CID_9r_ENUM BCM56440_B0_ECMAP5_CID_9r_ENUM
#define ECMAP6_CID_0r_ENUM BCM56440_B0_ECMAP6_CID_0r_ENUM
#define ECMAP6_CID_1r_ENUM BCM56440_B0_ECMAP6_CID_1r_ENUM
#define ECMAP6_CID_10r_ENUM BCM56440_B0_ECMAP6_CID_10r_ENUM
#define ECMAP6_CID_11r_ENUM BCM56440_B0_ECMAP6_CID_11r_ENUM
#define ECMAP6_CID_12r_ENUM BCM56440_B0_ECMAP6_CID_12r_ENUM
#define ECMAP6_CID_13r_ENUM BCM56440_B0_ECMAP6_CID_13r_ENUM
#define ECMAP6_CID_14r_ENUM BCM56440_B0_ECMAP6_CID_14r_ENUM
#define ECMAP6_CID_15r_ENUM BCM56440_B0_ECMAP6_CID_15r_ENUM
#define ECMAP6_CID_2r_ENUM BCM56440_B0_ECMAP6_CID_2r_ENUM
#define ECMAP6_CID_3r_ENUM BCM56440_B0_ECMAP6_CID_3r_ENUM
#define ECMAP6_CID_4r_ENUM BCM56440_B0_ECMAP6_CID_4r_ENUM
#define ECMAP6_CID_5r_ENUM BCM56440_B0_ECMAP6_CID_5r_ENUM
#define ECMAP6_CID_6r_ENUM BCM56440_B0_ECMAP6_CID_6r_ENUM
#define ECMAP6_CID_7r_ENUM BCM56440_B0_ECMAP6_CID_7r_ENUM
#define ECMAP6_CID_8r_ENUM BCM56440_B0_ECMAP6_CID_8r_ENUM
#define ECMAP6_CID_9r_ENUM BCM56440_B0_ECMAP6_CID_9r_ENUM
#define ECMAP7_CID_0r_ENUM BCM56440_B0_ECMAP7_CID_0r_ENUM
#define ECMAP7_CID_1r_ENUM BCM56440_B0_ECMAP7_CID_1r_ENUM
#define ECMAP7_CID_10r_ENUM BCM56440_B0_ECMAP7_CID_10r_ENUM
#define ECMAP7_CID_11r_ENUM BCM56440_B0_ECMAP7_CID_11r_ENUM
#define ECMAP7_CID_12r_ENUM BCM56440_B0_ECMAP7_CID_12r_ENUM
#define ECMAP7_CID_13r_ENUM BCM56440_B0_ECMAP7_CID_13r_ENUM
#define ECMAP7_CID_14r_ENUM BCM56440_B0_ECMAP7_CID_14r_ENUM
#define ECMAP7_CID_15r_ENUM BCM56440_B0_ECMAP7_CID_15r_ENUM
#define ECMAP7_CID_2r_ENUM BCM56440_B0_ECMAP7_CID_2r_ENUM
#define ECMAP7_CID_3r_ENUM BCM56440_B0_ECMAP7_CID_3r_ENUM
#define ECMAP7_CID_4r_ENUM BCM56440_B0_ECMAP7_CID_4r_ENUM
#define ECMAP7_CID_5r_ENUM BCM56440_B0_ECMAP7_CID_5r_ENUM
#define ECMAP7_CID_6r_ENUM BCM56440_B0_ECMAP7_CID_6r_ENUM
#define ECMAP7_CID_7r_ENUM BCM56440_B0_ECMAP7_CID_7r_ENUM
#define ECMAP7_CID_8r_ENUM BCM56440_B0_ECMAP7_CID_8r_ENUM
#define ECMAP7_CID_9r_ENUM BCM56440_B0_ECMAP7_CID_9r_ENUM
#define ECMAP8_CID_0r_ENUM BCM56440_B0_ECMAP8_CID_0r_ENUM
#define ECMAP8_CID_1r_ENUM BCM56440_B0_ECMAP8_CID_1r_ENUM
#define ECMAP8_CID_10r_ENUM BCM56440_B0_ECMAP8_CID_10r_ENUM
#define ECMAP8_CID_11r_ENUM BCM56440_B0_ECMAP8_CID_11r_ENUM
#define ECMAP8_CID_12r_ENUM BCM56440_B0_ECMAP8_CID_12r_ENUM
#define ECMAP8_CID_13r_ENUM BCM56440_B0_ECMAP8_CID_13r_ENUM
#define ECMAP8_CID_14r_ENUM BCM56440_B0_ECMAP8_CID_14r_ENUM
#define ECMAP8_CID_15r_ENUM BCM56440_B0_ECMAP8_CID_15r_ENUM
#define ECMAP8_CID_2r_ENUM BCM56440_B0_ECMAP8_CID_2r_ENUM
#define ECMAP8_CID_3r_ENUM BCM56440_B0_ECMAP8_CID_3r_ENUM
#define ECMAP8_CID_4r_ENUM BCM56440_B0_ECMAP8_CID_4r_ENUM
#define ECMAP8_CID_5r_ENUM BCM56440_B0_ECMAP8_CID_5r_ENUM
#define ECMAP8_CID_6r_ENUM BCM56440_B0_ECMAP8_CID_6r_ENUM
#define ECMAP8_CID_7r_ENUM BCM56440_B0_ECMAP8_CID_7r_ENUM
#define ECMAP8_CID_8r_ENUM BCM56440_B0_ECMAP8_CID_8r_ENUM
#define ECMAP8_CID_9r_ENUM BCM56440_B0_ECMAP8_CID_9r_ENUM
#define ECMAP9_CID_0r_ENUM BCM56440_B0_ECMAP9_CID_0r_ENUM
#define ECMAP9_CID_1r_ENUM BCM56440_B0_ECMAP9_CID_1r_ENUM
#define ECMAP9_CID_10r_ENUM BCM56440_B0_ECMAP9_CID_10r_ENUM
#define ECMAP9_CID_11r_ENUM BCM56440_B0_ECMAP9_CID_11r_ENUM
#define ECMAP9_CID_12r_ENUM BCM56440_B0_ECMAP9_CID_12r_ENUM
#define ECMAP9_CID_13r_ENUM BCM56440_B0_ECMAP9_CID_13r_ENUM
#define ECMAP9_CID_14r_ENUM BCM56440_B0_ECMAP9_CID_14r_ENUM
#define ECMAP9_CID_15r_ENUM BCM56440_B0_ECMAP9_CID_15r_ENUM
#define ECMAP9_CID_2r_ENUM BCM56440_B0_ECMAP9_CID_2r_ENUM
#define ECMAP9_CID_3r_ENUM BCM56440_B0_ECMAP9_CID_3r_ENUM
#define ECMAP9_CID_4r_ENUM BCM56440_B0_ECMAP9_CID_4r_ENUM
#define ECMAP9_CID_5r_ENUM BCM56440_B0_ECMAP9_CID_5r_ENUM
#define ECMAP9_CID_6r_ENUM BCM56440_B0_ECMAP9_CID_6r_ENUM
#define ECMAP9_CID_7r_ENUM BCM56440_B0_ECMAP9_CID_7r_ENUM
#define ECMAP9_CID_8r_ENUM BCM56440_B0_ECMAP9_CID_8r_ENUM
#define ECMAP9_CID_9r_ENUM BCM56440_B0_ECMAP9_CID_9r_ENUM
#define EDATABUF_DBG_SFT_RESETr_ENUM BCM56440_B0_EDATABUF_DBG_SFT_RESETr_ENUM
#define EDATABUF_MIN_STARTCNTr_ENUM BCM56440_B0_EDATABUF_MIN_STARTCNTr_ENUM
#define EEE_DELAY_ENTRY_TIMERr_ENUM BCM56440_B0_EEE_DELAY_ENTRY_TIMERr_ENUM
#define EEE_WAKE_TIMERr_ENUM BCM56440_B0_EEE_WAKE_TIMERr_ENUM
#define EFP_CAM_BIST_CONFIGr_ENUM BCM56440_B0_EFP_CAM_BIST_CONFIGr_ENUM
#define EFP_CAM_BIST_CONTROLr_ENUM BCM56440_B0_EFP_CAM_BIST_CONTROLr_ENUM
#define EFP_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_EFP_CAM_BIST_DBG_DATAr_ENUM
#define EFP_CAM_BIST_STATUSr_ENUM BCM56440_B0_EFP_CAM_BIST_STATUSr_ENUM
#define EFP_COUNTER_TABLEm_ENUM BCM56440_B0_EFP_COUNTER_TABLEm_ENUM
#define EFP_METER_CONTROLr_ENUM BCM56440_B0_EFP_METER_CONTROLr_ENUM
#define EFP_METER_PARITY_CONTROLr_ENUM BCM56440_B0_EFP_METER_PARITY_CONTROLr_ENUM
#define EFP_METER_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EFP_METER_PARITY_STATUS_INTRr_ENUM
#define EFP_METER_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EFP_METER_PARITY_STATUS_NACKr_ENUM
#define EFP_METER_TABLEm_ENUM BCM56440_B0_EFP_METER_TABLEm_ENUM
#define EFP_POLICY_PARITY_CONTROLr_ENUM BCM56440_B0_EFP_POLICY_PARITY_CONTROLr_ENUM
#define EFP_POLICY_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EFP_POLICY_PARITY_STATUS_INTRr_ENUM
#define EFP_POLICY_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EFP_POLICY_PARITY_STATUS_NACKr_ENUM
#define EFP_POLICY_TABLEm_ENUM BCM56440_B0_EFP_POLICY_TABLEm_ENUM
#define EFP_RAM_CONTROLr_ENUM BCM56440_B0_EFP_RAM_CONTROLr_ENUM
#define EFP_RAM_CONTROL_1r_ENUM BCM56440_B0_EFP_RAM_CONTROL_1r_ENUM
#define EFP_SLICE_CONTROLr_ENUM BCM56440_B0_EFP_SLICE_CONTROLr_ENUM
#define EFP_SLICE_MAPr_ENUM BCM56440_B0_EFP_SLICE_MAPr_ENUM
#define EFP_TCAMm_ENUM BCM56440_B0_EFP_TCAMm_ENUM
#define EGR_1588_EGRESS_CTRLr_ENUM BCM56440_B0_EGR_1588_EGRESS_CTRLr_ENUM
#define EGR_1588_INGRESS_CTRLr_ENUM BCM56440_B0_EGR_1588_INGRESS_CTRLr_ENUM
#define EGR_1588_LINK_DELAYr_ENUM BCM56440_B0_EGR_1588_LINK_DELAYr_ENUM
#define EGR_1588_PARSING_CONTROLr_ENUM BCM56440_B0_EGR_1588_PARSING_CONTROLr_ENUM
#define EGR_1588_SAm_ENUM BCM56440_B0_EGR_1588_SAm_ENUM
#define EGR_ARB_TIMEOUT_CONTROLr_ENUM BCM56440_B0_EGR_ARB_TIMEOUT_CONTROLr_ENUM
#define EGR_BYPASS_CTRLr_ENUM BCM56440_B0_EGR_BYPASS_CTRLr_ENUM
#define EGR_CM_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_CM_BUFFER_STATUS_INTRr_ENUM
#define EGR_CONFIGr_ENUM BCM56440_B0_EGR_CONFIGr_ENUM
#define EGR_CONFIG_1r_ENUM BCM56440_B0_EGR_CONFIG_1r_ENUM
#define EGR_COUNTER_CONTROLr_ENUM BCM56440_B0_EGR_COUNTER_CONTROLr_ENUM
#define EGR_DATABUF_RAM_CONTROL_1r_ENUM BCM56440_B0_EGR_DATABUF_RAM_CONTROL_1r_ENUM
#define EGR_DATABUF_RAM_CONTROL_2r_ENUM BCM56440_B0_EGR_DATABUF_RAM_CONTROL_2r_ENUM
#define EGR_DATABUF_RAM_CONTROL_DCMr_ENUM BCM56440_B0_EGR_DATABUF_RAM_CONTROL_DCMr_ENUM
#define EGR_DATABUF_RAM_CONTROL_PMr_ENUM BCM56440_B0_EGR_DATABUF_RAM_CONTROL_PMr_ENUM
#define EGR_DATABUF_RAM_CONTROL_STBYr_ENUM BCM56440_B0_EGR_DATABUF_RAM_CONTROL_STBYr_ENUM
#define EGR_DBGr_ENUM BCM56440_B0_EGR_DBGr_ENUM
#define EGR_DROP_VECTORr_ENUM BCM56440_B0_EGR_DROP_VECTORr_ENUM
#define EGR_DSCP_ECN_MAPm_ENUM BCM56440_B0_EGR_DSCP_ECN_MAPm_ENUM
#define EGR_DSCP_TABLEm_ENUM BCM56440_B0_EGR_DSCP_TABLEm_ENUM
#define EGR_DSCP_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_ENUM
#define EGR_DSCP_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_DSCP_TABLE_PARITY_STATUS_NACKr_ENUM
#define EGR_DVP_ATTRIBUTEm_ENUM BCM56440_B0_EGR_DVP_ATTRIBUTEm_ENUM
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_ENUM
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr_ENUM
#define EGR_EDATABUF_PARITY_CONTROLr_ENUM BCM56440_B0_EGR_EDATABUF_PARITY_CONTROLr_ENUM
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr_ENUM
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr_ENUM
#define EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM BCM56440_B0_EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM
#define EGR_EL3_ECC_PARITY_CONTROLr_ENUM BCM56440_B0_EGR_EL3_ECC_PARITY_CONTROLr_ENUM
#define EGR_EL3_PM_CONTROLr_ENUM BCM56440_B0_EGR_EL3_PM_CONTROLr_ENUM
#define EGR_EL3_RAM_CONTROLr_ENUM BCM56440_B0_EGR_EL3_RAM_CONTROLr_ENUM
#define EGR_EL3_RAM_CONTROL_2r_ENUM BCM56440_B0_EGR_EL3_RAM_CONTROL_2r_ENUM
#define EGR_EL3_STBY_CONTROLr_ENUM BCM56440_B0_EGR_EL3_STBY_CONTROLr_ENUM
#define EGR_EM_MTP_INDEXm_ENUM BCM56440_B0_EGR_EM_MTP_INDEXm_ENUM
#define EGR_ENABLEm_ENUM BCM56440_B0_EGR_ENABLEm_ENUM
#define EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56440_B0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define EGR_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56440_B0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM
#define EGR_FLEX_CTR_PORT_MAPm_ENUM BCM56440_B0_EGR_FLEX_CTR_PORT_MAPm_ENUM
#define EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56440_B0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define EGR_FLEX_CTR_TOS_MAPm_ENUM BCM56440_B0_EGR_FLEX_CTR_TOS_MAPm_ENUM
#define EGR_FRAGMENT_ID_TABLEm_ENUM BCM56440_B0_EGR_FRAGMENT_ID_TABLEm_ENUM
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_ENUM
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr_ENUM
#define EGR_GP0_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_GP0_BUFFER_STATUS_INTRr_ENUM
#define EGR_GP1_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_GP1_BUFFER_STATUS_INTRr_ENUM
#define EGR_GP2_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_GP2_BUFFER_STATUS_INTRr_ENUM
#define EGR_HW_RESET_CONTROL_0r_ENUM BCM56440_B0_EGR_HW_RESET_CONTROL_0r_ENUM
#define EGR_HW_RESET_CONTROL_1r_ENUM BCM56440_B0_EGR_HW_RESET_CONTROL_1r_ENUM
#define EGR_IM_MTP_INDEXm_ENUM BCM56440_B0_EGR_IM_MTP_INDEXm_ENUM
#define EGR_INGRESS_PORT_TPID_SELECTr_ENUM BCM56440_B0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM
#define EGR_ING_PORTm_ENUM BCM56440_B0_EGR_ING_PORTm_ENUM
#define EGR_INITBUF_ECC_STATUS_INTRr_ENUM BCM56440_B0_EGR_INITBUF_ECC_STATUS_INTRr_ENUM
#define EGR_INTR0_ENABLEr_ENUM BCM56440_B0_EGR_INTR0_ENABLEr_ENUM
#define EGR_INTR0_STATUSr_ENUM BCM56440_B0_EGR_INTR0_STATUSr_ENUM
#define EGR_INTR1_ENABLEr_ENUM BCM56440_B0_EGR_INTR1_ENABLEr_ENUM
#define EGR_INTR1_STATUSr_ENUM BCM56440_B0_EGR_INTR1_STATUSr_ENUM
#define EGR_IPMCm_ENUM BCM56440_B0_EGR_IPMCm_ENUM
#define EGR_IPMC_CFG2r_ENUM BCM56440_B0_EGR_IPMC_CFG2r_ENUM
#define EGR_IPMC_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_IPMC_PARITY_STATUS_INTRr_ENUM
#define EGR_IPMC_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_IPMC_PARITY_STATUS_NACKr_ENUM
#define EGR_IP_TUNNELm_ENUM BCM56440_B0_EGR_IP_TUNNELm_ENUM
#define EGR_IP_TUNNEL_IPV6m_ENUM BCM56440_B0_EGR_IP_TUNNEL_IPV6m_ENUM
#define EGR_IP_TUNNEL_MPLSm_ENUM BCM56440_B0_EGR_IP_TUNNEL_MPLSm_ENUM
#define EGR_IP_TUNNEL_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_IP_TUNNEL_PARITY_STATUS_INTRr_ENUM
#define EGR_IP_TUNNEL_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_IP_TUNNEL_PARITY_STATUS_NACKr_ENUM
#define EGR_L1_CLK_RECOVERY_CTRLr_ENUM BCM56440_B0_EGR_L1_CLK_RECOVERY_CTRLr_ENUM
#define EGR_L3_INTFm_ENUM BCM56440_B0_EGR_L3_INTFm_ENUM
#define EGR_L3_INTF_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_L3_INTF_PARITY_STATUS_INTRr_ENUM
#define EGR_L3_INTF_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_L3_INTF_PARITY_STATUS_NACKr_ENUM
#define EGR_L3_NEXT_HOPm_ENUM BCM56440_B0_EGR_L3_NEXT_HOPm_ENUM
#define EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM
#define EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM
#define EGR_L3_TUNNEL_PFM_VIDr_ENUM BCM56440_B0_EGR_L3_TUNNEL_PFM_VIDr_ENUM
#define EGR_LOGIC_TO_PHYS_MAPr_ENUM BCM56440_B0_EGR_LOGIC_TO_PHYS_MAPr_ENUM
#define EGR_LP_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_LP_BUFFER_STATUS_INTRr_ENUM
#define EGR_MAC_DA_PROFILEm_ENUM BCM56440_B0_EGR_MAC_DA_PROFILEm_ENUM
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_ENUM
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr_ENUM
#define EGR_MAP_MHm_ENUM BCM56440_B0_EGR_MAP_MHm_ENUM
#define EGR_MASKm_ENUM BCM56440_B0_EGR_MASKm_ENUM
#define EGR_MASK_MODBASEm_ENUM BCM56440_B0_EGR_MASK_MODBASEm_ENUM
#define EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM BCM56440_B0_EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM
#define EGR_MASK_MODBASE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MASK_MODBASE_PARITY_STATUS_INTRr_ENUM
#define EGR_MASK_MODBASE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MASK_MODBASE_PARITY_STATUS_NACKr_ENUM
#define EGR_MASK_PARITY_CONTROLr_ENUM BCM56440_B0_EGR_MASK_PARITY_CONTROLr_ENUM
#define EGR_MASK_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MASK_PARITY_STATUS_INTRr_ENUM
#define EGR_MASK_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MASK_PARITY_STATUS_NACKr_ENUM
#define EGR_MAX_USED_ENTRIESm_ENUM BCM56440_B0_EGR_MAX_USED_ENTRIESm_ENUM
#define EGR_MC_CONTROL_1r_ENUM BCM56440_B0_EGR_MC_CONTROL_1r_ENUM
#define EGR_MC_CONTROL_2r_ENUM BCM56440_B0_EGR_MC_CONTROL_2r_ENUM
#define EGR_MIM_ETHERTYPEr_ENUM BCM56440_B0_EGR_MIM_ETHERTYPEr_ENUM
#define EGR_MIRROR_ENCAP_CONTROLm_ENUM BCM56440_B0_EGR_MIRROR_ENCAP_CONTROLm_ENUM
#define EGR_MIRROR_ENCAP_DATA_1m_ENUM BCM56440_B0_EGR_MIRROR_ENCAP_DATA_1m_ENUM
#define EGR_MIRROR_SELECTr_ENUM BCM56440_B0_EGR_MIRROR_SELECTr_ENUM
#define EGR_MMU_REQUESTSm_ENUM BCM56440_B0_EGR_MMU_REQUESTSm_ENUM
#define EGR_MODMAP_CTRLr_ENUM BCM56440_B0_EGR_MODMAP_CTRLr_ENUM
#define EGR_MOD_MAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MOD_MAP_PARITY_STATUS_INTRr_ENUM
#define EGR_MOD_MAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MOD_MAP_PARITY_STATUS_NACKr_ENUM
#define EGR_MOD_MAP_TABLEm_ENUM BCM56440_B0_EGR_MOD_MAP_TABLEm_ENUM
#define EGR_MPB_ECC_STATUS_INTRr_ENUM BCM56440_B0_EGR_MPB_ECC_STATUS_INTRr_ENUM
#define EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM BCM56440_B0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM
#define EGR_MPLS_EXP_MAPPING_1m_ENUM BCM56440_B0_EGR_MPLS_EXP_MAPPING_1m_ENUM
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_ENUM
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr_ENUM
#define EGR_MPLS_EXP_MAPPING_2m_ENUM BCM56440_B0_EGR_MPLS_EXP_MAPPING_2m_ENUM
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr_ENUM
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr_ENUM
#define EGR_MPLS_EXP_PRI_MAPPINGm_ENUM BCM56440_B0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM
#define EGR_MPLS_PRI_MAPPINGm_ENUM BCM56440_B0_EGR_MPLS_PRI_MAPPINGm_ENUM
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr_ENUM
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr_ENUM
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM BCM56440_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr_ENUM
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr_ENUM
#define EGR_MTUr_ENUM BCM56440_B0_EGR_MTUr_ENUM
#define EGR_OUTER_TPIDr_ENUM BCM56440_B0_EGR_OUTER_TPIDr_ENUM
#define EGR_OUTER_TPID_0r_ENUM BCM56440_B0_EGR_OUTER_TPID_0r_ENUM
#define EGR_OUTER_TPID_1r_ENUM BCM56440_B0_EGR_OUTER_TPID_1r_ENUM
#define EGR_OUTER_TPID_2r_ENUM BCM56440_B0_EGR_OUTER_TPID_2r_ENUM
#define EGR_OUTER_TPID_3r_ENUM BCM56440_B0_EGR_OUTER_TPID_3r_ENUM
#define EGR_PKT_MODS_CONTROLr_ENUM BCM56440_B0_EGR_PKT_MODS_CONTROLr_ENUM
#define EGR_PORTm_ENUM BCM56440_B0_EGR_PORTm_ENUM
#define EGR_PORT_1r_ENUM BCM56440_B0_EGR_PORT_1r_ENUM
#define EGR_PORT_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_PORT_PARITY_STATUS_INTRr_ENUM
#define EGR_PORT_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_PORT_PARITY_STATUS_NACKr_ENUM
#define EGR_PORT_REQUESTSm_ENUM BCM56440_B0_EGR_PORT_REQUESTSm_ENUM
#define EGR_PRI_CNG_MAPm_ENUM BCM56440_B0_EGR_PRI_CNG_MAPm_ENUM
#define EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr_ENUM
#define EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr_ENUM
#define EGR_PVLAN_EPORT_CONTROLr_ENUM BCM56440_B0_EGR_PVLAN_EPORT_CONTROLr_ENUM
#define EGR_PW_INIT_COUNTERSm_ENUM BCM56440_B0_EGR_PW_INIT_COUNTERSm_ENUM
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr_ENUM BCM56440_B0_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr_ENUM
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr_ENUM
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr_ENUM
#define EGR_Q_BEGINr_ENUM BCM56440_B0_EGR_Q_BEGINr_ENUM
#define EGR_Q_ENDr_ENUM BCM56440_B0_EGR_Q_ENDr_ENUM
#define EGR_RESI_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_RESI_BUFFER_STATUS_INTRr_ENUM
#define EGR_SF_SRC_MODID_CHECKr_ENUM BCM56440_B0_EGR_SF_SRC_MODID_CHECKr_ENUM
#define EGR_SHAPING_CONTROLr_ENUM BCM56440_B0_EGR_SHAPING_CONTROLr_ENUM
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_ENUM
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr_ENUM
#define EGR_SYS_RSVD_VIDr_ENUM BCM56440_B0_EGR_SYS_RSVD_VIDr_ENUM
#define EGR_TUNNEL_ID_MASKr_ENUM BCM56440_B0_EGR_TUNNEL_ID_MASKr_ENUM
#define EGR_TUNNEL_PIMDR1_CFG0r_ENUM BCM56440_B0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR1_CFG1r_ENUM BCM56440_B0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG0r_ENUM BCM56440_B0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG1r_ENUM BCM56440_B0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM
#define EGR_VFIm_ENUM BCM56440_B0_EGR_VFIm_ENUM
#define EGR_VFI_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_VFI_PARITY_STATUS_INTRr_ENUM
#define EGR_VFI_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_VFI_PARITY_STATUS_NACKr_ENUM
#define EGR_VLANm_ENUM BCM56440_B0_EGR_VLANm_ENUM
#define EGR_VLAN_CONTROL_1r_ENUM BCM56440_B0_EGR_VLAN_CONTROL_1r_ENUM
#define EGR_VLAN_CONTROL_2r_ENUM BCM56440_B0_EGR_VLAN_CONTROL_2r_ENUM
#define EGR_VLAN_CONTROL_3r_ENUM BCM56440_B0_EGR_VLAN_CONTROL_3r_ENUM
#define EGR_VLAN_LOGIC_TO_PHYS_MAPr_ENUM BCM56440_B0_EGR_VLAN_LOGIC_TO_PHYS_MAPr_ENUM
#define EGR_VLAN_PARITY_CONTROLr_ENUM BCM56440_B0_EGR_VLAN_PARITY_CONTROLr_ENUM
#define EGR_VLAN_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_VLAN_PARITY_STATUS_INTRr_ENUM
#define EGR_VLAN_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_VLAN_PARITY_STATUS_NACKr_ENUM
#define EGR_VLAN_RAM_CONTROL_1r_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_1r_ENUM
#define EGR_VLAN_RAM_CONTROL_2r_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_2r_ENUM
#define EGR_VLAN_RAM_CONTROL_3r_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_3r_ENUM
#define EGR_VLAN_RAM_CONTROL_4r_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_4r_ENUM
#define EGR_VLAN_RAM_CONTROL_DCMr_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_DCMr_ENUM
#define EGR_VLAN_RAM_CONTROL_PDAHr_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_PDAHr_ENUM
#define EGR_VLAN_RAM_CONTROL_PMr_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_PMr_ENUM
#define EGR_VLAN_RAM_CONTROL_STBYr_ENUM BCM56440_B0_EGR_VLAN_RAM_CONTROL_STBYr_ENUM
#define EGR_VLAN_STGm_ENUM BCM56440_B0_EGR_VLAN_STGm_ENUM
#define EGR_VLAN_STG_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EGR_VLAN_STG_PARITY_STATUS_INTRr_ENUM
#define EGR_VLAN_STG_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EGR_VLAN_STG_PARITY_STATUS_NACKr_ENUM
#define EGR_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56440_B0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM
#define EGR_VLAN_XLATEm_ENUM BCM56440_B0_EGR_VLAN_XLATEm_ENUM
#define EGR_VLAN_XLATE_HASH_CONTROLr_ENUM BCM56440_B0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r_ENUM
#define EGR_WESP_PROTO_CONTROLr_ENUM BCM56440_B0_EGR_WESP_PROTO_CONTROLr_ENUM
#define EGR_XQ0_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_XQ0_BUFFER_STATUS_INTRr_ENUM
#define EGR_XQ0_PFC_CONTROLr_ENUM BCM56440_B0_EGR_XQ0_PFC_CONTROLr_ENUM
#define EGR_XQ1_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_XQ1_BUFFER_STATUS_INTRr_ENUM
#define EGR_XQ1_PFC_CONTROLr_ENUM BCM56440_B0_EGR_XQ1_PFC_CONTROLr_ENUM
#define EGR_XQ2_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_XQ2_BUFFER_STATUS_INTRr_ENUM
#define EGR_XQ2_PFC_CONTROLr_ENUM BCM56440_B0_EGR_XQ2_PFC_CONTROLr_ENUM
#define EGR_XQ3_BUFFER_STATUS_INTRr_ENUM BCM56440_B0_EGR_XQ3_BUFFER_STATUS_INTRr_ENUM
#define EGR_XQ3_PFC_CONTROLr_ENUM BCM56440_B0_EGR_XQ3_PFC_CONTROLr_ENUM
#define EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr_ENUM
#define EMC_CFGr_ENUM BCM56440_B0_EMC_CFGr_ENUM
#define EMC_CI_FULL_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_CI_FULL_STATUS_DEBUGr_ENUM
#define EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr_ENUM
#define EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr_ENUM
#define EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr_ENUM
#define EMC_CSDB_MEM_DEBUGr_ENUM BCM56440_B0_EMC_CSDB_MEM_DEBUGr_ENUM
#define EMC_ECC_DEBUGr_ENUM BCM56440_B0_EMC_ECC_DEBUGr_ENUM
#define EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_ERRB_BUFFER_WATERMARK_DEBUGr_ENUM BCM56440_B0_EMC_ERRB_BUFFER_WATERMARK_DEBUGr_ENUM
#define EMC_ERRB_MEM_DEBUGr_ENUM BCM56440_B0_EMC_ERRB_MEM_DEBUGr_ENUM
#define EMC_ERRORr_ENUM BCM56440_B0_EMC_ERRORr_ENUM
#define EMC_ERROR_0r_ENUM BCM56440_B0_EMC_ERROR_0r_ENUM
#define EMC_ERROR_1r_ENUM BCM56440_B0_EMC_ERROR_1r_ENUM
#define EMC_ERROR_2r_ENUM BCM56440_B0_EMC_ERROR_2r_ENUM
#define EMC_ERROR_MASK_0r_ENUM BCM56440_B0_EMC_ERROR_MASK_0r_ENUM
#define EMC_ERROR_MASK_1r_ENUM BCM56440_B0_EMC_ERROR_MASK_1r_ENUM
#define EMC_ERROR_MASK_2r_ENUM BCM56440_B0_EMC_ERROR_MASK_2r_ENUM
#define EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr_ENUM
#define EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr_ENUM
#define EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_EWRB_BUFFER_WATERMARK_DEBUGr_ENUM BCM56440_B0_EMC_EWRB_BUFFER_WATERMARK_DEBUGr_ENUM
#define EMC_EWRB_MEM_DEBUGr_ENUM BCM56440_B0_EMC_EWRB_MEM_DEBUGr_ENUM
#define EMC_FREE_POOL_SIZESr_ENUM BCM56440_B0_EMC_FREE_POOL_SIZESr_ENUM
#define EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_IRRB_BUFFER_WATERMARK_DEBUGr_ENUM BCM56440_B0_EMC_IRRB_BUFFER_WATERMARK_DEBUGr_ENUM
#define EMC_IRRB_THRESHOLDSr_ENUM BCM56440_B0_EMC_IRRB_THRESHOLDSr_ENUM
#define EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_IWRB_BUFFER_WATERMARK_DEBUGr_ENUM BCM56440_B0_EMC_IWRB_BUFFER_WATERMARK_DEBUGr_ENUM
#define EMC_IWRB_MEM_DEBUGr_ENUM BCM56440_B0_EMC_IWRB_MEM_DEBUGr_ENUM
#define EMC_IWRB_SIZEr_ENUM BCM56440_B0_EMC_IWRB_SIZEr_ENUM
#define EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_RFCQ_BUFFER_WATERMARK_DEBUGr_ENUM BCM56440_B0_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr_ENUM
#define EMC_RFCQ_MEM_DEBUGr_ENUM BCM56440_B0_EMC_RFCQ_MEM_DEBUGr_ENUM
#define EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_RSFP_MEM_DEBUGr_ENUM BCM56440_B0_EMC_RSFP_MEM_DEBUGr_ENUM
#define EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_SWAT_MEM_DEBUGr_ENUM BCM56440_B0_EMC_SWAT_MEM_DEBUGr_ENUM
#define EMC_TO_CI0_RD_REQ_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI0_WR_REQ_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI1_RD_REQ_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI1_WR_REQ_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI2_RD_REQ_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_TO_CI2_RD_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI2_WR_REQ_COUNT_DEBUGr_ENUM BCM56440_B0_EMC_TO_CI2_WR_REQ_COUNT_DEBUGr_ENUM
#define EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WCMT_MEM_DEBUGr_ENUM BCM56440_B0_EMC_WCMT_MEM_DEBUGr_ENUM
#define EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT_MEM_DEBUGr_ENUM BCM56440_B0_EMC_WLCT_MEM_DEBUGr_ENUM
#define EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_WTFP_MEM_DEBUGr_ENUM BCM56440_B0_EMC_WTFP_MEM_DEBUGr_ENUM
#define EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56440_B0_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56440_B0_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_WTOQ_MEM_DEBUGr_ENUM BCM56440_B0_EMC_WTOQ_MEM_DEBUGr_ENUM
#define EMIRROR_CONTROLm_ENUM BCM56440_B0_EMIRROR_CONTROLm_ENUM
#define EMIRROR_CONTROL1m_ENUM BCM56440_B0_EMIRROR_CONTROL1m_ENUM
#define EMIRROR_CONTROL1_PARITY_CONTROLr_ENUM BCM56440_B0_EMIRROR_CONTROL1_PARITY_CONTROLr_ENUM
#define EMIRROR_CONTROL1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EMIRROR_CONTROL1_PARITY_STATUS_INTRr_ENUM
#define EMIRROR_CONTROL1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EMIRROR_CONTROL1_PARITY_STATUS_NACKr_ENUM
#define EMIRROR_CONTROL2m_ENUM BCM56440_B0_EMIRROR_CONTROL2m_ENUM
#define EMIRROR_CONTROL2_PARITY_CONTROLr_ENUM BCM56440_B0_EMIRROR_CONTROL2_PARITY_CONTROLr_ENUM
#define EMIRROR_CONTROL2_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EMIRROR_CONTROL2_PARITY_STATUS_INTRr_ENUM
#define EMIRROR_CONTROL2_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EMIRROR_CONTROL2_PARITY_STATUS_NACKr_ENUM
#define EMIRROR_CONTROL3m_ENUM BCM56440_B0_EMIRROR_CONTROL3m_ENUM
#define EMIRROR_CONTROL3_PARITY_CONTROLr_ENUM BCM56440_B0_EMIRROR_CONTROL3_PARITY_CONTROLr_ENUM
#define EMIRROR_CONTROL3_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EMIRROR_CONTROL3_PARITY_STATUS_INTRr_ENUM
#define EMIRROR_CONTROL3_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EMIRROR_CONTROL3_PARITY_STATUS_NACKr_ENUM
#define EMIRROR_CONTROL_PARITY_CONTROLr_ENUM BCM56440_B0_EMIRROR_CONTROL_PARITY_CONTROLr_ENUM
#define EMIRROR_CONTROL_PARITY_STATUS_INTRr_ENUM BCM56440_B0_EMIRROR_CONTROL_PARITY_STATUS_INTRr_ENUM
#define EMIRROR_CONTROL_PARITY_STATUS_NACKr_ENUM BCM56440_B0_EMIRROR_CONTROL_PARITY_STATUS_NACKr_ENUM
#define EM_MTP_INDEXm_ENUM BCM56440_B0_EM_MTP_INDEXm_ENUM
#define EPC_LINK_BMAPm_ENUM BCM56440_B0_EPC_LINK_BMAPm_ENUM
#define EP_NUM_NORM_CELLS_RECVDr_ENUM BCM56440_B0_EP_NUM_NORM_CELLS_RECVDr_ENUM
#define EP_NUM_NORM_PKTS_DROPPEDr_ENUM BCM56440_B0_EP_NUM_NORM_PKTS_DROPPEDr_ENUM
#define EP_NUM_NORM_PKTS_RECVDr_ENUM BCM56440_B0_EP_NUM_NORM_PKTS_RECVDr_ENUM
#define EP_NUM_UNMOD_CELLS_RECVDr_ENUM BCM56440_B0_EP_NUM_UNMOD_CELLS_RECVDr_ENUM
#define EP_NUM_UNMOD_PKTS_DROPPEDr_ENUM BCM56440_B0_EP_NUM_UNMOD_PKTS_DROPPEDr_ENUM
#define EP_NUM_UNMOD_PKTS_RECVDr_ENUM BCM56440_B0_EP_NUM_UNMOD_PKTS_RECVDr_ENUM
#define ERROR_CCM_DEFECT_STATUSr_ENUM BCM56440_B0_ERROR_CCM_DEFECT_STATUSr_ENUM
#define ES_LL_FC_CONFIGr_ENUM BCM56440_B0_ES_LL_FC_CONFIGr_ENUM
#define EXTADDRr_ENUM BCM56440_B0_EXTADDRr_ENUM
#define EXT_BUFFER_POOL_CONG_STATEr_ENUM BCM56440_B0_EXT_BUFFER_POOL_CONG_STATEr_ENUM
#define FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56440_B0_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define FLOW_CONTROL_XOFF_STATEr_ENUM BCM56440_B0_FLOW_CONTROL_XOFF_STATEr_ENUM
#define FLUSH_CONTROLr_ENUM BCM56440_B0_FLUSH_CONTROLr_ENUM
#define FPALCFG_CID_0r_ENUM BCM56440_B0_FPALCFG_CID_0r_ENUM
#define FPALCFG_CID_1r_ENUM BCM56440_B0_FPALCFG_CID_1r_ENUM
#define FPALCFG_CID_10r_ENUM BCM56440_B0_FPALCFG_CID_10r_ENUM
#define FPALCFG_CID_11r_ENUM BCM56440_B0_FPALCFG_CID_11r_ENUM
#define FPALCFG_CID_12r_ENUM BCM56440_B0_FPALCFG_CID_12r_ENUM
#define FPALCFG_CID_13r_ENUM BCM56440_B0_FPALCFG_CID_13r_ENUM
#define FPALCFG_CID_14r_ENUM BCM56440_B0_FPALCFG_CID_14r_ENUM
#define FPALCFG_CID_15r_ENUM BCM56440_B0_FPALCFG_CID_15r_ENUM
#define FPALCFG_CID_2r_ENUM BCM56440_B0_FPALCFG_CID_2r_ENUM
#define FPALCFG_CID_3r_ENUM BCM56440_B0_FPALCFG_CID_3r_ENUM
#define FPALCFG_CID_4r_ENUM BCM56440_B0_FPALCFG_CID_4r_ENUM
#define FPALCFG_CID_5r_ENUM BCM56440_B0_FPALCFG_CID_5r_ENUM
#define FPALCFG_CID_6r_ENUM BCM56440_B0_FPALCFG_CID_6r_ENUM
#define FPALCFG_CID_7r_ENUM BCM56440_B0_FPALCFG_CID_7r_ENUM
#define FPALCFG_CID_8r_ENUM BCM56440_B0_FPALCFG_CID_8r_ENUM
#define FPALCFG_CID_9r_ENUM BCM56440_B0_FPALCFG_CID_9r_ENUM
#define FPCFG_CID_0r_ENUM BCM56440_B0_FPCFG_CID_0r_ENUM
#define FPCFG_CID_1r_ENUM BCM56440_B0_FPCFG_CID_1r_ENUM
#define FPCFG_CID_10r_ENUM BCM56440_B0_FPCFG_CID_10r_ENUM
#define FPCFG_CID_11r_ENUM BCM56440_B0_FPCFG_CID_11r_ENUM
#define FPCFG_CID_12r_ENUM BCM56440_B0_FPCFG_CID_12r_ENUM
#define FPCFG_CID_13r_ENUM BCM56440_B0_FPCFG_CID_13r_ENUM
#define FPCFG_CID_14r_ENUM BCM56440_B0_FPCFG_CID_14r_ENUM
#define FPCFG_CID_15r_ENUM BCM56440_B0_FPCFG_CID_15r_ENUM
#define FPCFG_CID_2r_ENUM BCM56440_B0_FPCFG_CID_2r_ENUM
#define FPCFG_CID_3r_ENUM BCM56440_B0_FPCFG_CID_3r_ENUM
#define FPCFG_CID_4r_ENUM BCM56440_B0_FPCFG_CID_4r_ENUM
#define FPCFG_CID_5r_ENUM BCM56440_B0_FPCFG_CID_5r_ENUM
#define FPCFG_CID_6r_ENUM BCM56440_B0_FPCFG_CID_6r_ENUM
#define FPCFG_CID_7r_ENUM BCM56440_B0_FPCFG_CID_7r_ENUM
#define FPCFG_CID_8r_ENUM BCM56440_B0_FPCFG_CID_8r_ENUM
#define FPCFG_CID_9r_ENUM BCM56440_B0_FPCFG_CID_9r_ENUM
#define FPCRCEC_CID_0r_ENUM BCM56440_B0_FPCRCEC_CID_0r_ENUM
#define FPCRCEC_CID_1r_ENUM BCM56440_B0_FPCRCEC_CID_1r_ENUM
#define FPCRCEC_CID_10r_ENUM BCM56440_B0_FPCRCEC_CID_10r_ENUM
#define FPCRCEC_CID_11r_ENUM BCM56440_B0_FPCRCEC_CID_11r_ENUM
#define FPCRCEC_CID_12r_ENUM BCM56440_B0_FPCRCEC_CID_12r_ENUM
#define FPCRCEC_CID_13r_ENUM BCM56440_B0_FPCRCEC_CID_13r_ENUM
#define FPCRCEC_CID_14r_ENUM BCM56440_B0_FPCRCEC_CID_14r_ENUM
#define FPCRCEC_CID_15r_ENUM BCM56440_B0_FPCRCEC_CID_15r_ENUM
#define FPCRCEC_CID_2r_ENUM BCM56440_B0_FPCRCEC_CID_2r_ENUM
#define FPCRCEC_CID_3r_ENUM BCM56440_B0_FPCRCEC_CID_3r_ENUM
#define FPCRCEC_CID_4r_ENUM BCM56440_B0_FPCRCEC_CID_4r_ENUM
#define FPCRCEC_CID_5r_ENUM BCM56440_B0_FPCRCEC_CID_5r_ENUM
#define FPCRCEC_CID_6r_ENUM BCM56440_B0_FPCRCEC_CID_6r_ENUM
#define FPCRCEC_CID_7r_ENUM BCM56440_B0_FPCRCEC_CID_7r_ENUM
#define FPCRCEC_CID_8r_ENUM BCM56440_B0_FPCRCEC_CID_8r_ENUM
#define FPCRCEC_CID_9r_ENUM BCM56440_B0_FPCRCEC_CID_9r_ENUM
#define FPDLCFG_CID_0r_ENUM BCM56440_B0_FPDLCFG_CID_0r_ENUM
#define FPDLCFG_CID_1r_ENUM BCM56440_B0_FPDLCFG_CID_1r_ENUM
#define FPDLCFG_CID_10r_ENUM BCM56440_B0_FPDLCFG_CID_10r_ENUM
#define FPDLCFG_CID_11r_ENUM BCM56440_B0_FPDLCFG_CID_11r_ENUM
#define FPDLCFG_CID_12r_ENUM BCM56440_B0_FPDLCFG_CID_12r_ENUM
#define FPDLCFG_CID_13r_ENUM BCM56440_B0_FPDLCFG_CID_13r_ENUM
#define FPDLCFG_CID_14r_ENUM BCM56440_B0_FPDLCFG_CID_14r_ENUM
#define FPDLCFG_CID_15r_ENUM BCM56440_B0_FPDLCFG_CID_15r_ENUM
#define FPDLCFG_CID_2r_ENUM BCM56440_B0_FPDLCFG_CID_2r_ENUM
#define FPDLCFG_CID_3r_ENUM BCM56440_B0_FPDLCFG_CID_3r_ENUM
#define FPDLCFG_CID_4r_ENUM BCM56440_B0_FPDLCFG_CID_4r_ENUM
#define FPDLCFG_CID_5r_ENUM BCM56440_B0_FPDLCFG_CID_5r_ENUM
#define FPDLCFG_CID_6r_ENUM BCM56440_B0_FPDLCFG_CID_6r_ENUM
#define FPDLCFG_CID_7r_ENUM BCM56440_B0_FPDLCFG_CID_7r_ENUM
#define FPDLCFG_CID_8r_ENUM BCM56440_B0_FPDLCFG_CID_8r_ENUM
#define FPDLCFG_CID_9r_ENUM BCM56440_B0_FPDLCFG_CID_9r_ENUM
#define FPDLSTAT_CID_0r_ENUM BCM56440_B0_FPDLSTAT_CID_0r_ENUM
#define FPDLSTAT_CID_1r_ENUM BCM56440_B0_FPDLSTAT_CID_1r_ENUM
#define FPDLSTAT_CID_10r_ENUM BCM56440_B0_FPDLSTAT_CID_10r_ENUM
#define FPDLSTAT_CID_11r_ENUM BCM56440_B0_FPDLSTAT_CID_11r_ENUM
#define FPDLSTAT_CID_12r_ENUM BCM56440_B0_FPDLSTAT_CID_12r_ENUM
#define FPDLSTAT_CID_13r_ENUM BCM56440_B0_FPDLSTAT_CID_13r_ENUM
#define FPDLSTAT_CID_14r_ENUM BCM56440_B0_FPDLSTAT_CID_14r_ENUM
#define FPDLSTAT_CID_15r_ENUM BCM56440_B0_FPDLSTAT_CID_15r_ENUM
#define FPDLSTAT_CID_2r_ENUM BCM56440_B0_FPDLSTAT_CID_2r_ENUM
#define FPDLSTAT_CID_3r_ENUM BCM56440_B0_FPDLSTAT_CID_3r_ENUM
#define FPDLSTAT_CID_4r_ENUM BCM56440_B0_FPDLSTAT_CID_4r_ENUM
#define FPDLSTAT_CID_5r_ENUM BCM56440_B0_FPDLSTAT_CID_5r_ENUM
#define FPDLSTAT_CID_6r_ENUM BCM56440_B0_FPDLSTAT_CID_6r_ENUM
#define FPDLSTAT_CID_7r_ENUM BCM56440_B0_FPDLSTAT_CID_7r_ENUM
#define FPDLSTAT_CID_8r_ENUM BCM56440_B0_FPDLSTAT_CID_8r_ENUM
#define FPDLSTAT_CID_9r_ENUM BCM56440_B0_FPDLSTAT_CID_9r_ENUM
#define FPEBEC_CID_0r_ENUM BCM56440_B0_FPEBEC_CID_0r_ENUM
#define FPEBEC_CID_1r_ENUM BCM56440_B0_FPEBEC_CID_1r_ENUM
#define FPEBEC_CID_10r_ENUM BCM56440_B0_FPEBEC_CID_10r_ENUM
#define FPEBEC_CID_11r_ENUM BCM56440_B0_FPEBEC_CID_11r_ENUM
#define FPEBEC_CID_12r_ENUM BCM56440_B0_FPEBEC_CID_12r_ENUM
#define FPEBEC_CID_13r_ENUM BCM56440_B0_FPEBEC_CID_13r_ENUM
#define FPEBEC_CID_14r_ENUM BCM56440_B0_FPEBEC_CID_14r_ENUM
#define FPEBEC_CID_15r_ENUM BCM56440_B0_FPEBEC_CID_15r_ENUM
#define FPEBEC_CID_2r_ENUM BCM56440_B0_FPEBEC_CID_2r_ENUM
#define FPEBEC_CID_3r_ENUM BCM56440_B0_FPEBEC_CID_3r_ENUM
#define FPEBEC_CID_4r_ENUM BCM56440_B0_FPEBEC_CID_4r_ENUM
#define FPEBEC_CID_5r_ENUM BCM56440_B0_FPEBEC_CID_5r_ENUM
#define FPEBEC_CID_6r_ENUM BCM56440_B0_FPEBEC_CID_6r_ENUM
#define FPEBEC_CID_7r_ENUM BCM56440_B0_FPEBEC_CID_7r_ENUM
#define FPEBEC_CID_8r_ENUM BCM56440_B0_FPEBEC_CID_8r_ENUM
#define FPEBEC_CID_9r_ENUM BCM56440_B0_FPEBEC_CID_9r_ENUM
#define FPFAESLC_CID_0r_ENUM BCM56440_B0_FPFAESLC_CID_0r_ENUM
#define FPFAESLC_CID_1r_ENUM BCM56440_B0_FPFAESLC_CID_1r_ENUM
#define FPFAESLC_CID_10r_ENUM BCM56440_B0_FPFAESLC_CID_10r_ENUM
#define FPFAESLC_CID_11r_ENUM BCM56440_B0_FPFAESLC_CID_11r_ENUM
#define FPFAESLC_CID_12r_ENUM BCM56440_B0_FPFAESLC_CID_12r_ENUM
#define FPFAESLC_CID_13r_ENUM BCM56440_B0_FPFAESLC_CID_13r_ENUM
#define FPFAESLC_CID_14r_ENUM BCM56440_B0_FPFAESLC_CID_14r_ENUM
#define FPFAESLC_CID_15r_ENUM BCM56440_B0_FPFAESLC_CID_15r_ENUM
#define FPFAESLC_CID_2r_ENUM BCM56440_B0_FPFAESLC_CID_2r_ENUM
#define FPFAESLC_CID_3r_ENUM BCM56440_B0_FPFAESLC_CID_3r_ENUM
#define FPFAESLC_CID_4r_ENUM BCM56440_B0_FPFAESLC_CID_4r_ENUM
#define FPFAESLC_CID_5r_ENUM BCM56440_B0_FPFAESLC_CID_5r_ENUM
#define FPFAESLC_CID_6r_ENUM BCM56440_B0_FPFAESLC_CID_6r_ENUM
#define FPFAESLC_CID_7r_ENUM BCM56440_B0_FPFAESLC_CID_7r_ENUM
#define FPFAESLC_CID_8r_ENUM BCM56440_B0_FPFAESLC_CID_8r_ENUM
#define FPFAESLC_CID_9r_ENUM BCM56440_B0_FPFAESLC_CID_9r_ENUM
#define FPHDLCTL_CID_0r_ENUM BCM56440_B0_FPHDLCTL_CID_0r_ENUM
#define FPHDLCTL_CID_1r_ENUM BCM56440_B0_FPHDLCTL_CID_1r_ENUM
#define FPHDLCTL_CID_10r_ENUM BCM56440_B0_FPHDLCTL_CID_10r_ENUM
#define FPHDLCTL_CID_11r_ENUM BCM56440_B0_FPHDLCTL_CID_11r_ENUM
#define FPHDLCTL_CID_12r_ENUM BCM56440_B0_FPHDLCTL_CID_12r_ENUM
#define FPHDLCTL_CID_13r_ENUM BCM56440_B0_FPHDLCTL_CID_13r_ENUM
#define FPHDLCTL_CID_14r_ENUM BCM56440_B0_FPHDLCTL_CID_14r_ENUM
#define FPHDLCTL_CID_15r_ENUM BCM56440_B0_FPHDLCTL_CID_15r_ENUM
#define FPHDLCTL_CID_2r_ENUM BCM56440_B0_FPHDLCTL_CID_2r_ENUM
#define FPHDLCTL_CID_3r_ENUM BCM56440_B0_FPHDLCTL_CID_3r_ENUM
#define FPHDLCTL_CID_4r_ENUM BCM56440_B0_FPHDLCTL_CID_4r_ENUM
#define FPHDLCTL_CID_5r_ENUM BCM56440_B0_FPHDLCTL_CID_5r_ENUM
#define FPHDLCTL_CID_6r_ENUM BCM56440_B0_FPHDLCTL_CID_6r_ENUM
#define FPHDLCTL_CID_7r_ENUM BCM56440_B0_FPHDLCTL_CID_7r_ENUM
#define FPHDLCTL_CID_8r_ENUM BCM56440_B0_FPHDLCTL_CID_8r_ENUM
#define FPHDLCTL_CID_9r_ENUM BCM56440_B0_FPHDLCTL_CID_9r_ENUM
#define FPHDLRXD_CID_0r_ENUM BCM56440_B0_FPHDLRXD_CID_0r_ENUM
#define FPHDLRXD_CID_1r_ENUM BCM56440_B0_FPHDLRXD_CID_1r_ENUM
#define FPHDLRXD_CID_10r_ENUM BCM56440_B0_FPHDLRXD_CID_10r_ENUM
#define FPHDLRXD_CID_11r_ENUM BCM56440_B0_FPHDLRXD_CID_11r_ENUM
#define FPHDLRXD_CID_12r_ENUM BCM56440_B0_FPHDLRXD_CID_12r_ENUM
#define FPHDLRXD_CID_13r_ENUM BCM56440_B0_FPHDLRXD_CID_13r_ENUM
#define FPHDLRXD_CID_14r_ENUM BCM56440_B0_FPHDLRXD_CID_14r_ENUM
#define FPHDLRXD_CID_15r_ENUM BCM56440_B0_FPHDLRXD_CID_15r_ENUM
#define FPHDLRXD_CID_2r_ENUM BCM56440_B0_FPHDLRXD_CID_2r_ENUM
#define FPHDLRXD_CID_3r_ENUM BCM56440_B0_FPHDLRXD_CID_3r_ENUM
#define FPHDLRXD_CID_4r_ENUM BCM56440_B0_FPHDLRXD_CID_4r_ENUM
#define FPHDLRXD_CID_5r_ENUM BCM56440_B0_FPHDLRXD_CID_5r_ENUM
#define FPHDLRXD_CID_6r_ENUM BCM56440_B0_FPHDLRXD_CID_6r_ENUM
#define FPHDLRXD_CID_7r_ENUM BCM56440_B0_FPHDLRXD_CID_7r_ENUM
#define FPHDLRXD_CID_8r_ENUM BCM56440_B0_FPHDLRXD_CID_8r_ENUM
#define FPHDLRXD_CID_9r_ENUM BCM56440_B0_FPHDLRXD_CID_9r_ENUM
#define FPHDLTXD_CID_0r_ENUM BCM56440_B0_FPHDLTXD_CID_0r_ENUM
#define FPHDLTXD_CID_1r_ENUM BCM56440_B0_FPHDLTXD_CID_1r_ENUM
#define FPHDLTXD_CID_10r_ENUM BCM56440_B0_FPHDLTXD_CID_10r_ENUM
#define FPHDLTXD_CID_11r_ENUM BCM56440_B0_FPHDLTXD_CID_11r_ENUM
#define FPHDLTXD_CID_12r_ENUM BCM56440_B0_FPHDLTXD_CID_12r_ENUM
#define FPHDLTXD_CID_13r_ENUM BCM56440_B0_FPHDLTXD_CID_13r_ENUM
#define FPHDLTXD_CID_14r_ENUM BCM56440_B0_FPHDLTXD_CID_14r_ENUM
#define FPHDLTXD_CID_15r_ENUM BCM56440_B0_FPHDLTXD_CID_15r_ENUM
#define FPHDLTXD_CID_2r_ENUM BCM56440_B0_FPHDLTXD_CID_2r_ENUM
#define FPHDLTXD_CID_3r_ENUM BCM56440_B0_FPHDLTXD_CID_3r_ENUM
#define FPHDLTXD_CID_4r_ENUM BCM56440_B0_FPHDLTXD_CID_4r_ENUM
#define FPHDLTXD_CID_5r_ENUM BCM56440_B0_FPHDLTXD_CID_5r_ENUM
#define FPHDLTXD_CID_6r_ENUM BCM56440_B0_FPHDLTXD_CID_6r_ENUM
#define FPHDLTXD_CID_7r_ENUM BCM56440_B0_FPHDLTXD_CID_7r_ENUM
#define FPHDLTXD_CID_8r_ENUM BCM56440_B0_FPHDLTXD_CID_8r_ENUM
#define FPHDLTXD_CID_9r_ENUM BCM56440_B0_FPHDLTXD_CID_9r_ENUM
#define FPINTE1_CID_0r_ENUM BCM56440_B0_FPINTE1_CID_0r_ENUM
#define FPINTE1_CID_1r_ENUM BCM56440_B0_FPINTE1_CID_1r_ENUM
#define FPINTE1_CID_10r_ENUM BCM56440_B0_FPINTE1_CID_10r_ENUM
#define FPINTE1_CID_11r_ENUM BCM56440_B0_FPINTE1_CID_11r_ENUM
#define FPINTE1_CID_12r_ENUM BCM56440_B0_FPINTE1_CID_12r_ENUM
#define FPINTE1_CID_13r_ENUM BCM56440_B0_FPINTE1_CID_13r_ENUM
#define FPINTE1_CID_14r_ENUM BCM56440_B0_FPINTE1_CID_14r_ENUM
#define FPINTE1_CID_15r_ENUM BCM56440_B0_FPINTE1_CID_15r_ENUM
#define FPINTE1_CID_2r_ENUM BCM56440_B0_FPINTE1_CID_2r_ENUM
#define FPINTE1_CID_3r_ENUM BCM56440_B0_FPINTE1_CID_3r_ENUM
#define FPINTE1_CID_4r_ENUM BCM56440_B0_FPINTE1_CID_4r_ENUM
#define FPINTE1_CID_5r_ENUM BCM56440_B0_FPINTE1_CID_5r_ENUM
#define FPINTE1_CID_6r_ENUM BCM56440_B0_FPINTE1_CID_6r_ENUM
#define FPINTE1_CID_7r_ENUM BCM56440_B0_FPINTE1_CID_7r_ENUM
#define FPINTE1_CID_8r_ENUM BCM56440_B0_FPINTE1_CID_8r_ENUM
#define FPINTE1_CID_9r_ENUM BCM56440_B0_FPINTE1_CID_9r_ENUM
#define FPINTS1_CID_0r_ENUM BCM56440_B0_FPINTS1_CID_0r_ENUM
#define FPINTS1_CID_1r_ENUM BCM56440_B0_FPINTS1_CID_1r_ENUM
#define FPINTS1_CID_10r_ENUM BCM56440_B0_FPINTS1_CID_10r_ENUM
#define FPINTS1_CID_11r_ENUM BCM56440_B0_FPINTS1_CID_11r_ENUM
#define FPINTS1_CID_12r_ENUM BCM56440_B0_FPINTS1_CID_12r_ENUM
#define FPINTS1_CID_13r_ENUM BCM56440_B0_FPINTS1_CID_13r_ENUM
#define FPINTS1_CID_14r_ENUM BCM56440_B0_FPINTS1_CID_14r_ENUM
#define FPINTS1_CID_15r_ENUM BCM56440_B0_FPINTS1_CID_15r_ENUM
#define FPINTS1_CID_2r_ENUM BCM56440_B0_FPINTS1_CID_2r_ENUM
#define FPINTS1_CID_3r_ENUM BCM56440_B0_FPINTS1_CID_3r_ENUM
#define FPINTS1_CID_4r_ENUM BCM56440_B0_FPINTS1_CID_4r_ENUM
#define FPINTS1_CID_5r_ENUM BCM56440_B0_FPINTS1_CID_5r_ENUM
#define FPINTS1_CID_6r_ENUM BCM56440_B0_FPINTS1_CID_6r_ENUM
#define FPINTS1_CID_7r_ENUM BCM56440_B0_FPINTS1_CID_7r_ENUM
#define FPINTS1_CID_8r_ENUM BCM56440_B0_FPINTS1_CID_8r_ENUM
#define FPINTS1_CID_9r_ENUM BCM56440_B0_FPINTS1_CID_9r_ENUM
#define FPINTS2_CID_0r_ENUM BCM56440_B0_FPINTS2_CID_0r_ENUM
#define FPINTS2_CID_1r_ENUM BCM56440_B0_FPINTS2_CID_1r_ENUM
#define FPINTS2_CID_10r_ENUM BCM56440_B0_FPINTS2_CID_10r_ENUM
#define FPINTS2_CID_11r_ENUM BCM56440_B0_FPINTS2_CID_11r_ENUM
#define FPINTS2_CID_12r_ENUM BCM56440_B0_FPINTS2_CID_12r_ENUM
#define FPINTS2_CID_13r_ENUM BCM56440_B0_FPINTS2_CID_13r_ENUM
#define FPINTS2_CID_14r_ENUM BCM56440_B0_FPINTS2_CID_14r_ENUM
#define FPINTS2_CID_15r_ENUM BCM56440_B0_FPINTS2_CID_15r_ENUM
#define FPINTS2_CID_2r_ENUM BCM56440_B0_FPINTS2_CID_2r_ENUM
#define FPINTS2_CID_3r_ENUM BCM56440_B0_FPINTS2_CID_3r_ENUM
#define FPINTS2_CID_4r_ENUM BCM56440_B0_FPINTS2_CID_4r_ENUM
#define FPINTS2_CID_5r_ENUM BCM56440_B0_FPINTS2_CID_5r_ENUM
#define FPINTS2_CID_6r_ENUM BCM56440_B0_FPINTS2_CID_6r_ENUM
#define FPINTS2_CID_7r_ENUM BCM56440_B0_FPINTS2_CID_7r_ENUM
#define FPINTS2_CID_8r_ENUM BCM56440_B0_FPINTS2_CID_8r_ENUM
#define FPINTS2_CID_9r_ENUM BCM56440_B0_FPINTS2_CID_9r_ENUM
#define FPLCVEC_CID_0r_ENUM BCM56440_B0_FPLCVEC_CID_0r_ENUM
#define FPLCVEC_CID_1r_ENUM BCM56440_B0_FPLCVEC_CID_1r_ENUM
#define FPLCVEC_CID_10r_ENUM BCM56440_B0_FPLCVEC_CID_10r_ENUM
#define FPLCVEC_CID_11r_ENUM BCM56440_B0_FPLCVEC_CID_11r_ENUM
#define FPLCVEC_CID_12r_ENUM BCM56440_B0_FPLCVEC_CID_12r_ENUM
#define FPLCVEC_CID_13r_ENUM BCM56440_B0_FPLCVEC_CID_13r_ENUM
#define FPLCVEC_CID_14r_ENUM BCM56440_B0_FPLCVEC_CID_14r_ENUM
#define FPLCVEC_CID_15r_ENUM BCM56440_B0_FPLCVEC_CID_15r_ENUM
#define FPLCVEC_CID_2r_ENUM BCM56440_B0_FPLCVEC_CID_2r_ENUM
#define FPLCVEC_CID_3r_ENUM BCM56440_B0_FPLCVEC_CID_3r_ENUM
#define FPLCVEC_CID_4r_ENUM BCM56440_B0_FPLCVEC_CID_4r_ENUM
#define FPLCVEC_CID_5r_ENUM BCM56440_B0_FPLCVEC_CID_5r_ENUM
#define FPLCVEC_CID_6r_ENUM BCM56440_B0_FPLCVEC_CID_6r_ENUM
#define FPLCVEC_CID_7r_ENUM BCM56440_B0_FPLCVEC_CID_7r_ENUM
#define FPLCVEC_CID_8r_ENUM BCM56440_B0_FPLCVEC_CID_8r_ENUM
#define FPLCVEC_CID_9r_ENUM BCM56440_B0_FPLCVEC_CID_9r_ENUM
#define FPMTSLP_CID_0r_ENUM BCM56440_B0_FPMTSLP_CID_0r_ENUM
#define FPMTSLP_CID_1r_ENUM BCM56440_B0_FPMTSLP_CID_1r_ENUM
#define FPMTSLP_CID_10r_ENUM BCM56440_B0_FPMTSLP_CID_10r_ENUM
#define FPMTSLP_CID_11r_ENUM BCM56440_B0_FPMTSLP_CID_11r_ENUM
#define FPMTSLP_CID_12r_ENUM BCM56440_B0_FPMTSLP_CID_12r_ENUM
#define FPMTSLP_CID_13r_ENUM BCM56440_B0_FPMTSLP_CID_13r_ENUM
#define FPMTSLP_CID_14r_ENUM BCM56440_B0_FPMTSLP_CID_14r_ENUM
#define FPMTSLP_CID_15r_ENUM BCM56440_B0_FPMTSLP_CID_15r_ENUM
#define FPMTSLP_CID_2r_ENUM BCM56440_B0_FPMTSLP_CID_2r_ENUM
#define FPMTSLP_CID_3r_ENUM BCM56440_B0_FPMTSLP_CID_3r_ENUM
#define FPMTSLP_CID_4r_ENUM BCM56440_B0_FPMTSLP_CID_4r_ENUM
#define FPMTSLP_CID_5r_ENUM BCM56440_B0_FPMTSLP_CID_5r_ENUM
#define FPMTSLP_CID_6r_ENUM BCM56440_B0_FPMTSLP_CID_6r_ENUM
#define FPMTSLP_CID_7r_ENUM BCM56440_B0_FPMTSLP_CID_7r_ENUM
#define FPMTSLP_CID_8r_ENUM BCM56440_B0_FPMTSLP_CID_8r_ENUM
#define FPMTSLP_CID_9r_ENUM BCM56440_B0_FPMTSLP_CID_9r_ENUM
#define FPRBCFG1r_ENUM BCM56440_B0_FPRBCFG1r_ENUM
#define FPRBCFG2r_ENUM BCM56440_B0_FPRBCFG2r_ENUM
#define FPRHFD_CID_0r_ENUM BCM56440_B0_FPRHFD_CID_0r_ENUM
#define FPRHFD_CID_1r_ENUM BCM56440_B0_FPRHFD_CID_1r_ENUM
#define FPRHFD_CID_10r_ENUM BCM56440_B0_FPRHFD_CID_10r_ENUM
#define FPRHFD_CID_11r_ENUM BCM56440_B0_FPRHFD_CID_11r_ENUM
#define FPRHFD_CID_12r_ENUM BCM56440_B0_FPRHFD_CID_12r_ENUM
#define FPRHFD_CID_13r_ENUM BCM56440_B0_FPRHFD_CID_13r_ENUM
#define FPRHFD_CID_14r_ENUM BCM56440_B0_FPRHFD_CID_14r_ENUM
#define FPRHFD_CID_15r_ENUM BCM56440_B0_FPRHFD_CID_15r_ENUM
#define FPRHFD_CID_2r_ENUM BCM56440_B0_FPRHFD_CID_2r_ENUM
#define FPRHFD_CID_3r_ENUM BCM56440_B0_FPRHFD_CID_3r_ENUM
#define FPRHFD_CID_4r_ENUM BCM56440_B0_FPRHFD_CID_4r_ENUM
#define FPRHFD_CID_5r_ENUM BCM56440_B0_FPRHFD_CID_5r_ENUM
#define FPRHFD_CID_6r_ENUM BCM56440_B0_FPRHFD_CID_6r_ENUM
#define FPRHFD_CID_7r_ENUM BCM56440_B0_FPRHFD_CID_7r_ENUM
#define FPRHFD_CID_8r_ENUM BCM56440_B0_FPRHFD_CID_8r_ENUM
#define FPRHFD_CID_9r_ENUM BCM56440_B0_FPRHFD_CID_9r_ENUM
#define FPRSBRP_CID_0r_ENUM BCM56440_B0_FPRSBRP_CID_0r_ENUM
#define FPRSBRP_CID_1r_ENUM BCM56440_B0_FPRSBRP_CID_1r_ENUM
#define FPRSBRP_CID_10r_ENUM BCM56440_B0_FPRSBRP_CID_10r_ENUM
#define FPRSBRP_CID_11r_ENUM BCM56440_B0_FPRSBRP_CID_11r_ENUM
#define FPRSBRP_CID_12r_ENUM BCM56440_B0_FPRSBRP_CID_12r_ENUM
#define FPRSBRP_CID_13r_ENUM BCM56440_B0_FPRSBRP_CID_13r_ENUM
#define FPRSBRP_CID_14r_ENUM BCM56440_B0_FPRSBRP_CID_14r_ENUM
#define FPRSBRP_CID_15r_ENUM BCM56440_B0_FPRSBRP_CID_15r_ENUM
#define FPRSBRP_CID_2r_ENUM BCM56440_B0_FPRSBRP_CID_2r_ENUM
#define FPRSBRP_CID_3r_ENUM BCM56440_B0_FPRSBRP_CID_3r_ENUM
#define FPRSBRP_CID_4r_ENUM BCM56440_B0_FPRSBRP_CID_4r_ENUM
#define FPRSBRP_CID_5r_ENUM BCM56440_B0_FPRSBRP_CID_5r_ENUM
#define FPRSBRP_CID_6r_ENUM BCM56440_B0_FPRSBRP_CID_6r_ENUM
#define FPRSBRP_CID_7r_ENUM BCM56440_B0_FPRSBRP_CID_7r_ENUM
#define FPRSBRP_CID_8r_ENUM BCM56440_B0_FPRSBRP_CID_8r_ENUM
#define FPRSBRP_CID_9r_ENUM BCM56440_B0_FPRSBRP_CID_9r_ENUM
#define FPRSBWP_CID_0r_ENUM BCM56440_B0_FPRSBWP_CID_0r_ENUM
#define FPRSBWP_CID_1r_ENUM BCM56440_B0_FPRSBWP_CID_1r_ENUM
#define FPRSBWP_CID_10r_ENUM BCM56440_B0_FPRSBWP_CID_10r_ENUM
#define FPRSBWP_CID_11r_ENUM BCM56440_B0_FPRSBWP_CID_11r_ENUM
#define FPRSBWP_CID_12r_ENUM BCM56440_B0_FPRSBWP_CID_12r_ENUM
#define FPRSBWP_CID_13r_ENUM BCM56440_B0_FPRSBWP_CID_13r_ENUM
#define FPRSBWP_CID_14r_ENUM BCM56440_B0_FPRSBWP_CID_14r_ENUM
#define FPRSBWP_CID_15r_ENUM BCM56440_B0_FPRSBWP_CID_15r_ENUM
#define FPRSBWP_CID_2r_ENUM BCM56440_B0_FPRSBWP_CID_2r_ENUM
#define FPRSBWP_CID_3r_ENUM BCM56440_B0_FPRSBWP_CID_3r_ENUM
#define FPRSBWP_CID_4r_ENUM BCM56440_B0_FPRSBWP_CID_4r_ENUM
#define FPRSBWP_CID_5r_ENUM BCM56440_B0_FPRSBWP_CID_5r_ENUM
#define FPRSBWP_CID_6r_ENUM BCM56440_B0_FPRSBWP_CID_6r_ENUM
#define FPRSBWP_CID_7r_ENUM BCM56440_B0_FPRSBWP_CID_7r_ENUM
#define FPRSBWP_CID_8r_ENUM BCM56440_B0_FPRSBWP_CID_8r_ENUM
#define FPRSBWP_CID_9r_ENUM BCM56440_B0_FPRSBWP_CID_9r_ENUM
#define FPRSIG1_CID_0r_ENUM BCM56440_B0_FPRSIG1_CID_0r_ENUM
#define FPRSIG1_CID_1r_ENUM BCM56440_B0_FPRSIG1_CID_1r_ENUM
#define FPRSIG1_CID_10r_ENUM BCM56440_B0_FPRSIG1_CID_10r_ENUM
#define FPRSIG1_CID_11r_ENUM BCM56440_B0_FPRSIG1_CID_11r_ENUM
#define FPRSIG1_CID_12r_ENUM BCM56440_B0_FPRSIG1_CID_12r_ENUM
#define FPRSIG1_CID_13r_ENUM BCM56440_B0_FPRSIG1_CID_13r_ENUM
#define FPRSIG1_CID_14r_ENUM BCM56440_B0_FPRSIG1_CID_14r_ENUM
#define FPRSIG1_CID_15r_ENUM BCM56440_B0_FPRSIG1_CID_15r_ENUM
#define FPRSIG1_CID_2r_ENUM BCM56440_B0_FPRSIG1_CID_2r_ENUM
#define FPRSIG1_CID_3r_ENUM BCM56440_B0_FPRSIG1_CID_3r_ENUM
#define FPRSIG1_CID_4r_ENUM BCM56440_B0_FPRSIG1_CID_4r_ENUM
#define FPRSIG1_CID_5r_ENUM BCM56440_B0_FPRSIG1_CID_5r_ENUM
#define FPRSIG1_CID_6r_ENUM BCM56440_B0_FPRSIG1_CID_6r_ENUM
#define FPRSIG1_CID_7r_ENUM BCM56440_B0_FPRSIG1_CID_7r_ENUM
#define FPRSIG1_CID_8r_ENUM BCM56440_B0_FPRSIG1_CID_8r_ENUM
#define FPRSIG1_CID_9r_ENUM BCM56440_B0_FPRSIG1_CID_9r_ENUM
#define FPRSIG2_CID_0r_ENUM BCM56440_B0_FPRSIG2_CID_0r_ENUM
#define FPRSIG2_CID_1r_ENUM BCM56440_B0_FPRSIG2_CID_1r_ENUM
#define FPRSIG2_CID_10r_ENUM BCM56440_B0_FPRSIG2_CID_10r_ENUM
#define FPRSIG2_CID_11r_ENUM BCM56440_B0_FPRSIG2_CID_11r_ENUM
#define FPRSIG2_CID_12r_ENUM BCM56440_B0_FPRSIG2_CID_12r_ENUM
#define FPRSIG2_CID_13r_ENUM BCM56440_B0_FPRSIG2_CID_13r_ENUM
#define FPRSIG2_CID_14r_ENUM BCM56440_B0_FPRSIG2_CID_14r_ENUM
#define FPRSIG2_CID_15r_ENUM BCM56440_B0_FPRSIG2_CID_15r_ENUM
#define FPRSIG2_CID_2r_ENUM BCM56440_B0_FPRSIG2_CID_2r_ENUM
#define FPRSIG2_CID_3r_ENUM BCM56440_B0_FPRSIG2_CID_3r_ENUM
#define FPRSIG2_CID_4r_ENUM BCM56440_B0_FPRSIG2_CID_4r_ENUM
#define FPRSIG2_CID_5r_ENUM BCM56440_B0_FPRSIG2_CID_5r_ENUM
#define FPRSIG2_CID_6r_ENUM BCM56440_B0_FPRSIG2_CID_6r_ENUM
#define FPRSIG2_CID_7r_ENUM BCM56440_B0_FPRSIG2_CID_7r_ENUM
#define FPRSIG2_CID_8r_ENUM BCM56440_B0_FPRSIG2_CID_8r_ENUM
#define FPRSIG2_CID_9r_ENUM BCM56440_B0_FPRSIG2_CID_9r_ENUM
#define FPRSIG3_CID_0r_ENUM BCM56440_B0_FPRSIG3_CID_0r_ENUM
#define FPRSIG3_CID_1r_ENUM BCM56440_B0_FPRSIG3_CID_1r_ENUM
#define FPRSIG3_CID_10r_ENUM BCM56440_B0_FPRSIG3_CID_10r_ENUM
#define FPRSIG3_CID_11r_ENUM BCM56440_B0_FPRSIG3_CID_11r_ENUM
#define FPRSIG3_CID_12r_ENUM BCM56440_B0_FPRSIG3_CID_12r_ENUM
#define FPRSIG3_CID_13r_ENUM BCM56440_B0_FPRSIG3_CID_13r_ENUM
#define FPRSIG3_CID_14r_ENUM BCM56440_B0_FPRSIG3_CID_14r_ENUM
#define FPRSIG3_CID_15r_ENUM BCM56440_B0_FPRSIG3_CID_15r_ENUM
#define FPRSIG3_CID_2r_ENUM BCM56440_B0_FPRSIG3_CID_2r_ENUM
#define FPRSIG3_CID_3r_ENUM BCM56440_B0_FPRSIG3_CID_3r_ENUM
#define FPRSIG3_CID_4r_ENUM BCM56440_B0_FPRSIG3_CID_4r_ENUM
#define FPRSIG3_CID_5r_ENUM BCM56440_B0_FPRSIG3_CID_5r_ENUM
#define FPRSIG3_CID_6r_ENUM BCM56440_B0_FPRSIG3_CID_6r_ENUM
#define FPRSIG3_CID_7r_ENUM BCM56440_B0_FPRSIG3_CID_7r_ENUM
#define FPRSIG3_CID_8r_ENUM BCM56440_B0_FPRSIG3_CID_8r_ENUM
#define FPRSIG3_CID_9r_ENUM BCM56440_B0_FPRSIG3_CID_9r_ENUM
#define FPRSIG4_CID_0r_ENUM BCM56440_B0_FPRSIG4_CID_0r_ENUM
#define FPRSIG4_CID_1r_ENUM BCM56440_B0_FPRSIG4_CID_1r_ENUM
#define FPRSIG4_CID_10r_ENUM BCM56440_B0_FPRSIG4_CID_10r_ENUM
#define FPRSIG4_CID_11r_ENUM BCM56440_B0_FPRSIG4_CID_11r_ENUM
#define FPRSIG4_CID_12r_ENUM BCM56440_B0_FPRSIG4_CID_12r_ENUM
#define FPRSIG4_CID_13r_ENUM BCM56440_B0_FPRSIG4_CID_13r_ENUM
#define FPRSIG4_CID_14r_ENUM BCM56440_B0_FPRSIG4_CID_14r_ENUM
#define FPRSIG4_CID_15r_ENUM BCM56440_B0_FPRSIG4_CID_15r_ENUM
#define FPRSIG4_CID_2r_ENUM BCM56440_B0_FPRSIG4_CID_2r_ENUM
#define FPRSIG4_CID_3r_ENUM BCM56440_B0_FPRSIG4_CID_3r_ENUM
#define FPRSIG4_CID_4r_ENUM BCM56440_B0_FPRSIG4_CID_4r_ENUM
#define FPRSIG4_CID_5r_ENUM BCM56440_B0_FPRSIG4_CID_5r_ENUM
#define FPRSIG4_CID_6r_ENUM BCM56440_B0_FPRSIG4_CID_6r_ENUM
#define FPRSIG4_CID_7r_ENUM BCM56440_B0_FPRSIG4_CID_7r_ENUM
#define FPRSIG4_CID_8r_ENUM BCM56440_B0_FPRSIG4_CID_8r_ENUM
#define FPRSIG4_CID_9r_ENUM BCM56440_B0_FPRSIG4_CID_9r_ENUM
#define FPRSIG5_CID_0r_ENUM BCM56440_B0_FPRSIG5_CID_0r_ENUM
#define FPRSIG5_CID_1r_ENUM BCM56440_B0_FPRSIG5_CID_1r_ENUM
#define FPRSIG5_CID_10r_ENUM BCM56440_B0_FPRSIG5_CID_10r_ENUM
#define FPRSIG5_CID_11r_ENUM BCM56440_B0_FPRSIG5_CID_11r_ENUM
#define FPRSIG5_CID_12r_ENUM BCM56440_B0_FPRSIG5_CID_12r_ENUM
#define FPRSIG5_CID_13r_ENUM BCM56440_B0_FPRSIG5_CID_13r_ENUM
#define FPRSIG5_CID_14r_ENUM BCM56440_B0_FPRSIG5_CID_14r_ENUM
#define FPRSIG5_CID_15r_ENUM BCM56440_B0_FPRSIG5_CID_15r_ENUM
#define FPRSIG5_CID_2r_ENUM BCM56440_B0_FPRSIG5_CID_2r_ENUM
#define FPRSIG5_CID_3r_ENUM BCM56440_B0_FPRSIG5_CID_3r_ENUM
#define FPRSIG5_CID_4r_ENUM BCM56440_B0_FPRSIG5_CID_4r_ENUM
#define FPRSIG5_CID_5r_ENUM BCM56440_B0_FPRSIG5_CID_5r_ENUM
#define FPRSIG5_CID_6r_ENUM BCM56440_B0_FPRSIG5_CID_6r_ENUM
#define FPRSIG5_CID_7r_ENUM BCM56440_B0_FPRSIG5_CID_7r_ENUM
#define FPRSIG5_CID_8r_ENUM BCM56440_B0_FPRSIG5_CID_8r_ENUM
#define FPRSIG5_CID_9r_ENUM BCM56440_B0_FPRSIG5_CID_9r_ENUM
#define FPRSIG6_CID_0r_ENUM BCM56440_B0_FPRSIG6_CID_0r_ENUM
#define FPRSIG6_CID_1r_ENUM BCM56440_B0_FPRSIG6_CID_1r_ENUM
#define FPRSIG6_CID_10r_ENUM BCM56440_B0_FPRSIG6_CID_10r_ENUM
#define FPRSIG6_CID_11r_ENUM BCM56440_B0_FPRSIG6_CID_11r_ENUM
#define FPRSIG6_CID_12r_ENUM BCM56440_B0_FPRSIG6_CID_12r_ENUM
#define FPRSIG6_CID_13r_ENUM BCM56440_B0_FPRSIG6_CID_13r_ENUM
#define FPRSIG6_CID_14r_ENUM BCM56440_B0_FPRSIG6_CID_14r_ENUM
#define FPRSIG6_CID_15r_ENUM BCM56440_B0_FPRSIG6_CID_15r_ENUM
#define FPRSIG6_CID_2r_ENUM BCM56440_B0_FPRSIG6_CID_2r_ENUM
#define FPRSIG6_CID_3r_ENUM BCM56440_B0_FPRSIG6_CID_3r_ENUM
#define FPRSIG6_CID_4r_ENUM BCM56440_B0_FPRSIG6_CID_4r_ENUM
#define FPRSIG6_CID_5r_ENUM BCM56440_B0_FPRSIG6_CID_5r_ENUM
#define FPRSIG6_CID_6r_ENUM BCM56440_B0_FPRSIG6_CID_6r_ENUM
#define FPRSIG6_CID_7r_ENUM BCM56440_B0_FPRSIG6_CID_7r_ENUM
#define FPRSIG6_CID_8r_ENUM BCM56440_B0_FPRSIG6_CID_8r_ENUM
#define FPRSIG6_CID_9r_ENUM BCM56440_B0_FPRSIG6_CID_9r_ENUM
#define FPRSIG7_CID_0r_ENUM BCM56440_B0_FPRSIG7_CID_0r_ENUM
#define FPRSIG7_CID_1r_ENUM BCM56440_B0_FPRSIG7_CID_1r_ENUM
#define FPRSIG7_CID_10r_ENUM BCM56440_B0_FPRSIG7_CID_10r_ENUM
#define FPRSIG7_CID_11r_ENUM BCM56440_B0_FPRSIG7_CID_11r_ENUM
#define FPRSIG7_CID_12r_ENUM BCM56440_B0_FPRSIG7_CID_12r_ENUM
#define FPRSIG7_CID_13r_ENUM BCM56440_B0_FPRSIG7_CID_13r_ENUM
#define FPRSIG7_CID_14r_ENUM BCM56440_B0_FPRSIG7_CID_14r_ENUM
#define FPRSIG7_CID_15r_ENUM BCM56440_B0_FPRSIG7_CID_15r_ENUM
#define FPRSIG7_CID_2r_ENUM BCM56440_B0_FPRSIG7_CID_2r_ENUM
#define FPRSIG7_CID_3r_ENUM BCM56440_B0_FPRSIG7_CID_3r_ENUM
#define FPRSIG7_CID_4r_ENUM BCM56440_B0_FPRSIG7_CID_4r_ENUM
#define FPRSIG7_CID_5r_ENUM BCM56440_B0_FPRSIG7_CID_5r_ENUM
#define FPRSIG7_CID_6r_ENUM BCM56440_B0_FPRSIG7_CID_6r_ENUM
#define FPRSIG7_CID_7r_ENUM BCM56440_B0_FPRSIG7_CID_7r_ENUM
#define FPRSIG7_CID_8r_ENUM BCM56440_B0_FPRSIG7_CID_8r_ENUM
#define FPRSIG7_CID_9r_ENUM BCM56440_B0_FPRSIG7_CID_9r_ENUM
#define FPRSIG8_CID_0r_ENUM BCM56440_B0_FPRSIG8_CID_0r_ENUM
#define FPRSIG8_CID_1r_ENUM BCM56440_B0_FPRSIG8_CID_1r_ENUM
#define FPRSIG8_CID_10r_ENUM BCM56440_B0_FPRSIG8_CID_10r_ENUM
#define FPRSIG8_CID_11r_ENUM BCM56440_B0_FPRSIG8_CID_11r_ENUM
#define FPRSIG8_CID_12r_ENUM BCM56440_B0_FPRSIG8_CID_12r_ENUM
#define FPRSIG8_CID_13r_ENUM BCM56440_B0_FPRSIG8_CID_13r_ENUM
#define FPRSIG8_CID_14r_ENUM BCM56440_B0_FPRSIG8_CID_14r_ENUM
#define FPRSIG8_CID_15r_ENUM BCM56440_B0_FPRSIG8_CID_15r_ENUM
#define FPRSIG8_CID_2r_ENUM BCM56440_B0_FPRSIG8_CID_2r_ENUM
#define FPRSIG8_CID_3r_ENUM BCM56440_B0_FPRSIG8_CID_3r_ENUM
#define FPRSIG8_CID_4r_ENUM BCM56440_B0_FPRSIG8_CID_4r_ENUM
#define FPRSIG8_CID_5r_ENUM BCM56440_B0_FPRSIG8_CID_5r_ENUM
#define FPRSIG8_CID_6r_ENUM BCM56440_B0_FPRSIG8_CID_6r_ENUM
#define FPRSIG8_CID_7r_ENUM BCM56440_B0_FPRSIG8_CID_7r_ENUM
#define FPRSIG8_CID_8r_ENUM BCM56440_B0_FPRSIG8_CID_8r_ENUM
#define FPRSIG8_CID_9r_ENUM BCM56440_B0_FPRSIG8_CID_9r_ENUM
#define FPRXNB1_CID_0r_ENUM BCM56440_B0_FPRXNB1_CID_0r_ENUM
#define FPRXNB1_CID_1r_ENUM BCM56440_B0_FPRXNB1_CID_1r_ENUM
#define FPRXNB1_CID_10r_ENUM BCM56440_B0_FPRXNB1_CID_10r_ENUM
#define FPRXNB1_CID_11r_ENUM BCM56440_B0_FPRXNB1_CID_11r_ENUM
#define FPRXNB1_CID_12r_ENUM BCM56440_B0_FPRXNB1_CID_12r_ENUM
#define FPRXNB1_CID_13r_ENUM BCM56440_B0_FPRXNB1_CID_13r_ENUM
#define FPRXNB1_CID_14r_ENUM BCM56440_B0_FPRXNB1_CID_14r_ENUM
#define FPRXNB1_CID_15r_ENUM BCM56440_B0_FPRXNB1_CID_15r_ENUM
#define FPRXNB1_CID_2r_ENUM BCM56440_B0_FPRXNB1_CID_2r_ENUM
#define FPRXNB1_CID_3r_ENUM BCM56440_B0_FPRXNB1_CID_3r_ENUM
#define FPRXNB1_CID_4r_ENUM BCM56440_B0_FPRXNB1_CID_4r_ENUM
#define FPRXNB1_CID_5r_ENUM BCM56440_B0_FPRXNB1_CID_5r_ENUM
#define FPRXNB1_CID_6r_ENUM BCM56440_B0_FPRXNB1_CID_6r_ENUM
#define FPRXNB1_CID_7r_ENUM BCM56440_B0_FPRXNB1_CID_7r_ENUM
#define FPRXNB1_CID_8r_ENUM BCM56440_B0_FPRXNB1_CID_8r_ENUM
#define FPRXNB1_CID_9r_ENUM BCM56440_B0_FPRXNB1_CID_9r_ENUM
#define FPRXNB2_CID_0r_ENUM BCM56440_B0_FPRXNB2_CID_0r_ENUM
#define FPRXNB2_CID_1r_ENUM BCM56440_B0_FPRXNB2_CID_1r_ENUM
#define FPRXNB2_CID_10r_ENUM BCM56440_B0_FPRXNB2_CID_10r_ENUM
#define FPRXNB2_CID_11r_ENUM BCM56440_B0_FPRXNB2_CID_11r_ENUM
#define FPRXNB2_CID_12r_ENUM BCM56440_B0_FPRXNB2_CID_12r_ENUM
#define FPRXNB2_CID_13r_ENUM BCM56440_B0_FPRXNB2_CID_13r_ENUM
#define FPRXNB2_CID_14r_ENUM BCM56440_B0_FPRXNB2_CID_14r_ENUM
#define FPRXNB2_CID_15r_ENUM BCM56440_B0_FPRXNB2_CID_15r_ENUM
#define FPRXNB2_CID_2r_ENUM BCM56440_B0_FPRXNB2_CID_2r_ENUM
#define FPRXNB2_CID_3r_ENUM BCM56440_B0_FPRXNB2_CID_3r_ENUM
#define FPRXNB2_CID_4r_ENUM BCM56440_B0_FPRXNB2_CID_4r_ENUM
#define FPRXNB2_CID_5r_ENUM BCM56440_B0_FPRXNB2_CID_5r_ENUM
#define FPRXNB2_CID_6r_ENUM BCM56440_B0_FPRXNB2_CID_6r_ENUM
#define FPRXNB2_CID_7r_ENUM BCM56440_B0_FPRXNB2_CID_7r_ENUM
#define FPRXNB2_CID_8r_ENUM BCM56440_B0_FPRXNB2_CID_8r_ENUM
#define FPRXNB2_CID_9r_ENUM BCM56440_B0_FPRXNB2_CID_9r_ENUM
#define FPRXNB3_CID_0r_ENUM BCM56440_B0_FPRXNB3_CID_0r_ENUM
#define FPRXNB3_CID_1r_ENUM BCM56440_B0_FPRXNB3_CID_1r_ENUM
#define FPRXNB3_CID_10r_ENUM BCM56440_B0_FPRXNB3_CID_10r_ENUM
#define FPRXNB3_CID_11r_ENUM BCM56440_B0_FPRXNB3_CID_11r_ENUM
#define FPRXNB3_CID_12r_ENUM BCM56440_B0_FPRXNB3_CID_12r_ENUM
#define FPRXNB3_CID_13r_ENUM BCM56440_B0_FPRXNB3_CID_13r_ENUM
#define FPRXNB3_CID_14r_ENUM BCM56440_B0_FPRXNB3_CID_14r_ENUM
#define FPRXNB3_CID_15r_ENUM BCM56440_B0_FPRXNB3_CID_15r_ENUM
#define FPRXNB3_CID_2r_ENUM BCM56440_B0_FPRXNB3_CID_2r_ENUM
#define FPRXNB3_CID_3r_ENUM BCM56440_B0_FPRXNB3_CID_3r_ENUM
#define FPRXNB3_CID_4r_ENUM BCM56440_B0_FPRXNB3_CID_4r_ENUM
#define FPRXNB3_CID_5r_ENUM BCM56440_B0_FPRXNB3_CID_5r_ENUM
#define FPRXNB3_CID_6r_ENUM BCM56440_B0_FPRXNB3_CID_6r_ENUM
#define FPRXNB3_CID_7r_ENUM BCM56440_B0_FPRXNB3_CID_7r_ENUM
#define FPRXNB3_CID_8r_ENUM BCM56440_B0_FPRXNB3_CID_8r_ENUM
#define FPRXNB3_CID_9r_ENUM BCM56440_B0_FPRXNB3_CID_9r_ENUM
#define FPSEFC_CID_0r_ENUM BCM56440_B0_FPSEFC_CID_0r_ENUM
#define FPSEFC_CID_1r_ENUM BCM56440_B0_FPSEFC_CID_1r_ENUM
#define FPSEFC_CID_10r_ENUM BCM56440_B0_FPSEFC_CID_10r_ENUM
#define FPSEFC_CID_11r_ENUM BCM56440_B0_FPSEFC_CID_11r_ENUM
#define FPSEFC_CID_12r_ENUM BCM56440_B0_FPSEFC_CID_12r_ENUM
#define FPSEFC_CID_13r_ENUM BCM56440_B0_FPSEFC_CID_13r_ENUM
#define FPSEFC_CID_14r_ENUM BCM56440_B0_FPSEFC_CID_14r_ENUM
#define FPSEFC_CID_15r_ENUM BCM56440_B0_FPSEFC_CID_15r_ENUM
#define FPSEFC_CID_2r_ENUM BCM56440_B0_FPSEFC_CID_2r_ENUM
#define FPSEFC_CID_3r_ENUM BCM56440_B0_FPSEFC_CID_3r_ENUM
#define FPSEFC_CID_4r_ENUM BCM56440_B0_FPSEFC_CID_4r_ENUM
#define FPSEFC_CID_5r_ENUM BCM56440_B0_FPSEFC_CID_5r_ENUM
#define FPSEFC_CID_6r_ENUM BCM56440_B0_FPSEFC_CID_6r_ENUM
#define FPSEFC_CID_7r_ENUM BCM56440_B0_FPSEFC_CID_7r_ENUM
#define FPSEFC_CID_8r_ENUM BCM56440_B0_FPSEFC_CID_8r_ENUM
#define FPSEFC_CID_9r_ENUM BCM56440_B0_FPSEFC_CID_9r_ENUM
#define FPSTAT1_CID_0r_ENUM BCM56440_B0_FPSTAT1_CID_0r_ENUM
#define FPSTAT1_CID_1r_ENUM BCM56440_B0_FPSTAT1_CID_1r_ENUM
#define FPSTAT1_CID_10r_ENUM BCM56440_B0_FPSTAT1_CID_10r_ENUM
#define FPSTAT1_CID_11r_ENUM BCM56440_B0_FPSTAT1_CID_11r_ENUM
#define FPSTAT1_CID_12r_ENUM BCM56440_B0_FPSTAT1_CID_12r_ENUM
#define FPSTAT1_CID_13r_ENUM BCM56440_B0_FPSTAT1_CID_13r_ENUM
#define FPSTAT1_CID_14r_ENUM BCM56440_B0_FPSTAT1_CID_14r_ENUM
#define FPSTAT1_CID_15r_ENUM BCM56440_B0_FPSTAT1_CID_15r_ENUM
#define FPSTAT1_CID_2r_ENUM BCM56440_B0_FPSTAT1_CID_2r_ENUM
#define FPSTAT1_CID_3r_ENUM BCM56440_B0_FPSTAT1_CID_3r_ENUM
#define FPSTAT1_CID_4r_ENUM BCM56440_B0_FPSTAT1_CID_4r_ENUM
#define FPSTAT1_CID_5r_ENUM BCM56440_B0_FPSTAT1_CID_5r_ENUM
#define FPSTAT1_CID_6r_ENUM BCM56440_B0_FPSTAT1_CID_6r_ENUM
#define FPSTAT1_CID_7r_ENUM BCM56440_B0_FPSTAT1_CID_7r_ENUM
#define FPSTAT1_CID_8r_ENUM BCM56440_B0_FPSTAT1_CID_8r_ENUM
#define FPSTAT1_CID_9r_ENUM BCM56440_B0_FPSTAT1_CID_9r_ENUM
#define FPSTAT2_CID_0r_ENUM BCM56440_B0_FPSTAT2_CID_0r_ENUM
#define FPSTAT2_CID_1r_ENUM BCM56440_B0_FPSTAT2_CID_1r_ENUM
#define FPSTAT2_CID_10r_ENUM BCM56440_B0_FPSTAT2_CID_10r_ENUM
#define FPSTAT2_CID_11r_ENUM BCM56440_B0_FPSTAT2_CID_11r_ENUM
#define FPSTAT2_CID_12r_ENUM BCM56440_B0_FPSTAT2_CID_12r_ENUM
#define FPSTAT2_CID_13r_ENUM BCM56440_B0_FPSTAT2_CID_13r_ENUM
#define FPSTAT2_CID_14r_ENUM BCM56440_B0_FPSTAT2_CID_14r_ENUM
#define FPSTAT2_CID_15r_ENUM BCM56440_B0_FPSTAT2_CID_15r_ENUM
#define FPSTAT2_CID_2r_ENUM BCM56440_B0_FPSTAT2_CID_2r_ENUM
#define FPSTAT2_CID_3r_ENUM BCM56440_B0_FPSTAT2_CID_3r_ENUM
#define FPSTAT2_CID_4r_ENUM BCM56440_B0_FPSTAT2_CID_4r_ENUM
#define FPSTAT2_CID_5r_ENUM BCM56440_B0_FPSTAT2_CID_5r_ENUM
#define FPSTAT2_CID_6r_ENUM BCM56440_B0_FPSTAT2_CID_6r_ENUM
#define FPSTAT2_CID_7r_ENUM BCM56440_B0_FPSTAT2_CID_7r_ENUM
#define FPSTAT2_CID_8r_ENUM BCM56440_B0_FPSTAT2_CID_8r_ENUM
#define FPSTAT2_CID_9r_ENUM BCM56440_B0_FPSTAT2_CID_9r_ENUM
#define FPTSBRP_CID_0r_ENUM BCM56440_B0_FPTSBRP_CID_0r_ENUM
#define FPTSBRP_CID_1r_ENUM BCM56440_B0_FPTSBRP_CID_1r_ENUM
#define FPTSBRP_CID_10r_ENUM BCM56440_B0_FPTSBRP_CID_10r_ENUM
#define FPTSBRP_CID_11r_ENUM BCM56440_B0_FPTSBRP_CID_11r_ENUM
#define FPTSBRP_CID_12r_ENUM BCM56440_B0_FPTSBRP_CID_12r_ENUM
#define FPTSBRP_CID_13r_ENUM BCM56440_B0_FPTSBRP_CID_13r_ENUM
#define FPTSBRP_CID_14r_ENUM BCM56440_B0_FPTSBRP_CID_14r_ENUM
#define FPTSBRP_CID_15r_ENUM BCM56440_B0_FPTSBRP_CID_15r_ENUM
#define FPTSBRP_CID_2r_ENUM BCM56440_B0_FPTSBRP_CID_2r_ENUM
#define FPTSBRP_CID_3r_ENUM BCM56440_B0_FPTSBRP_CID_3r_ENUM
#define FPTSBRP_CID_4r_ENUM BCM56440_B0_FPTSBRP_CID_4r_ENUM
#define FPTSBRP_CID_5r_ENUM BCM56440_B0_FPTSBRP_CID_5r_ENUM
#define FPTSBRP_CID_6r_ENUM BCM56440_B0_FPTSBRP_CID_6r_ENUM
#define FPTSBRP_CID_7r_ENUM BCM56440_B0_FPTSBRP_CID_7r_ENUM
#define FPTSBRP_CID_8r_ENUM BCM56440_B0_FPTSBRP_CID_8r_ENUM
#define FPTSBRP_CID_9r_ENUM BCM56440_B0_FPTSBRP_CID_9r_ENUM
#define FPTSBWP_CID_0r_ENUM BCM56440_B0_FPTSBWP_CID_0r_ENUM
#define FPTSBWP_CID_1r_ENUM BCM56440_B0_FPTSBWP_CID_1r_ENUM
#define FPTSBWP_CID_10r_ENUM BCM56440_B0_FPTSBWP_CID_10r_ENUM
#define FPTSBWP_CID_11r_ENUM BCM56440_B0_FPTSBWP_CID_11r_ENUM
#define FPTSBWP_CID_12r_ENUM BCM56440_B0_FPTSBWP_CID_12r_ENUM
#define FPTSBWP_CID_13r_ENUM BCM56440_B0_FPTSBWP_CID_13r_ENUM
#define FPTSBWP_CID_14r_ENUM BCM56440_B0_FPTSBWP_CID_14r_ENUM
#define FPTSBWP_CID_15r_ENUM BCM56440_B0_FPTSBWP_CID_15r_ENUM
#define FPTSBWP_CID_2r_ENUM BCM56440_B0_FPTSBWP_CID_2r_ENUM
#define FPTSBWP_CID_3r_ENUM BCM56440_B0_FPTSBWP_CID_3r_ENUM
#define FPTSBWP_CID_4r_ENUM BCM56440_B0_FPTSBWP_CID_4r_ENUM
#define FPTSBWP_CID_5r_ENUM BCM56440_B0_FPTSBWP_CID_5r_ENUM
#define FPTSBWP_CID_6r_ENUM BCM56440_B0_FPTSBWP_CID_6r_ENUM
#define FPTSBWP_CID_7r_ENUM BCM56440_B0_FPTSBWP_CID_7r_ENUM
#define FPTSBWP_CID_8r_ENUM BCM56440_B0_FPTSBWP_CID_8r_ENUM
#define FPTSBWP_CID_9r_ENUM BCM56440_B0_FPTSBWP_CID_9r_ENUM
#define FPTSIG1_CID_0r_ENUM BCM56440_B0_FPTSIG1_CID_0r_ENUM
#define FPTSIG1_CID_1r_ENUM BCM56440_B0_FPTSIG1_CID_1r_ENUM
#define FPTSIG1_CID_10r_ENUM BCM56440_B0_FPTSIG1_CID_10r_ENUM
#define FPTSIG1_CID_11r_ENUM BCM56440_B0_FPTSIG1_CID_11r_ENUM
#define FPTSIG1_CID_12r_ENUM BCM56440_B0_FPTSIG1_CID_12r_ENUM
#define FPTSIG1_CID_13r_ENUM BCM56440_B0_FPTSIG1_CID_13r_ENUM
#define FPTSIG1_CID_14r_ENUM BCM56440_B0_FPTSIG1_CID_14r_ENUM
#define FPTSIG1_CID_15r_ENUM BCM56440_B0_FPTSIG1_CID_15r_ENUM
#define FPTSIG1_CID_2r_ENUM BCM56440_B0_FPTSIG1_CID_2r_ENUM
#define FPTSIG1_CID_3r_ENUM BCM56440_B0_FPTSIG1_CID_3r_ENUM
#define FPTSIG1_CID_4r_ENUM BCM56440_B0_FPTSIG1_CID_4r_ENUM
#define FPTSIG1_CID_5r_ENUM BCM56440_B0_FPTSIG1_CID_5r_ENUM
#define FPTSIG1_CID_6r_ENUM BCM56440_B0_FPTSIG1_CID_6r_ENUM
#define FPTSIG1_CID_7r_ENUM BCM56440_B0_FPTSIG1_CID_7r_ENUM
#define FPTSIG1_CID_8r_ENUM BCM56440_B0_FPTSIG1_CID_8r_ENUM
#define FPTSIG1_CID_9r_ENUM BCM56440_B0_FPTSIG1_CID_9r_ENUM
#define FPTSIG2_CID_0r_ENUM BCM56440_B0_FPTSIG2_CID_0r_ENUM
#define FPTSIG2_CID_1r_ENUM BCM56440_B0_FPTSIG2_CID_1r_ENUM
#define FPTSIG2_CID_10r_ENUM BCM56440_B0_FPTSIG2_CID_10r_ENUM
#define FPTSIG2_CID_11r_ENUM BCM56440_B0_FPTSIG2_CID_11r_ENUM
#define FPTSIG2_CID_12r_ENUM BCM56440_B0_FPTSIG2_CID_12r_ENUM
#define FPTSIG2_CID_13r_ENUM BCM56440_B0_FPTSIG2_CID_13r_ENUM
#define FPTSIG2_CID_14r_ENUM BCM56440_B0_FPTSIG2_CID_14r_ENUM
#define FPTSIG2_CID_15r_ENUM BCM56440_B0_FPTSIG2_CID_15r_ENUM
#define FPTSIG2_CID_2r_ENUM BCM56440_B0_FPTSIG2_CID_2r_ENUM
#define FPTSIG2_CID_3r_ENUM BCM56440_B0_FPTSIG2_CID_3r_ENUM
#define FPTSIG2_CID_4r_ENUM BCM56440_B0_FPTSIG2_CID_4r_ENUM
#define FPTSIG2_CID_5r_ENUM BCM56440_B0_FPTSIG2_CID_5r_ENUM
#define FPTSIG2_CID_6r_ENUM BCM56440_B0_FPTSIG2_CID_6r_ENUM
#define FPTSIG2_CID_7r_ENUM BCM56440_B0_FPTSIG2_CID_7r_ENUM
#define FPTSIG2_CID_8r_ENUM BCM56440_B0_FPTSIG2_CID_8r_ENUM
#define FPTSIG2_CID_9r_ENUM BCM56440_B0_FPTSIG2_CID_9r_ENUM
#define FPTSIG3_CID_0r_ENUM BCM56440_B0_FPTSIG3_CID_0r_ENUM
#define FPTSIG3_CID_1r_ENUM BCM56440_B0_FPTSIG3_CID_1r_ENUM
#define FPTSIG3_CID_10r_ENUM BCM56440_B0_FPTSIG3_CID_10r_ENUM
#define FPTSIG3_CID_11r_ENUM BCM56440_B0_FPTSIG3_CID_11r_ENUM
#define FPTSIG3_CID_12r_ENUM BCM56440_B0_FPTSIG3_CID_12r_ENUM
#define FPTSIG3_CID_13r_ENUM BCM56440_B0_FPTSIG3_CID_13r_ENUM
#define FPTSIG3_CID_14r_ENUM BCM56440_B0_FPTSIG3_CID_14r_ENUM
#define FPTSIG3_CID_15r_ENUM BCM56440_B0_FPTSIG3_CID_15r_ENUM
#define FPTSIG3_CID_2r_ENUM BCM56440_B0_FPTSIG3_CID_2r_ENUM
#define FPTSIG3_CID_3r_ENUM BCM56440_B0_FPTSIG3_CID_3r_ENUM
#define FPTSIG3_CID_4r_ENUM BCM56440_B0_FPTSIG3_CID_4r_ENUM
#define FPTSIG3_CID_5r_ENUM BCM56440_B0_FPTSIG3_CID_5r_ENUM
#define FPTSIG3_CID_6r_ENUM BCM56440_B0_FPTSIG3_CID_6r_ENUM
#define FPTSIG3_CID_7r_ENUM BCM56440_B0_FPTSIG3_CID_7r_ENUM
#define FPTSIG3_CID_8r_ENUM BCM56440_B0_FPTSIG3_CID_8r_ENUM
#define FPTSIG3_CID_9r_ENUM BCM56440_B0_FPTSIG3_CID_9r_ENUM
#define FPTSIG4_CID_0r_ENUM BCM56440_B0_FPTSIG4_CID_0r_ENUM
#define FPTSIG4_CID_1r_ENUM BCM56440_B0_FPTSIG4_CID_1r_ENUM
#define FPTSIG4_CID_10r_ENUM BCM56440_B0_FPTSIG4_CID_10r_ENUM
#define FPTSIG4_CID_11r_ENUM BCM56440_B0_FPTSIG4_CID_11r_ENUM
#define FPTSIG4_CID_12r_ENUM BCM56440_B0_FPTSIG4_CID_12r_ENUM
#define FPTSIG4_CID_13r_ENUM BCM56440_B0_FPTSIG4_CID_13r_ENUM
#define FPTSIG4_CID_14r_ENUM BCM56440_B0_FPTSIG4_CID_14r_ENUM
#define FPTSIG4_CID_15r_ENUM BCM56440_B0_FPTSIG4_CID_15r_ENUM
#define FPTSIG4_CID_2r_ENUM BCM56440_B0_FPTSIG4_CID_2r_ENUM
#define FPTSIG4_CID_3r_ENUM BCM56440_B0_FPTSIG4_CID_3r_ENUM
#define FPTSIG4_CID_4r_ENUM BCM56440_B0_FPTSIG4_CID_4r_ENUM
#define FPTSIG4_CID_5r_ENUM BCM56440_B0_FPTSIG4_CID_5r_ENUM
#define FPTSIG4_CID_6r_ENUM BCM56440_B0_FPTSIG4_CID_6r_ENUM
#define FPTSIG4_CID_7r_ENUM BCM56440_B0_FPTSIG4_CID_7r_ENUM
#define FPTSIG4_CID_8r_ENUM BCM56440_B0_FPTSIG4_CID_8r_ENUM
#define FPTSIG4_CID_9r_ENUM BCM56440_B0_FPTSIG4_CID_9r_ENUM
#define FPTSIG5_CID_0r_ENUM BCM56440_B0_FPTSIG5_CID_0r_ENUM
#define FPTSIG5_CID_1r_ENUM BCM56440_B0_FPTSIG5_CID_1r_ENUM
#define FPTSIG5_CID_10r_ENUM BCM56440_B0_FPTSIG5_CID_10r_ENUM
#define FPTSIG5_CID_11r_ENUM BCM56440_B0_FPTSIG5_CID_11r_ENUM
#define FPTSIG5_CID_12r_ENUM BCM56440_B0_FPTSIG5_CID_12r_ENUM
#define FPTSIG5_CID_13r_ENUM BCM56440_B0_FPTSIG5_CID_13r_ENUM
#define FPTSIG5_CID_14r_ENUM BCM56440_B0_FPTSIG5_CID_14r_ENUM
#define FPTSIG5_CID_15r_ENUM BCM56440_B0_FPTSIG5_CID_15r_ENUM
#define FPTSIG5_CID_2r_ENUM BCM56440_B0_FPTSIG5_CID_2r_ENUM
#define FPTSIG5_CID_3r_ENUM BCM56440_B0_FPTSIG5_CID_3r_ENUM
#define FPTSIG5_CID_4r_ENUM BCM56440_B0_FPTSIG5_CID_4r_ENUM
#define FPTSIG5_CID_5r_ENUM BCM56440_B0_FPTSIG5_CID_5r_ENUM
#define FPTSIG5_CID_6r_ENUM BCM56440_B0_FPTSIG5_CID_6r_ENUM
#define FPTSIG5_CID_7r_ENUM BCM56440_B0_FPTSIG5_CID_7r_ENUM
#define FPTSIG5_CID_8r_ENUM BCM56440_B0_FPTSIG5_CID_8r_ENUM
#define FPTSIG5_CID_9r_ENUM BCM56440_B0_FPTSIG5_CID_9r_ENUM
#define FPTSIG6_CID_0r_ENUM BCM56440_B0_FPTSIG6_CID_0r_ENUM
#define FPTSIG6_CID_1r_ENUM BCM56440_B0_FPTSIG6_CID_1r_ENUM
#define FPTSIG6_CID_10r_ENUM BCM56440_B0_FPTSIG6_CID_10r_ENUM
#define FPTSIG6_CID_11r_ENUM BCM56440_B0_FPTSIG6_CID_11r_ENUM
#define FPTSIG6_CID_12r_ENUM BCM56440_B0_FPTSIG6_CID_12r_ENUM
#define FPTSIG6_CID_13r_ENUM BCM56440_B0_FPTSIG6_CID_13r_ENUM
#define FPTSIG6_CID_14r_ENUM BCM56440_B0_FPTSIG6_CID_14r_ENUM
#define FPTSIG6_CID_15r_ENUM BCM56440_B0_FPTSIG6_CID_15r_ENUM
#define FPTSIG6_CID_2r_ENUM BCM56440_B0_FPTSIG6_CID_2r_ENUM
#define FPTSIG6_CID_3r_ENUM BCM56440_B0_FPTSIG6_CID_3r_ENUM
#define FPTSIG6_CID_4r_ENUM BCM56440_B0_FPTSIG6_CID_4r_ENUM
#define FPTSIG6_CID_5r_ENUM BCM56440_B0_FPTSIG6_CID_5r_ENUM
#define FPTSIG6_CID_6r_ENUM BCM56440_B0_FPTSIG6_CID_6r_ENUM
#define FPTSIG6_CID_7r_ENUM BCM56440_B0_FPTSIG6_CID_7r_ENUM
#define FPTSIG6_CID_8r_ENUM BCM56440_B0_FPTSIG6_CID_8r_ENUM
#define FPTSIG6_CID_9r_ENUM BCM56440_B0_FPTSIG6_CID_9r_ENUM
#define FPTSIG7_CID_0r_ENUM BCM56440_B0_FPTSIG7_CID_0r_ENUM
#define FPTSIG7_CID_1r_ENUM BCM56440_B0_FPTSIG7_CID_1r_ENUM
#define FPTSIG7_CID_10r_ENUM BCM56440_B0_FPTSIG7_CID_10r_ENUM
#define FPTSIG7_CID_11r_ENUM BCM56440_B0_FPTSIG7_CID_11r_ENUM
#define FPTSIG7_CID_12r_ENUM BCM56440_B0_FPTSIG7_CID_12r_ENUM
#define FPTSIG7_CID_13r_ENUM BCM56440_B0_FPTSIG7_CID_13r_ENUM
#define FPTSIG7_CID_14r_ENUM BCM56440_B0_FPTSIG7_CID_14r_ENUM
#define FPTSIG7_CID_15r_ENUM BCM56440_B0_FPTSIG7_CID_15r_ENUM
#define FPTSIG7_CID_2r_ENUM BCM56440_B0_FPTSIG7_CID_2r_ENUM
#define FPTSIG7_CID_3r_ENUM BCM56440_B0_FPTSIG7_CID_3r_ENUM
#define FPTSIG7_CID_4r_ENUM BCM56440_B0_FPTSIG7_CID_4r_ENUM
#define FPTSIG7_CID_5r_ENUM BCM56440_B0_FPTSIG7_CID_5r_ENUM
#define FPTSIG7_CID_6r_ENUM BCM56440_B0_FPTSIG7_CID_6r_ENUM
#define FPTSIG7_CID_7r_ENUM BCM56440_B0_FPTSIG7_CID_7r_ENUM
#define FPTSIG7_CID_8r_ENUM BCM56440_B0_FPTSIG7_CID_8r_ENUM
#define FPTSIG7_CID_9r_ENUM BCM56440_B0_FPTSIG7_CID_9r_ENUM
#define FPTSIG8_CID_0r_ENUM BCM56440_B0_FPTSIG8_CID_0r_ENUM
#define FPTSIG8_CID_1r_ENUM BCM56440_B0_FPTSIG8_CID_1r_ENUM
#define FPTSIG8_CID_10r_ENUM BCM56440_B0_FPTSIG8_CID_10r_ENUM
#define FPTSIG8_CID_11r_ENUM BCM56440_B0_FPTSIG8_CID_11r_ENUM
#define FPTSIG8_CID_12r_ENUM BCM56440_B0_FPTSIG8_CID_12r_ENUM
#define FPTSIG8_CID_13r_ENUM BCM56440_B0_FPTSIG8_CID_13r_ENUM
#define FPTSIG8_CID_14r_ENUM BCM56440_B0_FPTSIG8_CID_14r_ENUM
#define FPTSIG8_CID_15r_ENUM BCM56440_B0_FPTSIG8_CID_15r_ENUM
#define FPTSIG8_CID_2r_ENUM BCM56440_B0_FPTSIG8_CID_2r_ENUM
#define FPTSIG8_CID_3r_ENUM BCM56440_B0_FPTSIG8_CID_3r_ENUM
#define FPTSIG8_CID_4r_ENUM BCM56440_B0_FPTSIG8_CID_4r_ENUM
#define FPTSIG8_CID_5r_ENUM BCM56440_B0_FPTSIG8_CID_5r_ENUM
#define FPTSIG8_CID_6r_ENUM BCM56440_B0_FPTSIG8_CID_6r_ENUM
#define FPTSIG8_CID_7r_ENUM BCM56440_B0_FPTSIG8_CID_7r_ENUM
#define FPTSIG8_CID_8r_ENUM BCM56440_B0_FPTSIG8_CID_8r_ENUM
#define FPTSIG8_CID_9r_ENUM BCM56440_B0_FPTSIG8_CID_9r_ENUM
#define FPTSLB1_CID_0r_ENUM BCM56440_B0_FPTSLB1_CID_0r_ENUM
#define FPTSLB1_CID_1r_ENUM BCM56440_B0_FPTSLB1_CID_1r_ENUM
#define FPTSLB1_CID_10r_ENUM BCM56440_B0_FPTSLB1_CID_10r_ENUM
#define FPTSLB1_CID_11r_ENUM BCM56440_B0_FPTSLB1_CID_11r_ENUM
#define FPTSLB1_CID_12r_ENUM BCM56440_B0_FPTSLB1_CID_12r_ENUM
#define FPTSLB1_CID_13r_ENUM BCM56440_B0_FPTSLB1_CID_13r_ENUM
#define FPTSLB1_CID_14r_ENUM BCM56440_B0_FPTSLB1_CID_14r_ENUM
#define FPTSLB1_CID_15r_ENUM BCM56440_B0_FPTSLB1_CID_15r_ENUM
#define FPTSLB1_CID_2r_ENUM BCM56440_B0_FPTSLB1_CID_2r_ENUM
#define FPTSLB1_CID_3r_ENUM BCM56440_B0_FPTSLB1_CID_3r_ENUM
#define FPTSLB1_CID_4r_ENUM BCM56440_B0_FPTSLB1_CID_4r_ENUM
#define FPTSLB1_CID_5r_ENUM BCM56440_B0_FPTSLB1_CID_5r_ENUM
#define FPTSLB1_CID_6r_ENUM BCM56440_B0_FPTSLB1_CID_6r_ENUM
#define FPTSLB1_CID_7r_ENUM BCM56440_B0_FPTSLB1_CID_7r_ENUM
#define FPTSLB1_CID_8r_ENUM BCM56440_B0_FPTSLB1_CID_8r_ENUM
#define FPTSLB1_CID_9r_ENUM BCM56440_B0_FPTSLB1_CID_9r_ENUM
#define FPTSLB2_CID_0r_ENUM BCM56440_B0_FPTSLB2_CID_0r_ENUM
#define FPTSLB2_CID_1r_ENUM BCM56440_B0_FPTSLB2_CID_1r_ENUM
#define FPTSLB2_CID_10r_ENUM BCM56440_B0_FPTSLB2_CID_10r_ENUM
#define FPTSLB2_CID_11r_ENUM BCM56440_B0_FPTSLB2_CID_11r_ENUM
#define FPTSLB2_CID_12r_ENUM BCM56440_B0_FPTSLB2_CID_12r_ENUM
#define FPTSLB2_CID_13r_ENUM BCM56440_B0_FPTSLB2_CID_13r_ENUM
#define FPTSLB2_CID_14r_ENUM BCM56440_B0_FPTSLB2_CID_14r_ENUM
#define FPTSLB2_CID_15r_ENUM BCM56440_B0_FPTSLB2_CID_15r_ENUM
#define FPTSLB2_CID_2r_ENUM BCM56440_B0_FPTSLB2_CID_2r_ENUM
#define FPTSLB2_CID_3r_ENUM BCM56440_B0_FPTSLB2_CID_3r_ENUM
#define FPTSLB2_CID_4r_ENUM BCM56440_B0_FPTSLB2_CID_4r_ENUM
#define FPTSLB2_CID_5r_ENUM BCM56440_B0_FPTSLB2_CID_5r_ENUM
#define FPTSLB2_CID_6r_ENUM BCM56440_B0_FPTSLB2_CID_6r_ENUM
#define FPTSLB2_CID_7r_ENUM BCM56440_B0_FPTSLB2_CID_7r_ENUM
#define FPTSLB2_CID_8r_ENUM BCM56440_B0_FPTSLB2_CID_8r_ENUM
#define FPTSLB2_CID_9r_ENUM BCM56440_B0_FPTSLB2_CID_9r_ENUM
#define FPTXNB1_CID_0r_ENUM BCM56440_B0_FPTXNB1_CID_0r_ENUM
#define FPTXNB1_CID_1r_ENUM BCM56440_B0_FPTXNB1_CID_1r_ENUM
#define FPTXNB1_CID_10r_ENUM BCM56440_B0_FPTXNB1_CID_10r_ENUM
#define FPTXNB1_CID_11r_ENUM BCM56440_B0_FPTXNB1_CID_11r_ENUM
#define FPTXNB1_CID_12r_ENUM BCM56440_B0_FPTXNB1_CID_12r_ENUM
#define FPTXNB1_CID_13r_ENUM BCM56440_B0_FPTXNB1_CID_13r_ENUM
#define FPTXNB1_CID_14r_ENUM BCM56440_B0_FPTXNB1_CID_14r_ENUM
#define FPTXNB1_CID_15r_ENUM BCM56440_B0_FPTXNB1_CID_15r_ENUM
#define FPTXNB1_CID_2r_ENUM BCM56440_B0_FPTXNB1_CID_2r_ENUM
#define FPTXNB1_CID_3r_ENUM BCM56440_B0_FPTXNB1_CID_3r_ENUM
#define FPTXNB1_CID_4r_ENUM BCM56440_B0_FPTXNB1_CID_4r_ENUM
#define FPTXNB1_CID_5r_ENUM BCM56440_B0_FPTXNB1_CID_5r_ENUM
#define FPTXNB1_CID_6r_ENUM BCM56440_B0_FPTXNB1_CID_6r_ENUM
#define FPTXNB1_CID_7r_ENUM BCM56440_B0_FPTXNB1_CID_7r_ENUM
#define FPTXNB1_CID_8r_ENUM BCM56440_B0_FPTXNB1_CID_8r_ENUM
#define FPTXNB1_CID_9r_ENUM BCM56440_B0_FPTXNB1_CID_9r_ENUM
#define FPTXNB2_CID_0r_ENUM BCM56440_B0_FPTXNB2_CID_0r_ENUM
#define FPTXNB2_CID_1r_ENUM BCM56440_B0_FPTXNB2_CID_1r_ENUM
#define FPTXNB2_CID_10r_ENUM BCM56440_B0_FPTXNB2_CID_10r_ENUM
#define FPTXNB2_CID_11r_ENUM BCM56440_B0_FPTXNB2_CID_11r_ENUM
#define FPTXNB2_CID_12r_ENUM BCM56440_B0_FPTXNB2_CID_12r_ENUM
#define FPTXNB2_CID_13r_ENUM BCM56440_B0_FPTXNB2_CID_13r_ENUM
#define FPTXNB2_CID_14r_ENUM BCM56440_B0_FPTXNB2_CID_14r_ENUM
#define FPTXNB2_CID_15r_ENUM BCM56440_B0_FPTXNB2_CID_15r_ENUM
#define FPTXNB2_CID_2r_ENUM BCM56440_B0_FPTXNB2_CID_2r_ENUM
#define FPTXNB2_CID_3r_ENUM BCM56440_B0_FPTXNB2_CID_3r_ENUM
#define FPTXNB2_CID_4r_ENUM BCM56440_B0_FPTXNB2_CID_4r_ENUM
#define FPTXNB2_CID_5r_ENUM BCM56440_B0_FPTXNB2_CID_5r_ENUM
#define FPTXNB2_CID_6r_ENUM BCM56440_B0_FPTXNB2_CID_6r_ENUM
#define FPTXNB2_CID_7r_ENUM BCM56440_B0_FPTXNB2_CID_7r_ENUM
#define FPTXNB2_CID_8r_ENUM BCM56440_B0_FPTXNB2_CID_8r_ENUM
#define FPTXNB2_CID_9r_ENUM BCM56440_B0_FPTXNB2_CID_9r_ENUM
#define FPTXNB3_CID_0r_ENUM BCM56440_B0_FPTXNB3_CID_0r_ENUM
#define FPTXNB3_CID_1r_ENUM BCM56440_B0_FPTXNB3_CID_1r_ENUM
#define FPTXNB3_CID_10r_ENUM BCM56440_B0_FPTXNB3_CID_10r_ENUM
#define FPTXNB3_CID_11r_ENUM BCM56440_B0_FPTXNB3_CID_11r_ENUM
#define FPTXNB3_CID_12r_ENUM BCM56440_B0_FPTXNB3_CID_12r_ENUM
#define FPTXNB3_CID_13r_ENUM BCM56440_B0_FPTXNB3_CID_13r_ENUM
#define FPTXNB3_CID_14r_ENUM BCM56440_B0_FPTXNB3_CID_14r_ENUM
#define FPTXNB3_CID_15r_ENUM BCM56440_B0_FPTXNB3_CID_15r_ENUM
#define FPTXNB3_CID_2r_ENUM BCM56440_B0_FPTXNB3_CID_2r_ENUM
#define FPTXNB3_CID_3r_ENUM BCM56440_B0_FPTXNB3_CID_3r_ENUM
#define FPTXNB3_CID_4r_ENUM BCM56440_B0_FPTXNB3_CID_4r_ENUM
#define FPTXNB3_CID_5r_ENUM BCM56440_B0_FPTXNB3_CID_5r_ENUM
#define FPTXNB3_CID_6r_ENUM BCM56440_B0_FPTXNB3_CID_6r_ENUM
#define FPTXNB3_CID_7r_ENUM BCM56440_B0_FPTXNB3_CID_7r_ENUM
#define FPTXNB3_CID_8r_ENUM BCM56440_B0_FPTXNB3_CID_8r_ENUM
#define FPTXNB3_CID_9r_ENUM BCM56440_B0_FPTXNB3_CID_9r_ENUM
#define FP_CAM_BIST_ENABLE_LOWERr_ENUM BCM56440_B0_FP_CAM_BIST_ENABLE_LOWERr_ENUM
#define FP_CAM_BIST_ENABLE_UPPERr_ENUM BCM56440_B0_FP_CAM_BIST_ENABLE_UPPERr_ENUM
#define FP_CAM_BIST_STATUSr_ENUM BCM56440_B0_FP_CAM_BIST_STATUSr_ENUM
#define FP_CAM_CONTROL_TM_13_THRU_0r_ENUM BCM56440_B0_FP_CAM_CONTROL_TM_13_THRU_0r_ENUM
#define FP_CAM_DEBUG_CONTROLr_ENUM BCM56440_B0_FP_CAM_DEBUG_CONTROLr_ENUM
#define FP_CAM_DEBUG_DATAr_ENUM BCM56440_B0_FP_CAM_DEBUG_DATAr_ENUM
#define FP_CAM_DEBUG_SENDr_ENUM BCM56440_B0_FP_CAM_DEBUG_SENDr_ENUM
#define FP_COUNTER_TABLEm_ENUM BCM56440_B0_FP_COUNTER_TABLEm_ENUM
#define FP_DOUBLE_WIDE_F4_SELECTr_ENUM BCM56440_B0_FP_DOUBLE_WIDE_F4_SELECTr_ENUM
#define FP_ECMP_HASH_CONTROLr_ENUM BCM56440_B0_FP_ECMP_HASH_CONTROLr_ENUM
#define FP_FIELD_SEL_PARITY_CONTROLr_ENUM BCM56440_B0_FP_FIELD_SEL_PARITY_CONTROLr_ENUM
#define FP_FIELD_SEL_PARITY_STATUS_INTRr_ENUM BCM56440_B0_FP_FIELD_SEL_PARITY_STATUS_INTRr_ENUM
#define FP_FIELD_SEL_PARITY_STATUS_NACKr_ENUM BCM56440_B0_FP_FIELD_SEL_PARITY_STATUS_NACKr_ENUM
#define FP_FORCE_FORWARDING_FIELDr_ENUM BCM56440_B0_FP_FORCE_FORWARDING_FIELDr_ENUM
#define FP_GLOBAL_MASK_TCAMm_ENUM BCM56440_B0_FP_GLOBAL_MASK_TCAMm_ENUM
#define FP_METER_CONTROLr_ENUM BCM56440_B0_FP_METER_CONTROLr_ENUM
#define FP_METER_TABLEm_ENUM BCM56440_B0_FP_METER_TABLEm_ENUM
#define FP_POLICY_TABLEm_ENUM BCM56440_B0_FP_POLICY_TABLEm_ENUM
#define FP_POLICY_TM_LOWERr_ENUM BCM56440_B0_FP_POLICY_TM_LOWERr_ENUM
#define FP_POLICY_TM_UPPERr_ENUM BCM56440_B0_FP_POLICY_TM_UPPERr_ENUM
#define FP_PORT_FIELD_SELm_ENUM BCM56440_B0_FP_PORT_FIELD_SELm_ENUM
#define FP_PORT_METER_MAPm_ENUM BCM56440_B0_FP_PORT_METER_MAPm_ENUM
#define FP_RANGE_CHECKm_ENUM BCM56440_B0_FP_RANGE_CHECKm_ENUM
#define FP_SLICE_ENABLEr_ENUM BCM56440_B0_FP_SLICE_ENABLEr_ENUM
#define FP_SLICE_INDEX_CONTROLr_ENUM BCM56440_B0_FP_SLICE_INDEX_CONTROLr_ENUM
#define FP_SLICE_KEY_CONTROLm_ENUM BCM56440_B0_FP_SLICE_KEY_CONTROLm_ENUM
#define FP_SLICE_MAPm_ENUM BCM56440_B0_FP_SLICE_MAPm_ENUM
#define FP_SLICE_METER_MAP_ENABLEr_ENUM BCM56440_B0_FP_SLICE_METER_MAP_ENABLEr_ENUM
#define FP_STORM_CONTROL_METERSm_ENUM BCM56440_B0_FP_STORM_CONTROL_METERSm_ENUM
#define FP_TCAMm_ENUM BCM56440_B0_FP_TCAMm_ENUM
#define FP_UDF_OFFSETm_ENUM BCM56440_B0_FP_UDF_OFFSETm_ENUM
#define FP_UDF_PARITY_CONTROLr_ENUM BCM56440_B0_FP_UDF_PARITY_CONTROLr_ENUM
#define FP_UDF_PARITY_STATUS_INTRr_ENUM BCM56440_B0_FP_UDF_PARITY_STATUS_INTRr_ENUM
#define FP_UDF_PARITY_STATUS_NACKr_ENUM BCM56440_B0_FP_UDF_PARITY_STATUS_NACKr_ENUM
#define FP_UDF_TCAMm_ENUM BCM56440_B0_FP_UDF_TCAMm_ENUM
#define FPNINTE2_CID_0r_ENUM BCM56440_B0_FPNINTE2_CID_0r_ENUM
#define FPNINTE2_CID_1r_ENUM BCM56440_B0_FPNINTE2_CID_1r_ENUM
#define FPNINTE2_CID_10r_ENUM BCM56440_B0_FPNINTE2_CID_10r_ENUM
#define FPNINTE2_CID_11r_ENUM BCM56440_B0_FPNINTE2_CID_11r_ENUM
#define FPNINTE2_CID_12r_ENUM BCM56440_B0_FPNINTE2_CID_12r_ENUM
#define FPNINTE2_CID_13r_ENUM BCM56440_B0_FPNINTE2_CID_13r_ENUM
#define FPNINTE2_CID_14r_ENUM BCM56440_B0_FPNINTE2_CID_14r_ENUM
#define FPNINTE2_CID_15r_ENUM BCM56440_B0_FPNINTE2_CID_15r_ENUM
#define FPNINTE2_CID_2r_ENUM BCM56440_B0_FPNINTE2_CID_2r_ENUM
#define FPNINTE2_CID_3r_ENUM BCM56440_B0_FPNINTE2_CID_3r_ENUM
#define FPNINTE2_CID_4r_ENUM BCM56440_B0_FPNINTE2_CID_4r_ENUM
#define FPNINTE2_CID_5r_ENUM BCM56440_B0_FPNINTE2_CID_5r_ENUM
#define FPNINTE2_CID_6r_ENUM BCM56440_B0_FPNINTE2_CID_6r_ENUM
#define FPNINTE2_CID_7r_ENUM BCM56440_B0_FPNINTE2_CID_7r_ENUM
#define FPNINTE2_CID_8r_ENUM BCM56440_B0_FPNINTE2_CID_8r_ENUM
#define FPNINTE2_CID_9r_ENUM BCM56440_B0_FPNINTE2_CID_9r_ENUM
#define FRBINTE1r_ENUM BCM56440_B0_FRBINTE1r_ENUM
#define FRBINTE2r_ENUM BCM56440_B0_FRBINTE2r_ENUM
#define FRBINTS1r_ENUM BCM56440_B0_FRBINTS1r_ENUM
#define FRBINTS2r_ENUM BCM56440_B0_FRBINTS2r_ENUM
#define FRCFG1r_ENUM BCM56440_B0_FRCFG1r_ENUM
#define FRCFG2r_ENUM BCM56440_B0_FRCFG2r_ENUM
#define FRM_ECC_ADDR0r_ENUM BCM56440_B0_FRM_ECC_ADDR0r_ENUM
#define FRM_ECC_ADDR1r_ENUM BCM56440_B0_FRM_ECC_ADDR1r_ENUM
#define FRM_ECC_ADDR10r_ENUM BCM56440_B0_FRM_ECC_ADDR10r_ENUM
#define FRM_ECC_ADDR11r_ENUM BCM56440_B0_FRM_ECC_ADDR11r_ENUM
#define FRM_ECC_ADDR12r_ENUM BCM56440_B0_FRM_ECC_ADDR12r_ENUM
#define FRM_ECC_ADDR13r_ENUM BCM56440_B0_FRM_ECC_ADDR13r_ENUM
#define FRM_ECC_ADDR14r_ENUM BCM56440_B0_FRM_ECC_ADDR14r_ENUM
#define FRM_ECC_ADDR15r_ENUM BCM56440_B0_FRM_ECC_ADDR15r_ENUM
#define FRM_ECC_ADDR16r_ENUM BCM56440_B0_FRM_ECC_ADDR16r_ENUM
#define FRM_ECC_ADDR17r_ENUM BCM56440_B0_FRM_ECC_ADDR17r_ENUM
#define FRM_ECC_ADDR18r_ENUM BCM56440_B0_FRM_ECC_ADDR18r_ENUM
#define FRM_ECC_ADDR19r_ENUM BCM56440_B0_FRM_ECC_ADDR19r_ENUM
#define FRM_ECC_ADDR2r_ENUM BCM56440_B0_FRM_ECC_ADDR2r_ENUM
#define FRM_ECC_ADDR20r_ENUM BCM56440_B0_FRM_ECC_ADDR20r_ENUM
#define FRM_ECC_ADDR21r_ENUM BCM56440_B0_FRM_ECC_ADDR21r_ENUM
#define FRM_ECC_ADDR22r_ENUM BCM56440_B0_FRM_ECC_ADDR22r_ENUM
#define FRM_ECC_ADDR23r_ENUM BCM56440_B0_FRM_ECC_ADDR23r_ENUM
#define FRM_ECC_ADDR24r_ENUM BCM56440_B0_FRM_ECC_ADDR24r_ENUM
#define FRM_ECC_ADDR25r_ENUM BCM56440_B0_FRM_ECC_ADDR25r_ENUM
#define FRM_ECC_ADDR26r_ENUM BCM56440_B0_FRM_ECC_ADDR26r_ENUM
#define FRM_ECC_ADDR27r_ENUM BCM56440_B0_FRM_ECC_ADDR27r_ENUM
#define FRM_ECC_ADDR28r_ENUM BCM56440_B0_FRM_ECC_ADDR28r_ENUM
#define FRM_ECC_ADDR29r_ENUM BCM56440_B0_FRM_ECC_ADDR29r_ENUM
#define FRM_ECC_ADDR3r_ENUM BCM56440_B0_FRM_ECC_ADDR3r_ENUM
#define FRM_ECC_ADDR30r_ENUM BCM56440_B0_FRM_ECC_ADDR30r_ENUM
#define FRM_ECC_ADDR31r_ENUM BCM56440_B0_FRM_ECC_ADDR31r_ENUM
#define FRM_ECC_ADDR4r_ENUM BCM56440_B0_FRM_ECC_ADDR4r_ENUM
#define FRM_ECC_ADDR5r_ENUM BCM56440_B0_FRM_ECC_ADDR5r_ENUM
#define FRM_ECC_ADDR6r_ENUM BCM56440_B0_FRM_ECC_ADDR6r_ENUM
#define FRM_ECC_ADDR7r_ENUM BCM56440_B0_FRM_ECC_ADDR7r_ENUM
#define FRM_ECC_ADDR8r_ENUM BCM56440_B0_FRM_ECC_ADDR8r_ENUM
#define FRM_ECC_ADDR9r_ENUM BCM56440_B0_FRM_ECC_ADDR9r_ENUM
#define FRM_ECC_CONFIG0r_ENUM BCM56440_B0_FRM_ECC_CONFIG0r_ENUM
#define FRM_ECC_CONFIG1r_ENUM BCM56440_B0_FRM_ECC_CONFIG1r_ENUM
#define FRM_ECC_CONFIG10r_ENUM BCM56440_B0_FRM_ECC_CONFIG10r_ENUM
#define FRM_ECC_CONFIG11r_ENUM BCM56440_B0_FRM_ECC_CONFIG11r_ENUM
#define FRM_ECC_CONFIG12r_ENUM BCM56440_B0_FRM_ECC_CONFIG12r_ENUM
#define FRM_ECC_CONFIG13r_ENUM BCM56440_B0_FRM_ECC_CONFIG13r_ENUM
#define FRM_ECC_CONFIG14r_ENUM BCM56440_B0_FRM_ECC_CONFIG14r_ENUM
#define FRM_ECC_CONFIG15r_ENUM BCM56440_B0_FRM_ECC_CONFIG15r_ENUM
#define FRM_ECC_CONFIG16r_ENUM BCM56440_B0_FRM_ECC_CONFIG16r_ENUM
#define FRM_ECC_CONFIG17r_ENUM BCM56440_B0_FRM_ECC_CONFIG17r_ENUM
#define FRM_ECC_CONFIG18r_ENUM BCM56440_B0_FRM_ECC_CONFIG18r_ENUM
#define FRM_ECC_CONFIG19r_ENUM BCM56440_B0_FRM_ECC_CONFIG19r_ENUM
#define FRM_ECC_CONFIG2r_ENUM BCM56440_B0_FRM_ECC_CONFIG2r_ENUM
#define FRM_ECC_CONFIG20r_ENUM BCM56440_B0_FRM_ECC_CONFIG20r_ENUM
#define FRM_ECC_CONFIG21r_ENUM BCM56440_B0_FRM_ECC_CONFIG21r_ENUM
#define FRM_ECC_CONFIG22r_ENUM BCM56440_B0_FRM_ECC_CONFIG22r_ENUM
#define FRM_ECC_CONFIG23r_ENUM BCM56440_B0_FRM_ECC_CONFIG23r_ENUM
#define FRM_ECC_CONFIG24r_ENUM BCM56440_B0_FRM_ECC_CONFIG24r_ENUM
#define FRM_ECC_CONFIG25r_ENUM BCM56440_B0_FRM_ECC_CONFIG25r_ENUM
#define FRM_ECC_CONFIG26r_ENUM BCM56440_B0_FRM_ECC_CONFIG26r_ENUM
#define FRM_ECC_CONFIG27r_ENUM BCM56440_B0_FRM_ECC_CONFIG27r_ENUM
#define FRM_ECC_CONFIG28r_ENUM BCM56440_B0_FRM_ECC_CONFIG28r_ENUM
#define FRM_ECC_CONFIG29r_ENUM BCM56440_B0_FRM_ECC_CONFIG29r_ENUM
#define FRM_ECC_CONFIG3r_ENUM BCM56440_B0_FRM_ECC_CONFIG3r_ENUM
#define FRM_ECC_CONFIG30r_ENUM BCM56440_B0_FRM_ECC_CONFIG30r_ENUM
#define FRM_ECC_CONFIG31r_ENUM BCM56440_B0_FRM_ECC_CONFIG31r_ENUM
#define FRM_ECC_CONFIG4r_ENUM BCM56440_B0_FRM_ECC_CONFIG4r_ENUM
#define FRM_ECC_CONFIG5r_ENUM BCM56440_B0_FRM_ECC_CONFIG5r_ENUM
#define FRM_ECC_CONFIG6r_ENUM BCM56440_B0_FRM_ECC_CONFIG6r_ENUM
#define FRM_ECC_CONFIG7r_ENUM BCM56440_B0_FRM_ECC_CONFIG7r_ENUM
#define FRM_ECC_CONFIG8r_ENUM BCM56440_B0_FRM_ECC_CONFIG8r_ENUM
#define FRM_ECC_CONFIG9r_ENUM BCM56440_B0_FRM_ECC_CONFIG9r_ENUM
#define FRM_ECC_ERROR0r_ENUM BCM56440_B0_FRM_ECC_ERROR0r_ENUM
#define FRM_ECC_ERROR0_MASKr_ENUM BCM56440_B0_FRM_ECC_ERROR0_MASKr_ENUM
#define FRM_ECC_ERROR1r_ENUM BCM56440_B0_FRM_ECC_ERROR1r_ENUM
#define FRM_ECC_ERROR1_MASKr_ENUM BCM56440_B0_FRM_ECC_ERROR1_MASKr_ENUM
#define FRM_ECC_ERROR2r_ENUM BCM56440_B0_FRM_ECC_ERROR2r_ENUM
#define FRM_ECC_ERROR2_MASKr_ENUM BCM56440_B0_FRM_ECC_ERROR2_MASKr_ENUM
#define FRM_ECC_ERROR3r_ENUM BCM56440_B0_FRM_ECC_ERROR3r_ENUM
#define FRM_ECC_ERROR3_MASKr_ENUM BCM56440_B0_FRM_ECC_ERROR3_MASKr_ENUM
#define FRM_LENGTHr_ENUM BCM56440_B0_FRM_LENGTHr_ENUM
#define FRPRBPAT1r_ENUM BCM56440_B0_FRPRBPAT1r_ENUM
#define FRPRBPAT2r_ENUM BCM56440_B0_FRPRBPAT2r_ENUM
#define FRPRBSTAT1r_ENUM BCM56440_B0_FRPRBSTAT1r_ENUM
#define FRPRBSTAT2r_ENUM BCM56440_B0_FRPRBSTAT2r_ENUM
#define FRPRTSEL1_1r_ENUM BCM56440_B0_FRPRTSEL1_1r_ENUM
#define FRPRTSEL1_2r_ENUM BCM56440_B0_FRPRTSEL1_2r_ENUM
#define FRPRTSEL2_1r_ENUM BCM56440_B0_FRPRTSEL2_1r_ENUM
#define FRPRTSEL2_2r_ENUM BCM56440_B0_FRPRTSEL2_2r_ENUM
#define GCPOLr_ENUM BCM56440_B0_GCPOLr_ENUM
#define GCTRLr_ENUM BCM56440_B0_GCTRLr_ENUM
#define GE0_EEE_CONFIGr_ENUM BCM56440_B0_GE0_EEE_CONFIGr_ENUM
#define GE0_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE0_GBODE_CELL_CNTr_ENUM
#define GE0_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE0_GBODE_CELL_REQ_CNTr_ENUM
#define GE0_GBOD_OVRFLWr_ENUM BCM56440_B0_GE0_GBOD_OVRFLWr_ENUM
#define GE0_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE0_S3MII_SPEED_DEBUGr_ENUM
#define GE1_EEE_CONFIGr_ENUM BCM56440_B0_GE1_EEE_CONFIGr_ENUM
#define GE1_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE1_GBODE_CELL_CNTr_ENUM
#define GE1_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE1_GBODE_CELL_REQ_CNTr_ENUM
#define GE1_GBOD_OVRFLWr_ENUM BCM56440_B0_GE1_GBOD_OVRFLWr_ENUM
#define GE1_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE1_S3MII_SPEED_DEBUGr_ENUM
#define GE2_EEE_CONFIGr_ENUM BCM56440_B0_GE2_EEE_CONFIGr_ENUM
#define GE2_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE2_GBODE_CELL_CNTr_ENUM
#define GE2_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE2_GBODE_CELL_REQ_CNTr_ENUM
#define GE2_GBOD_OVRFLWr_ENUM BCM56440_B0_GE2_GBOD_OVRFLWr_ENUM
#define GE2_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE2_S3MII_SPEED_DEBUGr_ENUM
#define GE3_EEE_CONFIGr_ENUM BCM56440_B0_GE3_EEE_CONFIGr_ENUM
#define GE3_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE3_GBODE_CELL_CNTr_ENUM
#define GE3_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE3_GBODE_CELL_REQ_CNTr_ENUM
#define GE3_GBOD_OVRFLWr_ENUM BCM56440_B0_GE3_GBOD_OVRFLWr_ENUM
#define GE3_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE3_S3MII_SPEED_DEBUGr_ENUM
#define GE4_EEE_CONFIGr_ENUM BCM56440_B0_GE4_EEE_CONFIGr_ENUM
#define GE4_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE4_GBODE_CELL_CNTr_ENUM
#define GE4_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE4_GBODE_CELL_REQ_CNTr_ENUM
#define GE4_GBOD_OVRFLWr_ENUM BCM56440_B0_GE4_GBOD_OVRFLWr_ENUM
#define GE4_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE4_S3MII_SPEED_DEBUGr_ENUM
#define GE5_EEE_CONFIGr_ENUM BCM56440_B0_GE5_EEE_CONFIGr_ENUM
#define GE5_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE5_GBODE_CELL_CNTr_ENUM
#define GE5_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE5_GBODE_CELL_REQ_CNTr_ENUM
#define GE5_GBOD_OVRFLWr_ENUM BCM56440_B0_GE5_GBOD_OVRFLWr_ENUM
#define GE5_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE5_S3MII_SPEED_DEBUGr_ENUM
#define GE6_EEE_CONFIGr_ENUM BCM56440_B0_GE6_EEE_CONFIGr_ENUM
#define GE6_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE6_GBODE_CELL_CNTr_ENUM
#define GE6_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE6_GBODE_CELL_REQ_CNTr_ENUM
#define GE6_GBOD_OVRFLWr_ENUM BCM56440_B0_GE6_GBOD_OVRFLWr_ENUM
#define GE6_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE6_S3MII_SPEED_DEBUGr_ENUM
#define GE7_EEE_CONFIGr_ENUM BCM56440_B0_GE7_EEE_CONFIGr_ENUM
#define GE7_GBODE_CELL_CNTr_ENUM BCM56440_B0_GE7_GBODE_CELL_CNTr_ENUM
#define GE7_GBODE_CELL_REQ_CNTr_ENUM BCM56440_B0_GE7_GBODE_CELL_REQ_CNTr_ENUM
#define GE7_GBOD_OVRFLWr_ENUM BCM56440_B0_GE7_GBOD_OVRFLWr_ENUM
#define GE7_S3MII_SPEED_DEBUGr_ENUM BCM56440_B0_GE7_S3MII_SPEED_DEBUGr_ENUM
#define GINTEr_ENUM BCM56440_B0_GINTEr_ENUM
#define GINTSr_ENUM BCM56440_B0_GINTSr_ENUM
#define GLOBAL_HDRM_COUNTr_ENUM BCM56440_B0_GLOBAL_HDRM_COUNTr_ENUM
#define GLOBAL_HDRM_LIMITr_ENUM BCM56440_B0_GLOBAL_HDRM_LIMITr_ENUM
#define GLOBAL_MPLS_RANGE_1_LOWERr_ENUM BCM56440_B0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_1_UPPERr_ENUM BCM56440_B0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM
#define GLOBAL_MPLS_RANGE_2_LOWERr_ENUM BCM56440_B0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_2_UPPERr_ENUM BCM56440_B0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_BUFFEREr_ENUM BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_BUFFEREr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_BUFFERIr_ENUM BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERIr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_ENUM BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr_ENUM BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr_ENUM BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_QENTRYr_ENUM BCM56440_B0_GLOBAL_WRED_AVG_QSIZE_QENTRYr_ENUM
#define GLOBAL_WRED_CONFIG_BUFFEREr_ENUM BCM56440_B0_GLOBAL_WRED_CONFIG_BUFFEREr_ENUM
#define GLOBAL_WRED_CONFIG_BUFFERIr_ENUM BCM56440_B0_GLOBAL_WRED_CONFIG_BUFFERIr_ENUM
#define GLOBAL_WRED_CONFIG_QENTRYr_ENUM BCM56440_B0_GLOBAL_WRED_CONFIG_QENTRYr_ENUM
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr_ENUM BCM56440_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr_ENUM
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr_ENUM BCM56440_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr_ENUM
#define GLOBAL_WRED_DROP_THD_TCP_BUFFEREr_ENUM BCM56440_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr_ENUM
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERIr_ENUM BCM56440_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr_ENUM
#define GPORT_CNTMAXSIZEr_ENUM BCM56440_B0_GPORT_CNTMAXSIZEr_ENUM
#define GPORT_CONFIGr_ENUM BCM56440_B0_GPORT_CONFIGr_ENUM
#define GPORT_MAC_CRS_SELr_ENUM BCM56440_B0_GPORT_MAC_CRS_SELr_ENUM
#define GPORT_RSV_MASKr_ENUM BCM56440_B0_GPORT_RSV_MASKr_ENUM
#define GPORT_RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56440_B0_GPORT_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define GPORT_RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56440_B0_GPORT_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define GPORT_SGN_DET_SELr_ENUM BCM56440_B0_GPORT_SGN_DET_SELr_ENUM
#define GPORT_STAT_UPDATE_MASKr_ENUM BCM56440_B0_GPORT_STAT_UPDATE_MASKr_ENUM
#define GPORT_TPIDr_ENUM BCM56440_B0_GPORT_TPIDr_ENUM
#define GPORT_TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56440_B0_GPORT_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define GPORT_TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56440_B0_GPORT_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define GPORT_UMAC_CONTROLr_ENUM BCM56440_B0_GPORT_UMAC_CONTROLr_ENUM
#define GR1023r_ENUM BCM56440_B0_GR1023r_ENUM
#define GR127r_ENUM BCM56440_B0_GR127r_ENUM
#define GR1518r_ENUM BCM56440_B0_GR1518r_ENUM
#define GR16383r_ENUM BCM56440_B0_GR16383r_ENUM
#define GR2047r_ENUM BCM56440_B0_GR2047r_ENUM
#define GR255r_ENUM BCM56440_B0_GR255r_ENUM
#define GR4095r_ENUM BCM56440_B0_GR4095r_ENUM
#define GR511r_ENUM BCM56440_B0_GR511r_ENUM
#define GR64r_ENUM BCM56440_B0_GR64r_ENUM
#define GR9216r_ENUM BCM56440_B0_GR9216r_ENUM
#define GRALNr_ENUM BCM56440_B0_GRALNr_ENUM
#define GRBCAr_ENUM BCM56440_B0_GRBCAr_ENUM
#define GRBYTr_ENUM BCM56440_B0_GRBYTr_ENUM
#define GRCDEr_ENUM BCM56440_B0_GRCDEr_ENUM
#define GRFCRr_ENUM BCM56440_B0_GRFCRr_ENUM
#define GRFCSr_ENUM BCM56440_B0_GRFCSr_ENUM
#define GRFLRr_ENUM BCM56440_B0_GRFLRr_ENUM
#define GRFRGr_ENUM BCM56440_B0_GRFRGr_ENUM
#define GRJBRr_ENUM BCM56440_B0_GRJBRr_ENUM
#define GRMCAr_ENUM BCM56440_B0_GRMCAr_ENUM
#define GRMGVr_ENUM BCM56440_B0_GRMGVr_ENUM
#define GRMTUEr_ENUM BCM56440_B0_GRMTUEr_ENUM
#define GROVRr_ENUM BCM56440_B0_GROVRr_ENUM
#define GRPKTr_ENUM BCM56440_B0_GRPKTr_ENUM
#define GRPOKr_ENUM BCM56440_B0_GRPOKr_ENUM
#define GRRBYTr_ENUM BCM56440_B0_GRRBYTr_ENUM
#define GRRPKTr_ENUM BCM56440_B0_GRRPKTr_ENUM
#define GRUCr_ENUM BCM56440_B0_GRUCr_ENUM
#define GRUNDr_ENUM BCM56440_B0_GRUNDr_ENUM
#define GRXCFr_ENUM BCM56440_B0_GRXCFr_ENUM
#define GRXPFr_ENUM BCM56440_B0_GRXPFr_ENUM
#define GRXUOr_ENUM BCM56440_B0_GRXUOr_ENUM
#define GT1023r_ENUM BCM56440_B0_GT1023r_ENUM
#define GT127r_ENUM BCM56440_B0_GT127r_ENUM
#define GT1518r_ENUM BCM56440_B0_GT1518r_ENUM
#define GT16383r_ENUM BCM56440_B0_GT16383r_ENUM
#define GT2047r_ENUM BCM56440_B0_GT2047r_ENUM
#define GT255r_ENUM BCM56440_B0_GT255r_ENUM
#define GT4095r_ENUM BCM56440_B0_GT4095r_ENUM
#define GT511r_ENUM BCM56440_B0_GT511r_ENUM
#define GT64r_ENUM BCM56440_B0_GT64r_ENUM
#define GT9216r_ENUM BCM56440_B0_GT9216r_ENUM
#define GTBCAr_ENUM BCM56440_B0_GTBCAr_ENUM
#define GTBYTr_ENUM BCM56440_B0_GTBYTr_ENUM
#define GTDFRr_ENUM BCM56440_B0_GTDFRr_ENUM
#define GTEDFr_ENUM BCM56440_B0_GTEDFr_ENUM
#define GTFCSr_ENUM BCM56440_B0_GTFCSr_ENUM
#define GTFRGr_ENUM BCM56440_B0_GTFRGr_ENUM
#define GTJBRr_ENUM BCM56440_B0_GTJBRr_ENUM
#define GTLCLr_ENUM BCM56440_B0_GTLCLr_ENUM
#define GTMCAr_ENUM BCM56440_B0_GTMCAr_ENUM
#define GTMCLr_ENUM BCM56440_B0_GTMCLr_ENUM
#define GTMGVr_ENUM BCM56440_B0_GTMGVr_ENUM
#define GTNCLr_ENUM BCM56440_B0_GTNCLr_ENUM
#define GTOVRr_ENUM BCM56440_B0_GTOVRr_ENUM
#define GTPKTr_ENUM BCM56440_B0_GTPKTr_ENUM
#define GTPOKr_ENUM BCM56440_B0_GTPOKr_ENUM
#define GTSCLr_ENUM BCM56440_B0_GTSCLr_ENUM
#define GTUCr_ENUM BCM56440_B0_GTUCr_ENUM
#define GTXCFr_ENUM BCM56440_B0_GTXCFr_ENUM
#define GTXCLr_ENUM BCM56440_B0_GTXCLr_ENUM
#define GTXPFr_ENUM BCM56440_B0_GTXPFr_ENUM
#define HASH_CONTROLr_ENUM BCM56440_B0_HASH_CONTROLr_ENUM
#define HG_COUNTERS_PARITY_CONTROLr_ENUM BCM56440_B0_HG_COUNTERS_PARITY_CONTROLr_ENUM
#define HG_COUNTERS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_HG_COUNTERS_PARITY_STATUS_INTRr_ENUM
#define HG_COUNTERS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_HG_COUNTERS_PARITY_STATUS_NACKr_ENUM
#define HG_LOOKUP_DESTINATIONr_ENUM BCM56440_B0_HG_LOOKUP_DESTINATIONr_ENUM
#define HG_TRUNK_BITMAPm_ENUM BCM56440_B0_HG_TRUNK_BITMAPm_ENUM
#define HG_TRUNK_FAILOVER_ENABLEm_ENUM BCM56440_B0_HG_TRUNK_FAILOVER_ENABLEm_ENUM
#define HG_TRUNK_FAILOVER_SETm_ENUM BCM56440_B0_HG_TRUNK_FAILOVER_SETm_ENUM
#define HG_TRUNK_GROUPm_ENUM BCM56440_B0_HG_TRUNK_GROUPm_ENUM
#define HG_TRUNK_MEMBERm_ENUM BCM56440_B0_HG_TRUNK_MEMBERm_ENUM
#define HIGIG_TRUNK_CONTROLm_ENUM BCM56440_B0_HIGIG_TRUNK_CONTROLm_ENUM
#define IARB_DEBUGr_ENUM BCM56440_B0_IARB_DEBUGr_ENUM
#define IARB_HDR_ECC_CONTROLr_ENUM BCM56440_B0_IARB_HDR_ECC_CONTROLr_ENUM
#define IARB_HDR_ECC_STATUS_INTRr_ENUM BCM56440_B0_IARB_HDR_ECC_STATUS_INTRr_ENUM
#define IARB_LEARN_CONTROLr_ENUM BCM56440_B0_IARB_LEARN_CONTROLr_ENUM
#define IARB_LEARN_FIFO_ECC_CONTROLr_ENUM BCM56440_B0_IARB_LEARN_FIFO_ECC_CONTROLr_ENUM
#define IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr_ENUM BCM56440_B0_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr_ENUM
#define IARB_PKT_ECC_CONTROLr_ENUM BCM56440_B0_IARB_PKT_ECC_CONTROLr_ENUM
#define IARB_PKT_ECC_STATUS_INTRr_ENUM BCM56440_B0_IARB_PKT_ECC_STATUS_INTRr_ENUM
#define IARB_SBUS_TIMERr_ENUM BCM56440_B0_IARB_SBUS_TIMERr_ENUM
#define IARB_TDM_CONTROLr_ENUM BCM56440_B0_IARB_TDM_CONTROLr_ENUM
#define IARB_TDM_TABLEm_ENUM BCM56440_B0_IARB_TDM_TABLEm_ENUM
#define IBCASTr_ENUM BCM56440_B0_IBCASTr_ENUM
#define ICHCTL_CHID_0r_ENUM BCM56440_B0_ICHCTL_CHID_0r_ENUM
#define ICHCTL_CHID_1r_ENUM BCM56440_B0_ICHCTL_CHID_1r_ENUM
#define ICHCTL_CHID_10r_ENUM BCM56440_B0_ICHCTL_CHID_10r_ENUM
#define ICHCTL_CHID_11r_ENUM BCM56440_B0_ICHCTL_CHID_11r_ENUM
#define ICHCTL_CHID_12r_ENUM BCM56440_B0_ICHCTL_CHID_12r_ENUM
#define ICHCTL_CHID_13r_ENUM BCM56440_B0_ICHCTL_CHID_13r_ENUM
#define ICHCTL_CHID_14r_ENUM BCM56440_B0_ICHCTL_CHID_14r_ENUM
#define ICHCTL_CHID_15r_ENUM BCM56440_B0_ICHCTL_CHID_15r_ENUM
#define ICHCTL_CHID_16r_ENUM BCM56440_B0_ICHCTL_CHID_16r_ENUM
#define ICHCTL_CHID_17r_ENUM BCM56440_B0_ICHCTL_CHID_17r_ENUM
#define ICHCTL_CHID_18r_ENUM BCM56440_B0_ICHCTL_CHID_18r_ENUM
#define ICHCTL_CHID_19r_ENUM BCM56440_B0_ICHCTL_CHID_19r_ENUM
#define ICHCTL_CHID_2r_ENUM BCM56440_B0_ICHCTL_CHID_2r_ENUM
#define ICHCTL_CHID_20r_ENUM BCM56440_B0_ICHCTL_CHID_20r_ENUM
#define ICHCTL_CHID_21r_ENUM BCM56440_B0_ICHCTL_CHID_21r_ENUM
#define ICHCTL_CHID_22r_ENUM BCM56440_B0_ICHCTL_CHID_22r_ENUM
#define ICHCTL_CHID_23r_ENUM BCM56440_B0_ICHCTL_CHID_23r_ENUM
#define ICHCTL_CHID_24r_ENUM BCM56440_B0_ICHCTL_CHID_24r_ENUM
#define ICHCTL_CHID_25r_ENUM BCM56440_B0_ICHCTL_CHID_25r_ENUM
#define ICHCTL_CHID_26r_ENUM BCM56440_B0_ICHCTL_CHID_26r_ENUM
#define ICHCTL_CHID_27r_ENUM BCM56440_B0_ICHCTL_CHID_27r_ENUM
#define ICHCTL_CHID_28r_ENUM BCM56440_B0_ICHCTL_CHID_28r_ENUM
#define ICHCTL_CHID_29r_ENUM BCM56440_B0_ICHCTL_CHID_29r_ENUM
#define ICHCTL_CHID_3r_ENUM BCM56440_B0_ICHCTL_CHID_3r_ENUM
#define ICHCTL_CHID_30r_ENUM BCM56440_B0_ICHCTL_CHID_30r_ENUM
#define ICHCTL_CHID_31r_ENUM BCM56440_B0_ICHCTL_CHID_31r_ENUM
#define ICHCTL_CHID_32r_ENUM BCM56440_B0_ICHCTL_CHID_32r_ENUM
#define ICHCTL_CHID_33r_ENUM BCM56440_B0_ICHCTL_CHID_33r_ENUM
#define ICHCTL_CHID_34r_ENUM BCM56440_B0_ICHCTL_CHID_34r_ENUM
#define ICHCTL_CHID_35r_ENUM BCM56440_B0_ICHCTL_CHID_35r_ENUM
#define ICHCTL_CHID_36r_ENUM BCM56440_B0_ICHCTL_CHID_36r_ENUM
#define ICHCTL_CHID_37r_ENUM BCM56440_B0_ICHCTL_CHID_37r_ENUM
#define ICHCTL_CHID_38r_ENUM BCM56440_B0_ICHCTL_CHID_38r_ENUM
#define ICHCTL_CHID_39r_ENUM BCM56440_B0_ICHCTL_CHID_39r_ENUM
#define ICHCTL_CHID_4r_ENUM BCM56440_B0_ICHCTL_CHID_4r_ENUM
#define ICHCTL_CHID_40r_ENUM BCM56440_B0_ICHCTL_CHID_40r_ENUM
#define ICHCTL_CHID_41r_ENUM BCM56440_B0_ICHCTL_CHID_41r_ENUM
#define ICHCTL_CHID_42r_ENUM BCM56440_B0_ICHCTL_CHID_42r_ENUM
#define ICHCTL_CHID_43r_ENUM BCM56440_B0_ICHCTL_CHID_43r_ENUM
#define ICHCTL_CHID_44r_ENUM BCM56440_B0_ICHCTL_CHID_44r_ENUM
#define ICHCTL_CHID_45r_ENUM BCM56440_B0_ICHCTL_CHID_45r_ENUM
#define ICHCTL_CHID_46r_ENUM BCM56440_B0_ICHCTL_CHID_46r_ENUM
#define ICHCTL_CHID_47r_ENUM BCM56440_B0_ICHCTL_CHID_47r_ENUM
#define ICHCTL_CHID_48r_ENUM BCM56440_B0_ICHCTL_CHID_48r_ENUM
#define ICHCTL_CHID_49r_ENUM BCM56440_B0_ICHCTL_CHID_49r_ENUM
#define ICHCTL_CHID_5r_ENUM BCM56440_B0_ICHCTL_CHID_5r_ENUM
#define ICHCTL_CHID_50r_ENUM BCM56440_B0_ICHCTL_CHID_50r_ENUM
#define ICHCTL_CHID_51r_ENUM BCM56440_B0_ICHCTL_CHID_51r_ENUM
#define ICHCTL_CHID_52r_ENUM BCM56440_B0_ICHCTL_CHID_52r_ENUM
#define ICHCTL_CHID_53r_ENUM BCM56440_B0_ICHCTL_CHID_53r_ENUM
#define ICHCTL_CHID_54r_ENUM BCM56440_B0_ICHCTL_CHID_54r_ENUM
#define ICHCTL_CHID_55r_ENUM BCM56440_B0_ICHCTL_CHID_55r_ENUM
#define ICHCTL_CHID_56r_ENUM BCM56440_B0_ICHCTL_CHID_56r_ENUM
#define ICHCTL_CHID_57r_ENUM BCM56440_B0_ICHCTL_CHID_57r_ENUM
#define ICHCTL_CHID_58r_ENUM BCM56440_B0_ICHCTL_CHID_58r_ENUM
#define ICHCTL_CHID_59r_ENUM BCM56440_B0_ICHCTL_CHID_59r_ENUM
#define ICHCTL_CHID_6r_ENUM BCM56440_B0_ICHCTL_CHID_6r_ENUM
#define ICHCTL_CHID_60r_ENUM BCM56440_B0_ICHCTL_CHID_60r_ENUM
#define ICHCTL_CHID_61r_ENUM BCM56440_B0_ICHCTL_CHID_61r_ENUM
#define ICHCTL_CHID_62r_ENUM BCM56440_B0_ICHCTL_CHID_62r_ENUM
#define ICHCTL_CHID_63r_ENUM BCM56440_B0_ICHCTL_CHID_63r_ENUM
#define ICHCTL_CHID_7r_ENUM BCM56440_B0_ICHCTL_CHID_7r_ENUM
#define ICHCTL_CHID_8r_ENUM BCM56440_B0_ICHCTL_CHID_8r_ENUM
#define ICHCTL_CHID_9r_ENUM BCM56440_B0_ICHCTL_CHID_9r_ENUM
#define ICMAP0_CID_0r_ENUM BCM56440_B0_ICMAP0_CID_0r_ENUM
#define ICMAP0_CID_1r_ENUM BCM56440_B0_ICMAP0_CID_1r_ENUM
#define ICMAP0_CID_10r_ENUM BCM56440_B0_ICMAP0_CID_10r_ENUM
#define ICMAP0_CID_11r_ENUM BCM56440_B0_ICMAP0_CID_11r_ENUM
#define ICMAP0_CID_12r_ENUM BCM56440_B0_ICMAP0_CID_12r_ENUM
#define ICMAP0_CID_13r_ENUM BCM56440_B0_ICMAP0_CID_13r_ENUM
#define ICMAP0_CID_14r_ENUM BCM56440_B0_ICMAP0_CID_14r_ENUM
#define ICMAP0_CID_15r_ENUM BCM56440_B0_ICMAP0_CID_15r_ENUM
#define ICMAP0_CID_2r_ENUM BCM56440_B0_ICMAP0_CID_2r_ENUM
#define ICMAP0_CID_3r_ENUM BCM56440_B0_ICMAP0_CID_3r_ENUM
#define ICMAP0_CID_4r_ENUM BCM56440_B0_ICMAP0_CID_4r_ENUM
#define ICMAP0_CID_5r_ENUM BCM56440_B0_ICMAP0_CID_5r_ENUM
#define ICMAP0_CID_6r_ENUM BCM56440_B0_ICMAP0_CID_6r_ENUM
#define ICMAP0_CID_7r_ENUM BCM56440_B0_ICMAP0_CID_7r_ENUM
#define ICMAP0_CID_8r_ENUM BCM56440_B0_ICMAP0_CID_8r_ENUM
#define ICMAP0_CID_9r_ENUM BCM56440_B0_ICMAP0_CID_9r_ENUM
#define ICMAP10_CID_0r_ENUM BCM56440_B0_ICMAP10_CID_0r_ENUM
#define ICMAP10_CID_1r_ENUM BCM56440_B0_ICMAP10_CID_1r_ENUM
#define ICMAP10_CID_10r_ENUM BCM56440_B0_ICMAP10_CID_10r_ENUM
#define ICMAP10_CID_11r_ENUM BCM56440_B0_ICMAP10_CID_11r_ENUM
#define ICMAP10_CID_12r_ENUM BCM56440_B0_ICMAP10_CID_12r_ENUM
#define ICMAP10_CID_13r_ENUM BCM56440_B0_ICMAP10_CID_13r_ENUM
#define ICMAP10_CID_14r_ENUM BCM56440_B0_ICMAP10_CID_14r_ENUM
#define ICMAP10_CID_15r_ENUM BCM56440_B0_ICMAP10_CID_15r_ENUM
#define ICMAP10_CID_2r_ENUM BCM56440_B0_ICMAP10_CID_2r_ENUM
#define ICMAP10_CID_3r_ENUM BCM56440_B0_ICMAP10_CID_3r_ENUM
#define ICMAP10_CID_4r_ENUM BCM56440_B0_ICMAP10_CID_4r_ENUM
#define ICMAP10_CID_5r_ENUM BCM56440_B0_ICMAP10_CID_5r_ENUM
#define ICMAP10_CID_6r_ENUM BCM56440_B0_ICMAP10_CID_6r_ENUM
#define ICMAP10_CID_7r_ENUM BCM56440_B0_ICMAP10_CID_7r_ENUM
#define ICMAP10_CID_8r_ENUM BCM56440_B0_ICMAP10_CID_8r_ENUM
#define ICMAP10_CID_9r_ENUM BCM56440_B0_ICMAP10_CID_9r_ENUM
#define ICMAP11_CID_0r_ENUM BCM56440_B0_ICMAP11_CID_0r_ENUM
#define ICMAP11_CID_1r_ENUM BCM56440_B0_ICMAP11_CID_1r_ENUM
#define ICMAP11_CID_10r_ENUM BCM56440_B0_ICMAP11_CID_10r_ENUM
#define ICMAP11_CID_11r_ENUM BCM56440_B0_ICMAP11_CID_11r_ENUM
#define ICMAP11_CID_12r_ENUM BCM56440_B0_ICMAP11_CID_12r_ENUM
#define ICMAP11_CID_13r_ENUM BCM56440_B0_ICMAP11_CID_13r_ENUM
#define ICMAP11_CID_14r_ENUM BCM56440_B0_ICMAP11_CID_14r_ENUM
#define ICMAP11_CID_15r_ENUM BCM56440_B0_ICMAP11_CID_15r_ENUM
#define ICMAP11_CID_2r_ENUM BCM56440_B0_ICMAP11_CID_2r_ENUM
#define ICMAP11_CID_3r_ENUM BCM56440_B0_ICMAP11_CID_3r_ENUM
#define ICMAP11_CID_4r_ENUM BCM56440_B0_ICMAP11_CID_4r_ENUM
#define ICMAP11_CID_5r_ENUM BCM56440_B0_ICMAP11_CID_5r_ENUM
#define ICMAP11_CID_6r_ENUM BCM56440_B0_ICMAP11_CID_6r_ENUM
#define ICMAP11_CID_7r_ENUM BCM56440_B0_ICMAP11_CID_7r_ENUM
#define ICMAP11_CID_8r_ENUM BCM56440_B0_ICMAP11_CID_8r_ENUM
#define ICMAP11_CID_9r_ENUM BCM56440_B0_ICMAP11_CID_9r_ENUM
#define ICMAP12_CID_0r_ENUM BCM56440_B0_ICMAP12_CID_0r_ENUM
#define ICMAP12_CID_1r_ENUM BCM56440_B0_ICMAP12_CID_1r_ENUM
#define ICMAP12_CID_10r_ENUM BCM56440_B0_ICMAP12_CID_10r_ENUM
#define ICMAP12_CID_11r_ENUM BCM56440_B0_ICMAP12_CID_11r_ENUM
#define ICMAP12_CID_12r_ENUM BCM56440_B0_ICMAP12_CID_12r_ENUM
#define ICMAP12_CID_13r_ENUM BCM56440_B0_ICMAP12_CID_13r_ENUM
#define ICMAP12_CID_14r_ENUM BCM56440_B0_ICMAP12_CID_14r_ENUM
#define ICMAP12_CID_15r_ENUM BCM56440_B0_ICMAP12_CID_15r_ENUM
#define ICMAP12_CID_2r_ENUM BCM56440_B0_ICMAP12_CID_2r_ENUM
#define ICMAP12_CID_3r_ENUM BCM56440_B0_ICMAP12_CID_3r_ENUM
#define ICMAP12_CID_4r_ENUM BCM56440_B0_ICMAP12_CID_4r_ENUM
#define ICMAP12_CID_5r_ENUM BCM56440_B0_ICMAP12_CID_5r_ENUM
#define ICMAP12_CID_6r_ENUM BCM56440_B0_ICMAP12_CID_6r_ENUM
#define ICMAP12_CID_7r_ENUM BCM56440_B0_ICMAP12_CID_7r_ENUM
#define ICMAP12_CID_8r_ENUM BCM56440_B0_ICMAP12_CID_8r_ENUM
#define ICMAP12_CID_9r_ENUM BCM56440_B0_ICMAP12_CID_9r_ENUM
#define ICMAP13_CID_0r_ENUM BCM56440_B0_ICMAP13_CID_0r_ENUM
#define ICMAP13_CID_1r_ENUM BCM56440_B0_ICMAP13_CID_1r_ENUM
#define ICMAP13_CID_10r_ENUM BCM56440_B0_ICMAP13_CID_10r_ENUM
#define ICMAP13_CID_11r_ENUM BCM56440_B0_ICMAP13_CID_11r_ENUM
#define ICMAP13_CID_12r_ENUM BCM56440_B0_ICMAP13_CID_12r_ENUM
#define ICMAP13_CID_13r_ENUM BCM56440_B0_ICMAP13_CID_13r_ENUM
#define ICMAP13_CID_14r_ENUM BCM56440_B0_ICMAP13_CID_14r_ENUM
#define ICMAP13_CID_15r_ENUM BCM56440_B0_ICMAP13_CID_15r_ENUM
#define ICMAP13_CID_2r_ENUM BCM56440_B0_ICMAP13_CID_2r_ENUM
#define ICMAP13_CID_3r_ENUM BCM56440_B0_ICMAP13_CID_3r_ENUM
#define ICMAP13_CID_4r_ENUM BCM56440_B0_ICMAP13_CID_4r_ENUM
#define ICMAP13_CID_5r_ENUM BCM56440_B0_ICMAP13_CID_5r_ENUM
#define ICMAP13_CID_6r_ENUM BCM56440_B0_ICMAP13_CID_6r_ENUM
#define ICMAP13_CID_7r_ENUM BCM56440_B0_ICMAP13_CID_7r_ENUM
#define ICMAP13_CID_8r_ENUM BCM56440_B0_ICMAP13_CID_8r_ENUM
#define ICMAP13_CID_9r_ENUM BCM56440_B0_ICMAP13_CID_9r_ENUM
#define ICMAP14_CID_0r_ENUM BCM56440_B0_ICMAP14_CID_0r_ENUM
#define ICMAP14_CID_1r_ENUM BCM56440_B0_ICMAP14_CID_1r_ENUM
#define ICMAP14_CID_10r_ENUM BCM56440_B0_ICMAP14_CID_10r_ENUM
#define ICMAP14_CID_11r_ENUM BCM56440_B0_ICMAP14_CID_11r_ENUM
#define ICMAP14_CID_12r_ENUM BCM56440_B0_ICMAP14_CID_12r_ENUM
#define ICMAP14_CID_13r_ENUM BCM56440_B0_ICMAP14_CID_13r_ENUM
#define ICMAP14_CID_14r_ENUM BCM56440_B0_ICMAP14_CID_14r_ENUM
#define ICMAP14_CID_15r_ENUM BCM56440_B0_ICMAP14_CID_15r_ENUM
#define ICMAP14_CID_2r_ENUM BCM56440_B0_ICMAP14_CID_2r_ENUM
#define ICMAP14_CID_3r_ENUM BCM56440_B0_ICMAP14_CID_3r_ENUM
#define ICMAP14_CID_4r_ENUM BCM56440_B0_ICMAP14_CID_4r_ENUM
#define ICMAP14_CID_5r_ENUM BCM56440_B0_ICMAP14_CID_5r_ENUM
#define ICMAP14_CID_6r_ENUM BCM56440_B0_ICMAP14_CID_6r_ENUM
#define ICMAP14_CID_7r_ENUM BCM56440_B0_ICMAP14_CID_7r_ENUM
#define ICMAP14_CID_8r_ENUM BCM56440_B0_ICMAP14_CID_8r_ENUM
#define ICMAP14_CID_9r_ENUM BCM56440_B0_ICMAP14_CID_9r_ENUM
#define ICMAP15_CID_0r_ENUM BCM56440_B0_ICMAP15_CID_0r_ENUM
#define ICMAP15_CID_1r_ENUM BCM56440_B0_ICMAP15_CID_1r_ENUM
#define ICMAP15_CID_10r_ENUM BCM56440_B0_ICMAP15_CID_10r_ENUM
#define ICMAP15_CID_11r_ENUM BCM56440_B0_ICMAP15_CID_11r_ENUM
#define ICMAP15_CID_12r_ENUM BCM56440_B0_ICMAP15_CID_12r_ENUM
#define ICMAP15_CID_13r_ENUM BCM56440_B0_ICMAP15_CID_13r_ENUM
#define ICMAP15_CID_14r_ENUM BCM56440_B0_ICMAP15_CID_14r_ENUM
#define ICMAP15_CID_15r_ENUM BCM56440_B0_ICMAP15_CID_15r_ENUM
#define ICMAP15_CID_2r_ENUM BCM56440_B0_ICMAP15_CID_2r_ENUM
#define ICMAP15_CID_3r_ENUM BCM56440_B0_ICMAP15_CID_3r_ENUM
#define ICMAP15_CID_4r_ENUM BCM56440_B0_ICMAP15_CID_4r_ENUM
#define ICMAP15_CID_5r_ENUM BCM56440_B0_ICMAP15_CID_5r_ENUM
#define ICMAP15_CID_6r_ENUM BCM56440_B0_ICMAP15_CID_6r_ENUM
#define ICMAP15_CID_7r_ENUM BCM56440_B0_ICMAP15_CID_7r_ENUM
#define ICMAP15_CID_8r_ENUM BCM56440_B0_ICMAP15_CID_8r_ENUM
#define ICMAP15_CID_9r_ENUM BCM56440_B0_ICMAP15_CID_9r_ENUM
#define ICMAP16_CID_0r_ENUM BCM56440_B0_ICMAP16_CID_0r_ENUM
#define ICMAP16_CID_1r_ENUM BCM56440_B0_ICMAP16_CID_1r_ENUM
#define ICMAP16_CID_10r_ENUM BCM56440_B0_ICMAP16_CID_10r_ENUM
#define ICMAP16_CID_11r_ENUM BCM56440_B0_ICMAP16_CID_11r_ENUM
#define ICMAP16_CID_12r_ENUM BCM56440_B0_ICMAP16_CID_12r_ENUM
#define ICMAP16_CID_13r_ENUM BCM56440_B0_ICMAP16_CID_13r_ENUM
#define ICMAP16_CID_14r_ENUM BCM56440_B0_ICMAP16_CID_14r_ENUM
#define ICMAP16_CID_15r_ENUM BCM56440_B0_ICMAP16_CID_15r_ENUM
#define ICMAP16_CID_2r_ENUM BCM56440_B0_ICMAP16_CID_2r_ENUM
#define ICMAP16_CID_3r_ENUM BCM56440_B0_ICMAP16_CID_3r_ENUM
#define ICMAP16_CID_4r_ENUM BCM56440_B0_ICMAP16_CID_4r_ENUM
#define ICMAP16_CID_5r_ENUM BCM56440_B0_ICMAP16_CID_5r_ENUM
#define ICMAP16_CID_6r_ENUM BCM56440_B0_ICMAP16_CID_6r_ENUM
#define ICMAP16_CID_7r_ENUM BCM56440_B0_ICMAP16_CID_7r_ENUM
#define ICMAP16_CID_8r_ENUM BCM56440_B0_ICMAP16_CID_8r_ENUM
#define ICMAP16_CID_9r_ENUM BCM56440_B0_ICMAP16_CID_9r_ENUM
#define ICMAP17_CID_0r_ENUM BCM56440_B0_ICMAP17_CID_0r_ENUM
#define ICMAP17_CID_1r_ENUM BCM56440_B0_ICMAP17_CID_1r_ENUM
#define ICMAP17_CID_10r_ENUM BCM56440_B0_ICMAP17_CID_10r_ENUM
#define ICMAP17_CID_11r_ENUM BCM56440_B0_ICMAP17_CID_11r_ENUM
#define ICMAP17_CID_12r_ENUM BCM56440_B0_ICMAP17_CID_12r_ENUM
#define ICMAP17_CID_13r_ENUM BCM56440_B0_ICMAP17_CID_13r_ENUM
#define ICMAP17_CID_14r_ENUM BCM56440_B0_ICMAP17_CID_14r_ENUM
#define ICMAP17_CID_15r_ENUM BCM56440_B0_ICMAP17_CID_15r_ENUM
#define ICMAP17_CID_2r_ENUM BCM56440_B0_ICMAP17_CID_2r_ENUM
#define ICMAP17_CID_3r_ENUM BCM56440_B0_ICMAP17_CID_3r_ENUM
#define ICMAP17_CID_4r_ENUM BCM56440_B0_ICMAP17_CID_4r_ENUM
#define ICMAP17_CID_5r_ENUM BCM56440_B0_ICMAP17_CID_5r_ENUM
#define ICMAP17_CID_6r_ENUM BCM56440_B0_ICMAP17_CID_6r_ENUM
#define ICMAP17_CID_7r_ENUM BCM56440_B0_ICMAP17_CID_7r_ENUM
#define ICMAP17_CID_8r_ENUM BCM56440_B0_ICMAP17_CID_8r_ENUM
#define ICMAP17_CID_9r_ENUM BCM56440_B0_ICMAP17_CID_9r_ENUM
#define ICMAP18_CID_0r_ENUM BCM56440_B0_ICMAP18_CID_0r_ENUM
#define ICMAP18_CID_1r_ENUM BCM56440_B0_ICMAP18_CID_1r_ENUM
#define ICMAP18_CID_10r_ENUM BCM56440_B0_ICMAP18_CID_10r_ENUM
#define ICMAP18_CID_11r_ENUM BCM56440_B0_ICMAP18_CID_11r_ENUM
#define ICMAP18_CID_12r_ENUM BCM56440_B0_ICMAP18_CID_12r_ENUM
#define ICMAP18_CID_13r_ENUM BCM56440_B0_ICMAP18_CID_13r_ENUM
#define ICMAP18_CID_14r_ENUM BCM56440_B0_ICMAP18_CID_14r_ENUM
#define ICMAP18_CID_15r_ENUM BCM56440_B0_ICMAP18_CID_15r_ENUM
#define ICMAP18_CID_2r_ENUM BCM56440_B0_ICMAP18_CID_2r_ENUM
#define ICMAP18_CID_3r_ENUM BCM56440_B0_ICMAP18_CID_3r_ENUM
#define ICMAP18_CID_4r_ENUM BCM56440_B0_ICMAP18_CID_4r_ENUM
#define ICMAP18_CID_5r_ENUM BCM56440_B0_ICMAP18_CID_5r_ENUM
#define ICMAP18_CID_6r_ENUM BCM56440_B0_ICMAP18_CID_6r_ENUM
#define ICMAP18_CID_7r_ENUM BCM56440_B0_ICMAP18_CID_7r_ENUM
#define ICMAP18_CID_8r_ENUM BCM56440_B0_ICMAP18_CID_8r_ENUM
#define ICMAP18_CID_9r_ENUM BCM56440_B0_ICMAP18_CID_9r_ENUM
#define ICMAP19_CID_0r_ENUM BCM56440_B0_ICMAP19_CID_0r_ENUM
#define ICMAP19_CID_1r_ENUM BCM56440_B0_ICMAP19_CID_1r_ENUM
#define ICMAP19_CID_10r_ENUM BCM56440_B0_ICMAP19_CID_10r_ENUM
#define ICMAP19_CID_11r_ENUM BCM56440_B0_ICMAP19_CID_11r_ENUM
#define ICMAP19_CID_12r_ENUM BCM56440_B0_ICMAP19_CID_12r_ENUM
#define ICMAP19_CID_13r_ENUM BCM56440_B0_ICMAP19_CID_13r_ENUM
#define ICMAP19_CID_14r_ENUM BCM56440_B0_ICMAP19_CID_14r_ENUM
#define ICMAP19_CID_15r_ENUM BCM56440_B0_ICMAP19_CID_15r_ENUM
#define ICMAP19_CID_2r_ENUM BCM56440_B0_ICMAP19_CID_2r_ENUM
#define ICMAP19_CID_3r_ENUM BCM56440_B0_ICMAP19_CID_3r_ENUM
#define ICMAP19_CID_4r_ENUM BCM56440_B0_ICMAP19_CID_4r_ENUM
#define ICMAP19_CID_5r_ENUM BCM56440_B0_ICMAP19_CID_5r_ENUM
#define ICMAP19_CID_6r_ENUM BCM56440_B0_ICMAP19_CID_6r_ENUM
#define ICMAP19_CID_7r_ENUM BCM56440_B0_ICMAP19_CID_7r_ENUM
#define ICMAP19_CID_8r_ENUM BCM56440_B0_ICMAP19_CID_8r_ENUM
#define ICMAP19_CID_9r_ENUM BCM56440_B0_ICMAP19_CID_9r_ENUM
#define ICMAP1_CID_0r_ENUM BCM56440_B0_ICMAP1_CID_0r_ENUM
#define ICMAP1_CID_1r_ENUM BCM56440_B0_ICMAP1_CID_1r_ENUM
#define ICMAP1_CID_10r_ENUM BCM56440_B0_ICMAP1_CID_10r_ENUM
#define ICMAP1_CID_11r_ENUM BCM56440_B0_ICMAP1_CID_11r_ENUM
#define ICMAP1_CID_12r_ENUM BCM56440_B0_ICMAP1_CID_12r_ENUM
#define ICMAP1_CID_13r_ENUM BCM56440_B0_ICMAP1_CID_13r_ENUM
#define ICMAP1_CID_14r_ENUM BCM56440_B0_ICMAP1_CID_14r_ENUM
#define ICMAP1_CID_15r_ENUM BCM56440_B0_ICMAP1_CID_15r_ENUM
#define ICMAP1_CID_2r_ENUM BCM56440_B0_ICMAP1_CID_2r_ENUM
#define ICMAP1_CID_3r_ENUM BCM56440_B0_ICMAP1_CID_3r_ENUM
#define ICMAP1_CID_4r_ENUM BCM56440_B0_ICMAP1_CID_4r_ENUM
#define ICMAP1_CID_5r_ENUM BCM56440_B0_ICMAP1_CID_5r_ENUM
#define ICMAP1_CID_6r_ENUM BCM56440_B0_ICMAP1_CID_6r_ENUM
#define ICMAP1_CID_7r_ENUM BCM56440_B0_ICMAP1_CID_7r_ENUM
#define ICMAP1_CID_8r_ENUM BCM56440_B0_ICMAP1_CID_8r_ENUM
#define ICMAP1_CID_9r_ENUM BCM56440_B0_ICMAP1_CID_9r_ENUM
#define ICMAP20_CID_0r_ENUM BCM56440_B0_ICMAP20_CID_0r_ENUM
#define ICMAP20_CID_1r_ENUM BCM56440_B0_ICMAP20_CID_1r_ENUM
#define ICMAP20_CID_10r_ENUM BCM56440_B0_ICMAP20_CID_10r_ENUM
#define ICMAP20_CID_11r_ENUM BCM56440_B0_ICMAP20_CID_11r_ENUM
#define ICMAP20_CID_12r_ENUM BCM56440_B0_ICMAP20_CID_12r_ENUM
#define ICMAP20_CID_13r_ENUM BCM56440_B0_ICMAP20_CID_13r_ENUM
#define ICMAP20_CID_14r_ENUM BCM56440_B0_ICMAP20_CID_14r_ENUM
#define ICMAP20_CID_15r_ENUM BCM56440_B0_ICMAP20_CID_15r_ENUM
#define ICMAP20_CID_2r_ENUM BCM56440_B0_ICMAP20_CID_2r_ENUM
#define ICMAP20_CID_3r_ENUM BCM56440_B0_ICMAP20_CID_3r_ENUM
#define ICMAP20_CID_4r_ENUM BCM56440_B0_ICMAP20_CID_4r_ENUM
#define ICMAP20_CID_5r_ENUM BCM56440_B0_ICMAP20_CID_5r_ENUM
#define ICMAP20_CID_6r_ENUM BCM56440_B0_ICMAP20_CID_6r_ENUM
#define ICMAP20_CID_7r_ENUM BCM56440_B0_ICMAP20_CID_7r_ENUM
#define ICMAP20_CID_8r_ENUM BCM56440_B0_ICMAP20_CID_8r_ENUM
#define ICMAP20_CID_9r_ENUM BCM56440_B0_ICMAP20_CID_9r_ENUM
#define ICMAP21_CID_0r_ENUM BCM56440_B0_ICMAP21_CID_0r_ENUM
#define ICMAP21_CID_1r_ENUM BCM56440_B0_ICMAP21_CID_1r_ENUM
#define ICMAP21_CID_10r_ENUM BCM56440_B0_ICMAP21_CID_10r_ENUM
#define ICMAP21_CID_11r_ENUM BCM56440_B0_ICMAP21_CID_11r_ENUM
#define ICMAP21_CID_12r_ENUM BCM56440_B0_ICMAP21_CID_12r_ENUM
#define ICMAP21_CID_13r_ENUM BCM56440_B0_ICMAP21_CID_13r_ENUM
#define ICMAP21_CID_14r_ENUM BCM56440_B0_ICMAP21_CID_14r_ENUM
#define ICMAP21_CID_15r_ENUM BCM56440_B0_ICMAP21_CID_15r_ENUM
#define ICMAP21_CID_2r_ENUM BCM56440_B0_ICMAP21_CID_2r_ENUM
#define ICMAP21_CID_3r_ENUM BCM56440_B0_ICMAP21_CID_3r_ENUM
#define ICMAP21_CID_4r_ENUM BCM56440_B0_ICMAP21_CID_4r_ENUM
#define ICMAP21_CID_5r_ENUM BCM56440_B0_ICMAP21_CID_5r_ENUM
#define ICMAP21_CID_6r_ENUM BCM56440_B0_ICMAP21_CID_6r_ENUM
#define ICMAP21_CID_7r_ENUM BCM56440_B0_ICMAP21_CID_7r_ENUM
#define ICMAP21_CID_8r_ENUM BCM56440_B0_ICMAP21_CID_8r_ENUM
#define ICMAP21_CID_9r_ENUM BCM56440_B0_ICMAP21_CID_9r_ENUM
#define ICMAP22_CID_0r_ENUM BCM56440_B0_ICMAP22_CID_0r_ENUM
#define ICMAP22_CID_1r_ENUM BCM56440_B0_ICMAP22_CID_1r_ENUM
#define ICMAP22_CID_10r_ENUM BCM56440_B0_ICMAP22_CID_10r_ENUM
#define ICMAP22_CID_11r_ENUM BCM56440_B0_ICMAP22_CID_11r_ENUM
#define ICMAP22_CID_12r_ENUM BCM56440_B0_ICMAP22_CID_12r_ENUM
#define ICMAP22_CID_13r_ENUM BCM56440_B0_ICMAP22_CID_13r_ENUM
#define ICMAP22_CID_14r_ENUM BCM56440_B0_ICMAP22_CID_14r_ENUM
#define ICMAP22_CID_15r_ENUM BCM56440_B0_ICMAP22_CID_15r_ENUM
#define ICMAP22_CID_2r_ENUM BCM56440_B0_ICMAP22_CID_2r_ENUM
#define ICMAP22_CID_3r_ENUM BCM56440_B0_ICMAP22_CID_3r_ENUM
#define ICMAP22_CID_4r_ENUM BCM56440_B0_ICMAP22_CID_4r_ENUM
#define ICMAP22_CID_5r_ENUM BCM56440_B0_ICMAP22_CID_5r_ENUM
#define ICMAP22_CID_6r_ENUM BCM56440_B0_ICMAP22_CID_6r_ENUM
#define ICMAP22_CID_7r_ENUM BCM56440_B0_ICMAP22_CID_7r_ENUM
#define ICMAP22_CID_8r_ENUM BCM56440_B0_ICMAP22_CID_8r_ENUM
#define ICMAP22_CID_9r_ENUM BCM56440_B0_ICMAP22_CID_9r_ENUM
#define ICMAP23_CID_0r_ENUM BCM56440_B0_ICMAP23_CID_0r_ENUM
#define ICMAP23_CID_1r_ENUM BCM56440_B0_ICMAP23_CID_1r_ENUM
#define ICMAP23_CID_10r_ENUM BCM56440_B0_ICMAP23_CID_10r_ENUM
#define ICMAP23_CID_11r_ENUM BCM56440_B0_ICMAP23_CID_11r_ENUM
#define ICMAP23_CID_12r_ENUM BCM56440_B0_ICMAP23_CID_12r_ENUM
#define ICMAP23_CID_13r_ENUM BCM56440_B0_ICMAP23_CID_13r_ENUM
#define ICMAP23_CID_14r_ENUM BCM56440_B0_ICMAP23_CID_14r_ENUM
#define ICMAP23_CID_15r_ENUM BCM56440_B0_ICMAP23_CID_15r_ENUM
#define ICMAP23_CID_2r_ENUM BCM56440_B0_ICMAP23_CID_2r_ENUM
#define ICMAP23_CID_3r_ENUM BCM56440_B0_ICMAP23_CID_3r_ENUM
#define ICMAP23_CID_4r_ENUM BCM56440_B0_ICMAP23_CID_4r_ENUM
#define ICMAP23_CID_5r_ENUM BCM56440_B0_ICMAP23_CID_5r_ENUM
#define ICMAP23_CID_6r_ENUM BCM56440_B0_ICMAP23_CID_6r_ENUM
#define ICMAP23_CID_7r_ENUM BCM56440_B0_ICMAP23_CID_7r_ENUM
#define ICMAP23_CID_8r_ENUM BCM56440_B0_ICMAP23_CID_8r_ENUM
#define ICMAP23_CID_9r_ENUM BCM56440_B0_ICMAP23_CID_9r_ENUM
#define ICMAP24_CID_0r_ENUM BCM56440_B0_ICMAP24_CID_0r_ENUM
#define ICMAP24_CID_1r_ENUM BCM56440_B0_ICMAP24_CID_1r_ENUM
#define ICMAP24_CID_10r_ENUM BCM56440_B0_ICMAP24_CID_10r_ENUM
#define ICMAP24_CID_11r_ENUM BCM56440_B0_ICMAP24_CID_11r_ENUM
#define ICMAP24_CID_12r_ENUM BCM56440_B0_ICMAP24_CID_12r_ENUM
#define ICMAP24_CID_13r_ENUM BCM56440_B0_ICMAP24_CID_13r_ENUM
#define ICMAP24_CID_14r_ENUM BCM56440_B0_ICMAP24_CID_14r_ENUM
#define ICMAP24_CID_15r_ENUM BCM56440_B0_ICMAP24_CID_15r_ENUM
#define ICMAP24_CID_2r_ENUM BCM56440_B0_ICMAP24_CID_2r_ENUM
#define ICMAP24_CID_3r_ENUM BCM56440_B0_ICMAP24_CID_3r_ENUM
#define ICMAP24_CID_4r_ENUM BCM56440_B0_ICMAP24_CID_4r_ENUM
#define ICMAP24_CID_5r_ENUM BCM56440_B0_ICMAP24_CID_5r_ENUM
#define ICMAP24_CID_6r_ENUM BCM56440_B0_ICMAP24_CID_6r_ENUM
#define ICMAP24_CID_7r_ENUM BCM56440_B0_ICMAP24_CID_7r_ENUM
#define ICMAP24_CID_8r_ENUM BCM56440_B0_ICMAP24_CID_8r_ENUM
#define ICMAP24_CID_9r_ENUM BCM56440_B0_ICMAP24_CID_9r_ENUM
#define ICMAP25_CID_0r_ENUM BCM56440_B0_ICMAP25_CID_0r_ENUM
#define ICMAP25_CID_1r_ENUM BCM56440_B0_ICMAP25_CID_1r_ENUM
#define ICMAP25_CID_10r_ENUM BCM56440_B0_ICMAP25_CID_10r_ENUM
#define ICMAP25_CID_11r_ENUM BCM56440_B0_ICMAP25_CID_11r_ENUM
#define ICMAP25_CID_12r_ENUM BCM56440_B0_ICMAP25_CID_12r_ENUM
#define ICMAP25_CID_13r_ENUM BCM56440_B0_ICMAP25_CID_13r_ENUM
#define ICMAP25_CID_14r_ENUM BCM56440_B0_ICMAP25_CID_14r_ENUM
#define ICMAP25_CID_15r_ENUM BCM56440_B0_ICMAP25_CID_15r_ENUM
#define ICMAP25_CID_2r_ENUM BCM56440_B0_ICMAP25_CID_2r_ENUM
#define ICMAP25_CID_3r_ENUM BCM56440_B0_ICMAP25_CID_3r_ENUM
#define ICMAP25_CID_4r_ENUM BCM56440_B0_ICMAP25_CID_4r_ENUM
#define ICMAP25_CID_5r_ENUM BCM56440_B0_ICMAP25_CID_5r_ENUM
#define ICMAP25_CID_6r_ENUM BCM56440_B0_ICMAP25_CID_6r_ENUM
#define ICMAP25_CID_7r_ENUM BCM56440_B0_ICMAP25_CID_7r_ENUM
#define ICMAP25_CID_8r_ENUM BCM56440_B0_ICMAP25_CID_8r_ENUM
#define ICMAP25_CID_9r_ENUM BCM56440_B0_ICMAP25_CID_9r_ENUM
#define ICMAP26_CID_0r_ENUM BCM56440_B0_ICMAP26_CID_0r_ENUM
#define ICMAP26_CID_1r_ENUM BCM56440_B0_ICMAP26_CID_1r_ENUM
#define ICMAP26_CID_10r_ENUM BCM56440_B0_ICMAP26_CID_10r_ENUM
#define ICMAP26_CID_11r_ENUM BCM56440_B0_ICMAP26_CID_11r_ENUM
#define ICMAP26_CID_12r_ENUM BCM56440_B0_ICMAP26_CID_12r_ENUM
#define ICMAP26_CID_13r_ENUM BCM56440_B0_ICMAP26_CID_13r_ENUM
#define ICMAP26_CID_14r_ENUM BCM56440_B0_ICMAP26_CID_14r_ENUM
#define ICMAP26_CID_15r_ENUM BCM56440_B0_ICMAP26_CID_15r_ENUM
#define ICMAP26_CID_2r_ENUM BCM56440_B0_ICMAP26_CID_2r_ENUM
#define ICMAP26_CID_3r_ENUM BCM56440_B0_ICMAP26_CID_3r_ENUM
#define ICMAP26_CID_4r_ENUM BCM56440_B0_ICMAP26_CID_4r_ENUM
#define ICMAP26_CID_5r_ENUM BCM56440_B0_ICMAP26_CID_5r_ENUM
#define ICMAP26_CID_6r_ENUM BCM56440_B0_ICMAP26_CID_6r_ENUM
#define ICMAP26_CID_7r_ENUM BCM56440_B0_ICMAP26_CID_7r_ENUM
#define ICMAP26_CID_8r_ENUM BCM56440_B0_ICMAP26_CID_8r_ENUM
#define ICMAP26_CID_9r_ENUM BCM56440_B0_ICMAP26_CID_9r_ENUM
#define ICMAP27_CID_0r_ENUM BCM56440_B0_ICMAP27_CID_0r_ENUM
#define ICMAP27_CID_1r_ENUM BCM56440_B0_ICMAP27_CID_1r_ENUM
#define ICMAP27_CID_10r_ENUM BCM56440_B0_ICMAP27_CID_10r_ENUM
#define ICMAP27_CID_11r_ENUM BCM56440_B0_ICMAP27_CID_11r_ENUM
#define ICMAP27_CID_12r_ENUM BCM56440_B0_ICMAP27_CID_12r_ENUM
#define ICMAP27_CID_13r_ENUM BCM56440_B0_ICMAP27_CID_13r_ENUM
#define ICMAP27_CID_14r_ENUM BCM56440_B0_ICMAP27_CID_14r_ENUM
#define ICMAP27_CID_15r_ENUM BCM56440_B0_ICMAP27_CID_15r_ENUM
#define ICMAP27_CID_2r_ENUM BCM56440_B0_ICMAP27_CID_2r_ENUM
#define ICMAP27_CID_3r_ENUM BCM56440_B0_ICMAP27_CID_3r_ENUM
#define ICMAP27_CID_4r_ENUM BCM56440_B0_ICMAP27_CID_4r_ENUM
#define ICMAP27_CID_5r_ENUM BCM56440_B0_ICMAP27_CID_5r_ENUM
#define ICMAP27_CID_6r_ENUM BCM56440_B0_ICMAP27_CID_6r_ENUM
#define ICMAP27_CID_7r_ENUM BCM56440_B0_ICMAP27_CID_7r_ENUM
#define ICMAP27_CID_8r_ENUM BCM56440_B0_ICMAP27_CID_8r_ENUM
#define ICMAP27_CID_9r_ENUM BCM56440_B0_ICMAP27_CID_9r_ENUM
#define ICMAP28_CID_0r_ENUM BCM56440_B0_ICMAP28_CID_0r_ENUM
#define ICMAP28_CID_1r_ENUM BCM56440_B0_ICMAP28_CID_1r_ENUM
#define ICMAP28_CID_10r_ENUM BCM56440_B0_ICMAP28_CID_10r_ENUM
#define ICMAP28_CID_11r_ENUM BCM56440_B0_ICMAP28_CID_11r_ENUM
#define ICMAP28_CID_12r_ENUM BCM56440_B0_ICMAP28_CID_12r_ENUM
#define ICMAP28_CID_13r_ENUM BCM56440_B0_ICMAP28_CID_13r_ENUM
#define ICMAP28_CID_14r_ENUM BCM56440_B0_ICMAP28_CID_14r_ENUM
#define ICMAP28_CID_15r_ENUM BCM56440_B0_ICMAP28_CID_15r_ENUM
#define ICMAP28_CID_2r_ENUM BCM56440_B0_ICMAP28_CID_2r_ENUM
#define ICMAP28_CID_3r_ENUM BCM56440_B0_ICMAP28_CID_3r_ENUM
#define ICMAP28_CID_4r_ENUM BCM56440_B0_ICMAP28_CID_4r_ENUM
#define ICMAP28_CID_5r_ENUM BCM56440_B0_ICMAP28_CID_5r_ENUM
#define ICMAP28_CID_6r_ENUM BCM56440_B0_ICMAP28_CID_6r_ENUM
#define ICMAP28_CID_7r_ENUM BCM56440_B0_ICMAP28_CID_7r_ENUM
#define ICMAP28_CID_8r_ENUM BCM56440_B0_ICMAP28_CID_8r_ENUM
#define ICMAP28_CID_9r_ENUM BCM56440_B0_ICMAP28_CID_9r_ENUM
#define ICMAP29_CID_0r_ENUM BCM56440_B0_ICMAP29_CID_0r_ENUM
#define ICMAP29_CID_1r_ENUM BCM56440_B0_ICMAP29_CID_1r_ENUM
#define ICMAP29_CID_10r_ENUM BCM56440_B0_ICMAP29_CID_10r_ENUM
#define ICMAP29_CID_11r_ENUM BCM56440_B0_ICMAP29_CID_11r_ENUM
#define ICMAP29_CID_12r_ENUM BCM56440_B0_ICMAP29_CID_12r_ENUM
#define ICMAP29_CID_13r_ENUM BCM56440_B0_ICMAP29_CID_13r_ENUM
#define ICMAP29_CID_14r_ENUM BCM56440_B0_ICMAP29_CID_14r_ENUM
#define ICMAP29_CID_15r_ENUM BCM56440_B0_ICMAP29_CID_15r_ENUM
#define ICMAP29_CID_2r_ENUM BCM56440_B0_ICMAP29_CID_2r_ENUM
#define ICMAP29_CID_3r_ENUM BCM56440_B0_ICMAP29_CID_3r_ENUM
#define ICMAP29_CID_4r_ENUM BCM56440_B0_ICMAP29_CID_4r_ENUM
#define ICMAP29_CID_5r_ENUM BCM56440_B0_ICMAP29_CID_5r_ENUM
#define ICMAP29_CID_6r_ENUM BCM56440_B0_ICMAP29_CID_6r_ENUM
#define ICMAP29_CID_7r_ENUM BCM56440_B0_ICMAP29_CID_7r_ENUM
#define ICMAP29_CID_8r_ENUM BCM56440_B0_ICMAP29_CID_8r_ENUM
#define ICMAP29_CID_9r_ENUM BCM56440_B0_ICMAP29_CID_9r_ENUM
#define ICMAP2_CID_0r_ENUM BCM56440_B0_ICMAP2_CID_0r_ENUM
#define ICMAP2_CID_1r_ENUM BCM56440_B0_ICMAP2_CID_1r_ENUM
#define ICMAP2_CID_10r_ENUM BCM56440_B0_ICMAP2_CID_10r_ENUM
#define ICMAP2_CID_11r_ENUM BCM56440_B0_ICMAP2_CID_11r_ENUM
#define ICMAP2_CID_12r_ENUM BCM56440_B0_ICMAP2_CID_12r_ENUM
#define ICMAP2_CID_13r_ENUM BCM56440_B0_ICMAP2_CID_13r_ENUM
#define ICMAP2_CID_14r_ENUM BCM56440_B0_ICMAP2_CID_14r_ENUM
#define ICMAP2_CID_15r_ENUM BCM56440_B0_ICMAP2_CID_15r_ENUM
#define ICMAP2_CID_2r_ENUM BCM56440_B0_ICMAP2_CID_2r_ENUM
#define ICMAP2_CID_3r_ENUM BCM56440_B0_ICMAP2_CID_3r_ENUM
#define ICMAP2_CID_4r_ENUM BCM56440_B0_ICMAP2_CID_4r_ENUM
#define ICMAP2_CID_5r_ENUM BCM56440_B0_ICMAP2_CID_5r_ENUM
#define ICMAP2_CID_6r_ENUM BCM56440_B0_ICMAP2_CID_6r_ENUM
#define ICMAP2_CID_7r_ENUM BCM56440_B0_ICMAP2_CID_7r_ENUM
#define ICMAP2_CID_8r_ENUM BCM56440_B0_ICMAP2_CID_8r_ENUM
#define ICMAP2_CID_9r_ENUM BCM56440_B0_ICMAP2_CID_9r_ENUM
#define ICMAP30_CID_0r_ENUM BCM56440_B0_ICMAP30_CID_0r_ENUM
#define ICMAP30_CID_1r_ENUM BCM56440_B0_ICMAP30_CID_1r_ENUM
#define ICMAP30_CID_10r_ENUM BCM56440_B0_ICMAP30_CID_10r_ENUM
#define ICMAP30_CID_11r_ENUM BCM56440_B0_ICMAP30_CID_11r_ENUM
#define ICMAP30_CID_12r_ENUM BCM56440_B0_ICMAP30_CID_12r_ENUM
#define ICMAP30_CID_13r_ENUM BCM56440_B0_ICMAP30_CID_13r_ENUM
#define ICMAP30_CID_14r_ENUM BCM56440_B0_ICMAP30_CID_14r_ENUM
#define ICMAP30_CID_15r_ENUM BCM56440_B0_ICMAP30_CID_15r_ENUM
#define ICMAP30_CID_2r_ENUM BCM56440_B0_ICMAP30_CID_2r_ENUM
#define ICMAP30_CID_3r_ENUM BCM56440_B0_ICMAP30_CID_3r_ENUM
#define ICMAP30_CID_4r_ENUM BCM56440_B0_ICMAP30_CID_4r_ENUM
#define ICMAP30_CID_5r_ENUM BCM56440_B0_ICMAP30_CID_5r_ENUM
#define ICMAP30_CID_6r_ENUM BCM56440_B0_ICMAP30_CID_6r_ENUM
#define ICMAP30_CID_7r_ENUM BCM56440_B0_ICMAP30_CID_7r_ENUM
#define ICMAP30_CID_8r_ENUM BCM56440_B0_ICMAP30_CID_8r_ENUM
#define ICMAP30_CID_9r_ENUM BCM56440_B0_ICMAP30_CID_9r_ENUM
#define ICMAP31_CID_0r_ENUM BCM56440_B0_ICMAP31_CID_0r_ENUM
#define ICMAP31_CID_1r_ENUM BCM56440_B0_ICMAP31_CID_1r_ENUM
#define ICMAP31_CID_10r_ENUM BCM56440_B0_ICMAP31_CID_10r_ENUM
#define ICMAP31_CID_11r_ENUM BCM56440_B0_ICMAP31_CID_11r_ENUM
#define ICMAP31_CID_12r_ENUM BCM56440_B0_ICMAP31_CID_12r_ENUM
#define ICMAP31_CID_13r_ENUM BCM56440_B0_ICMAP31_CID_13r_ENUM
#define ICMAP31_CID_14r_ENUM BCM56440_B0_ICMAP31_CID_14r_ENUM
#define ICMAP31_CID_15r_ENUM BCM56440_B0_ICMAP31_CID_15r_ENUM
#define ICMAP31_CID_2r_ENUM BCM56440_B0_ICMAP31_CID_2r_ENUM
#define ICMAP31_CID_3r_ENUM BCM56440_B0_ICMAP31_CID_3r_ENUM
#define ICMAP31_CID_4r_ENUM BCM56440_B0_ICMAP31_CID_4r_ENUM
#define ICMAP31_CID_5r_ENUM BCM56440_B0_ICMAP31_CID_5r_ENUM
#define ICMAP31_CID_6r_ENUM BCM56440_B0_ICMAP31_CID_6r_ENUM
#define ICMAP31_CID_7r_ENUM BCM56440_B0_ICMAP31_CID_7r_ENUM
#define ICMAP31_CID_8r_ENUM BCM56440_B0_ICMAP31_CID_8r_ENUM
#define ICMAP31_CID_9r_ENUM BCM56440_B0_ICMAP31_CID_9r_ENUM
#define ICMAP3_CID_0r_ENUM BCM56440_B0_ICMAP3_CID_0r_ENUM
#define ICMAP3_CID_1r_ENUM BCM56440_B0_ICMAP3_CID_1r_ENUM
#define ICMAP3_CID_10r_ENUM BCM56440_B0_ICMAP3_CID_10r_ENUM
#define ICMAP3_CID_11r_ENUM BCM56440_B0_ICMAP3_CID_11r_ENUM
#define ICMAP3_CID_12r_ENUM BCM56440_B0_ICMAP3_CID_12r_ENUM
#define ICMAP3_CID_13r_ENUM BCM56440_B0_ICMAP3_CID_13r_ENUM
#define ICMAP3_CID_14r_ENUM BCM56440_B0_ICMAP3_CID_14r_ENUM
#define ICMAP3_CID_15r_ENUM BCM56440_B0_ICMAP3_CID_15r_ENUM
#define ICMAP3_CID_2r_ENUM BCM56440_B0_ICMAP3_CID_2r_ENUM
#define ICMAP3_CID_3r_ENUM BCM56440_B0_ICMAP3_CID_3r_ENUM
#define ICMAP3_CID_4r_ENUM BCM56440_B0_ICMAP3_CID_4r_ENUM
#define ICMAP3_CID_5r_ENUM BCM56440_B0_ICMAP3_CID_5r_ENUM
#define ICMAP3_CID_6r_ENUM BCM56440_B0_ICMAP3_CID_6r_ENUM
#define ICMAP3_CID_7r_ENUM BCM56440_B0_ICMAP3_CID_7r_ENUM
#define ICMAP3_CID_8r_ENUM BCM56440_B0_ICMAP3_CID_8r_ENUM
#define ICMAP3_CID_9r_ENUM BCM56440_B0_ICMAP3_CID_9r_ENUM
#define ICMAP4_CID_0r_ENUM BCM56440_B0_ICMAP4_CID_0r_ENUM
#define ICMAP4_CID_1r_ENUM BCM56440_B0_ICMAP4_CID_1r_ENUM
#define ICMAP4_CID_10r_ENUM BCM56440_B0_ICMAP4_CID_10r_ENUM
#define ICMAP4_CID_11r_ENUM BCM56440_B0_ICMAP4_CID_11r_ENUM
#define ICMAP4_CID_12r_ENUM BCM56440_B0_ICMAP4_CID_12r_ENUM
#define ICMAP4_CID_13r_ENUM BCM56440_B0_ICMAP4_CID_13r_ENUM
#define ICMAP4_CID_14r_ENUM BCM56440_B0_ICMAP4_CID_14r_ENUM
#define ICMAP4_CID_15r_ENUM BCM56440_B0_ICMAP4_CID_15r_ENUM
#define ICMAP4_CID_2r_ENUM BCM56440_B0_ICMAP4_CID_2r_ENUM
#define ICMAP4_CID_3r_ENUM BCM56440_B0_ICMAP4_CID_3r_ENUM
#define ICMAP4_CID_4r_ENUM BCM56440_B0_ICMAP4_CID_4r_ENUM
#define ICMAP4_CID_5r_ENUM BCM56440_B0_ICMAP4_CID_5r_ENUM
#define ICMAP4_CID_6r_ENUM BCM56440_B0_ICMAP4_CID_6r_ENUM
#define ICMAP4_CID_7r_ENUM BCM56440_B0_ICMAP4_CID_7r_ENUM
#define ICMAP4_CID_8r_ENUM BCM56440_B0_ICMAP4_CID_8r_ENUM
#define ICMAP4_CID_9r_ENUM BCM56440_B0_ICMAP4_CID_9r_ENUM
#define ICMAP5_CID_0r_ENUM BCM56440_B0_ICMAP5_CID_0r_ENUM
#define ICMAP5_CID_1r_ENUM BCM56440_B0_ICMAP5_CID_1r_ENUM
#define ICMAP5_CID_10r_ENUM BCM56440_B0_ICMAP5_CID_10r_ENUM
#define ICMAP5_CID_11r_ENUM BCM56440_B0_ICMAP5_CID_11r_ENUM
#define ICMAP5_CID_12r_ENUM BCM56440_B0_ICMAP5_CID_12r_ENUM
#define ICMAP5_CID_13r_ENUM BCM56440_B0_ICMAP5_CID_13r_ENUM
#define ICMAP5_CID_14r_ENUM BCM56440_B0_ICMAP5_CID_14r_ENUM
#define ICMAP5_CID_15r_ENUM BCM56440_B0_ICMAP5_CID_15r_ENUM
#define ICMAP5_CID_2r_ENUM BCM56440_B0_ICMAP5_CID_2r_ENUM
#define ICMAP5_CID_3r_ENUM BCM56440_B0_ICMAP5_CID_3r_ENUM
#define ICMAP5_CID_4r_ENUM BCM56440_B0_ICMAP5_CID_4r_ENUM
#define ICMAP5_CID_5r_ENUM BCM56440_B0_ICMAP5_CID_5r_ENUM
#define ICMAP5_CID_6r_ENUM BCM56440_B0_ICMAP5_CID_6r_ENUM
#define ICMAP5_CID_7r_ENUM BCM56440_B0_ICMAP5_CID_7r_ENUM
#define ICMAP5_CID_8r_ENUM BCM56440_B0_ICMAP5_CID_8r_ENUM
#define ICMAP5_CID_9r_ENUM BCM56440_B0_ICMAP5_CID_9r_ENUM
#define ICMAP6_CID_0r_ENUM BCM56440_B0_ICMAP6_CID_0r_ENUM
#define ICMAP6_CID_1r_ENUM BCM56440_B0_ICMAP6_CID_1r_ENUM
#define ICMAP6_CID_10r_ENUM BCM56440_B0_ICMAP6_CID_10r_ENUM
#define ICMAP6_CID_11r_ENUM BCM56440_B0_ICMAP6_CID_11r_ENUM
#define ICMAP6_CID_12r_ENUM BCM56440_B0_ICMAP6_CID_12r_ENUM
#define ICMAP6_CID_13r_ENUM BCM56440_B0_ICMAP6_CID_13r_ENUM
#define ICMAP6_CID_14r_ENUM BCM56440_B0_ICMAP6_CID_14r_ENUM
#define ICMAP6_CID_15r_ENUM BCM56440_B0_ICMAP6_CID_15r_ENUM
#define ICMAP6_CID_2r_ENUM BCM56440_B0_ICMAP6_CID_2r_ENUM
#define ICMAP6_CID_3r_ENUM BCM56440_B0_ICMAP6_CID_3r_ENUM
#define ICMAP6_CID_4r_ENUM BCM56440_B0_ICMAP6_CID_4r_ENUM
#define ICMAP6_CID_5r_ENUM BCM56440_B0_ICMAP6_CID_5r_ENUM
#define ICMAP6_CID_6r_ENUM BCM56440_B0_ICMAP6_CID_6r_ENUM
#define ICMAP6_CID_7r_ENUM BCM56440_B0_ICMAP6_CID_7r_ENUM
#define ICMAP6_CID_8r_ENUM BCM56440_B0_ICMAP6_CID_8r_ENUM
#define ICMAP6_CID_9r_ENUM BCM56440_B0_ICMAP6_CID_9r_ENUM
#define ICMAP7_CID_0r_ENUM BCM56440_B0_ICMAP7_CID_0r_ENUM
#define ICMAP7_CID_1r_ENUM BCM56440_B0_ICMAP7_CID_1r_ENUM
#define ICMAP7_CID_10r_ENUM BCM56440_B0_ICMAP7_CID_10r_ENUM
#define ICMAP7_CID_11r_ENUM BCM56440_B0_ICMAP7_CID_11r_ENUM
#define ICMAP7_CID_12r_ENUM BCM56440_B0_ICMAP7_CID_12r_ENUM
#define ICMAP7_CID_13r_ENUM BCM56440_B0_ICMAP7_CID_13r_ENUM
#define ICMAP7_CID_14r_ENUM BCM56440_B0_ICMAP7_CID_14r_ENUM
#define ICMAP7_CID_15r_ENUM BCM56440_B0_ICMAP7_CID_15r_ENUM
#define ICMAP7_CID_2r_ENUM BCM56440_B0_ICMAP7_CID_2r_ENUM
#define ICMAP7_CID_3r_ENUM BCM56440_B0_ICMAP7_CID_3r_ENUM
#define ICMAP7_CID_4r_ENUM BCM56440_B0_ICMAP7_CID_4r_ENUM
#define ICMAP7_CID_5r_ENUM BCM56440_B0_ICMAP7_CID_5r_ENUM
#define ICMAP7_CID_6r_ENUM BCM56440_B0_ICMAP7_CID_6r_ENUM
#define ICMAP7_CID_7r_ENUM BCM56440_B0_ICMAP7_CID_7r_ENUM
#define ICMAP7_CID_8r_ENUM BCM56440_B0_ICMAP7_CID_8r_ENUM
#define ICMAP7_CID_9r_ENUM BCM56440_B0_ICMAP7_CID_9r_ENUM
#define ICMAP8_CID_0r_ENUM BCM56440_B0_ICMAP8_CID_0r_ENUM
#define ICMAP8_CID_1r_ENUM BCM56440_B0_ICMAP8_CID_1r_ENUM
#define ICMAP8_CID_10r_ENUM BCM56440_B0_ICMAP8_CID_10r_ENUM
#define ICMAP8_CID_11r_ENUM BCM56440_B0_ICMAP8_CID_11r_ENUM
#define ICMAP8_CID_12r_ENUM BCM56440_B0_ICMAP8_CID_12r_ENUM
#define ICMAP8_CID_13r_ENUM BCM56440_B0_ICMAP8_CID_13r_ENUM
#define ICMAP8_CID_14r_ENUM BCM56440_B0_ICMAP8_CID_14r_ENUM
#define ICMAP8_CID_15r_ENUM BCM56440_B0_ICMAP8_CID_15r_ENUM
#define ICMAP8_CID_2r_ENUM BCM56440_B0_ICMAP8_CID_2r_ENUM
#define ICMAP8_CID_3r_ENUM BCM56440_B0_ICMAP8_CID_3r_ENUM
#define ICMAP8_CID_4r_ENUM BCM56440_B0_ICMAP8_CID_4r_ENUM
#define ICMAP8_CID_5r_ENUM BCM56440_B0_ICMAP8_CID_5r_ENUM
#define ICMAP8_CID_6r_ENUM BCM56440_B0_ICMAP8_CID_6r_ENUM
#define ICMAP8_CID_7r_ENUM BCM56440_B0_ICMAP8_CID_7r_ENUM
#define ICMAP8_CID_8r_ENUM BCM56440_B0_ICMAP8_CID_8r_ENUM
#define ICMAP8_CID_9r_ENUM BCM56440_B0_ICMAP8_CID_9r_ENUM
#define ICMAP9_CID_0r_ENUM BCM56440_B0_ICMAP9_CID_0r_ENUM
#define ICMAP9_CID_1r_ENUM BCM56440_B0_ICMAP9_CID_1r_ENUM
#define ICMAP9_CID_10r_ENUM BCM56440_B0_ICMAP9_CID_10r_ENUM
#define ICMAP9_CID_11r_ENUM BCM56440_B0_ICMAP9_CID_11r_ENUM
#define ICMAP9_CID_12r_ENUM BCM56440_B0_ICMAP9_CID_12r_ENUM
#define ICMAP9_CID_13r_ENUM BCM56440_B0_ICMAP9_CID_13r_ENUM
#define ICMAP9_CID_14r_ENUM BCM56440_B0_ICMAP9_CID_14r_ENUM
#define ICMAP9_CID_15r_ENUM BCM56440_B0_ICMAP9_CID_15r_ENUM
#define ICMAP9_CID_2r_ENUM BCM56440_B0_ICMAP9_CID_2r_ENUM
#define ICMAP9_CID_3r_ENUM BCM56440_B0_ICMAP9_CID_3r_ENUM
#define ICMAP9_CID_4r_ENUM BCM56440_B0_ICMAP9_CID_4r_ENUM
#define ICMAP9_CID_5r_ENUM BCM56440_B0_ICMAP9_CID_5r_ENUM
#define ICMAP9_CID_6r_ENUM BCM56440_B0_ICMAP9_CID_6r_ENUM
#define ICMAP9_CID_7r_ENUM BCM56440_B0_ICMAP9_CID_7r_ENUM
#define ICMAP9_CID_8r_ENUM BCM56440_B0_ICMAP9_CID_8r_ENUM
#define ICMAP9_CID_9r_ENUM BCM56440_B0_ICMAP9_CID_9r_ENUM
#define ICONTROL_OPCODE_BITMAPm_ENUM BCM56440_B0_ICONTROL_OPCODE_BITMAPm_ENUM
#define ICTRLr_ENUM BCM56440_B0_ICTRLr_ENUM
#define IE2E_CONTROLr_ENUM BCM56440_B0_IE2E_CONTROLr_ENUM
#define IFP_COUNTER_PARITY_CONTROLr_ENUM BCM56440_B0_IFP_COUNTER_PARITY_CONTROLr_ENUM
#define IFP_COUNTER_PARITY_STATUS_INTRr_ENUM BCM56440_B0_IFP_COUNTER_PARITY_STATUS_INTRr_ENUM
#define IFP_COUNTER_PARITY_STATUS_NACKr_ENUM BCM56440_B0_IFP_COUNTER_PARITY_STATUS_NACKr_ENUM
#define IFP_METER_PARITY_CONTROLr_ENUM BCM56440_B0_IFP_METER_PARITY_CONTROLr_ENUM
#define IFP_METER_PARITY_STATUS_INTRr_ENUM BCM56440_B0_IFP_METER_PARITY_STATUS_INTRr_ENUM
#define IFP_METER_PARITY_STATUS_NACKr_ENUM BCM56440_B0_IFP_METER_PARITY_STATUS_NACKr_ENUM
#define IFP_METER_TABLE_TM_SLICE_0_2r_ENUM BCM56440_B0_IFP_METER_TABLE_TM_SLICE_0_2r_ENUM
#define IFP_METER_TABLE_TM_SLICE_3_5r_ENUM BCM56440_B0_IFP_METER_TABLE_TM_SLICE_3_5r_ENUM
#define IFP_METER_TABLE_TM_SLICE_6_8r_ENUM BCM56440_B0_IFP_METER_TABLE_TM_SLICE_6_8r_ENUM
#define IFP_METER_TABLE_TM_SLICE_9_11r_ENUM BCM56440_B0_IFP_METER_TABLE_TM_SLICE_9_11r_ENUM
#define IFP_POLICY_PARITY_CONTROLr_ENUM BCM56440_B0_IFP_POLICY_PARITY_CONTROLr_ENUM
#define IFP_POLICY_PARITY_STATUS_INTRr_ENUM BCM56440_B0_IFP_POLICY_PARITY_STATUS_INTRr_ENUM
#define IFP_POLICY_PARITY_STATUS_NACKr_ENUM BCM56440_B0_IFP_POLICY_PARITY_STATUS_NACKr_ENUM
#define IFP_PWR_WATCH_DOG_CONTROLr_ENUM BCM56440_B0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM
#define IFP_PWR_WATCH_DOG_STATUSr_ENUM BCM56440_B0_IFP_PWR_WATCH_DOG_STATUSr_ENUM
#define IFP_REDIRECTION_PROFILEm_ENUM BCM56440_B0_IFP_REDIRECTION_PROFILEm_ENUM
#define IFP_REDIRECTION_PROFILE_PARITY_CONTROLr_ENUM BCM56440_B0_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr_ENUM
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr_ENUM
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr_ENUM
#define IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM BCM56440_B0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM
#define IFP_STORM_CONTROL_PARITY_STATUS_INTRr_ENUM BCM56440_B0_IFP_STORM_CONTROL_PARITY_STATUS_INTRr_ENUM
#define IFP_STORM_CONTROL_PARITY_STATUS_NACKr_ENUM BCM56440_B0_IFP_STORM_CONTROL_PARITY_STATUS_NACKr_ENUM
#define IGMP_MLD_PKT_CONTROLr_ENUM BCM56440_B0_IGMP_MLD_PKT_CONTROLr_ENUM
#define IHG_LOOKUPr_ENUM BCM56440_B0_IHG_LOOKUPr_ENUM
#define IIPMCr_ENUM BCM56440_B0_IIPMCr_ENUM
#define ILTOMCr_ENUM BCM56440_B0_ILTOMCr_ENUM
#define IMIRROR_BITMAPm_ENUM BCM56440_B0_IMIRROR_BITMAPm_ENUM
#define IMIRROR_BITMAP_PARITY_CONTROLr_ENUM BCM56440_B0_IMIRROR_BITMAP_PARITY_CONTROLr_ENUM
#define IMIRROR_BITMAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_IMIRROR_BITMAP_PARITY_STATUS_INTRr_ENUM
#define IMIRROR_BITMAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_IMIRROR_BITMAP_PARITY_STATUS_NACKr_ENUM
#define IMRP4r_ENUM BCM56440_B0_IMRP4r_ENUM
#define IMRP6r_ENUM BCM56440_B0_IMRP6r_ENUM
#define IM_MTP_INDEXm_ENUM BCM56440_B0_IM_MTP_INDEXm_ENUM
#define ING_1588_PARSING_CONTROLr_ENUM BCM56440_B0_ING_1588_PARSING_CONTROLr_ENUM
#define ING_1588_TS_DISPOSITION_PROFILE_TABLEm_ENUM BCM56440_B0_ING_1588_TS_DISPOSITION_PROFILE_TABLEm_ENUM
#define ING_BYPASS_CTRLr_ENUM BCM56440_B0_ING_BYPASS_CTRLr_ENUM
#define ING_CONFIG_64r_ENUM BCM56440_B0_ING_CONFIG_64r_ENUM
#define ING_COS_MODEr_ENUM BCM56440_B0_ING_COS_MODEr_ENUM
#define ING_DVP_TABLEm_ENUM BCM56440_B0_ING_DVP_TABLEm_ENUM
#define ING_DVP_TABLE_PARITY_CONTROLr_ENUM BCM56440_B0_ING_DVP_TABLE_PARITY_CONTROLr_ENUM
#define ING_DVP_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_DVP_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_DVP_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_DVP_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_EGRMSKBMAPm_ENUM BCM56440_B0_ING_EGRMSKBMAPm_ENUM
#define ING_EGRMSKBMAP_PARITY_CONTROLr_ENUM BCM56440_B0_ING_EGRMSKBMAP_PARITY_CONTROLr_ENUM
#define ING_EGRMSKBMAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_EGRMSKBMAP_PARITY_STATUS_INTRr_ENUM
#define ING_EGRMSKBMAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_EGRMSKBMAP_PARITY_STATUS_NACKr_ENUM
#define ING_EN_EFILTER_BITMAPm_ENUM BCM56440_B0_ING_EN_EFILTER_BITMAPm_ENUM
#define ING_EVENT_DEBUGr_ENUM BCM56440_B0_ING_EVENT_DEBUGr_ENUM
#define ING_EVENT_DEBUG_2r_ENUM BCM56440_B0_ING_EVENT_DEBUG_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM BCM56440_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56440_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define ING_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define ING_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56440_B0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM
#define ING_FLEX_CTR_PORT_MAPm_ENUM BCM56440_B0_ING_FLEX_CTR_PORT_MAPm_ENUM
#define ING_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56440_B0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define ING_FLEX_CTR_TOS_MAPm_ENUM BCM56440_B0_ING_FLEX_CTR_TOS_MAPm_ENUM
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM BCM56440_B0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM
#define ING_HW_RESET_CONTROL_1r_ENUM BCM56440_B0_ING_HW_RESET_CONTROL_1r_ENUM
#define ING_HW_RESET_CONTROL_2r_ENUM BCM56440_B0_ING_HW_RESET_CONTROL_2r_ENUM
#define ING_L2_TUNNEL_PARSE_CONTROLr_ENUM BCM56440_B0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM
#define ING_L3_NEXT_HOPm_ENUM BCM56440_B0_ING_L3_NEXT_HOPm_ENUM
#define ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM BCM56440_B0_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM
#define ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM
#define ING_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM
#define ING_MIRROR_COS_CONTROLr_ENUM BCM56440_B0_ING_MIRROR_COS_CONTROLr_ENUM
#define ING_MISC_CONFIGr_ENUM BCM56440_B0_ING_MISC_CONFIGr_ENUM
#define ING_MISC_CONFIG2r_ENUM BCM56440_B0_ING_MISC_CONFIG2r_ENUM
#define ING_MISC_PORT_CONFIGr_ENUM BCM56440_B0_ING_MISC_PORT_CONFIGr_ENUM
#define ING_MODMAP_CTRLr_ENUM BCM56440_B0_ING_MODMAP_CTRLr_ENUM
#define ING_MOD_MAP_TABLEm_ENUM BCM56440_B0_ING_MOD_MAP_TABLEm_ENUM
#define ING_MPLS_EXP_MAPPINGm_ENUM BCM56440_B0_ING_MPLS_EXP_MAPPINGm_ENUM
#define ING_MPLS_INNER_TPIDr_ENUM BCM56440_B0_ING_MPLS_INNER_TPIDr_ENUM
#define ING_MPLS_TPIDr_ENUM BCM56440_B0_ING_MPLS_TPIDr_ENUM
#define ING_MPLS_TPID_0r_ENUM BCM56440_B0_ING_MPLS_TPID_0r_ENUM
#define ING_MPLS_TPID_1r_ENUM BCM56440_B0_ING_MPLS_TPID_1r_ENUM
#define ING_MPLS_TPID_2r_ENUM BCM56440_B0_ING_MPLS_TPID_2r_ENUM
#define ING_MPLS_TPID_3r_ENUM BCM56440_B0_ING_MPLS_TPID_3r_ENUM
#define ING_OUTER_TPIDr_ENUM BCM56440_B0_ING_OUTER_TPIDr_ENUM
#define ING_OUTER_TPID_0r_ENUM BCM56440_B0_ING_OUTER_TPID_0r_ENUM
#define ING_OUTER_TPID_1r_ENUM BCM56440_B0_ING_OUTER_TPID_1r_ENUM
#define ING_OUTER_TPID_2r_ENUM BCM56440_B0_ING_OUTER_TPID_2r_ENUM
#define ING_OUTER_TPID_3r_ENUM BCM56440_B0_ING_OUTER_TPID_3r_ENUM
#define ING_PRI_CNG_MAPm_ENUM BCM56440_B0_ING_PRI_CNG_MAPm_ENUM
#define ING_PRI_CNG_MAP_PARITY_CONTROLr_ENUM BCM56440_B0_ING_PRI_CNG_MAP_PARITY_CONTROLr_ENUM
#define ING_PRI_CNG_MAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_PRI_CNG_MAP_PARITY_STATUS_INTRr_ENUM
#define ING_PRI_CNG_MAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_PRI_CNG_MAP_PARITY_STATUS_NACKr_ENUM
#define ING_PW_TERM_SEQ_NUMm_ENUM BCM56440_B0_ING_PW_TERM_SEQ_NUMm_ENUM
#define ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr_ENUM BCM56440_B0_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr_ENUM
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr_ENUM
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr_ENUM
#define ING_QUEUE_MAPm_ENUM BCM56440_B0_ING_QUEUE_MAPm_ENUM
#define ING_QUEUE_MAP_PARITY_CONTROLr_ENUM BCM56440_B0_ING_QUEUE_MAP_PARITY_CONTROLr_ENUM
#define ING_QUEUE_MAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_QUEUE_MAP_PARITY_STATUS_INTRr_ENUM
#define ING_QUEUE_MAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_QUEUE_MAP_PARITY_STATUS_NACKr_ENUM
#define ING_QUEUE_OFFSET_MAPPING_TABLEm_ENUM BCM56440_B0_ING_QUEUE_OFFSET_MAPPING_TABLEm_ENUM
#define ING_Q_BEGINr_ENUM BCM56440_B0_ING_Q_BEGINr_ENUM
#define ING_SERVICE_PRI_MAPm_ENUM BCM56440_B0_ING_SERVICE_PRI_MAPm_ENUM
#define ING_SVM_CONTROLr_ENUM BCM56440_B0_ING_SVM_CONTROLr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM BCM56440_B0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_METER_TABLE_CONTROLr_ENUM BCM56440_B0_ING_SVM_METER_TABLE_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_METER_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_OFFSET_TABLE_CONTROLr_ENUM BCM56440_B0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56440_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_SVM_PKT_PRI_MAPm_ENUM BCM56440_B0_ING_SVM_PKT_PRI_MAPm_ENUM
#define ING_SVM_PKT_RES_MAPm_ENUM BCM56440_B0_ING_SVM_PKT_RES_MAPm_ENUM
#define ING_SVM_POLICY_TABLE_CONTROLr_ENUM BCM56440_B0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_PORT_MAPm_ENUM BCM56440_B0_ING_SVM_PORT_MAPm_ENUM
#define ING_SVM_PRI_CNG_MAPm_ENUM BCM56440_B0_ING_SVM_PRI_CNG_MAPm_ENUM
#define ING_SVM_TOS_MAPm_ENUM BCM56440_B0_ING_SVM_TOS_MAPm_ENUM
#define ING_SYS_RSVD_VIDr_ENUM BCM56440_B0_ING_SYS_RSVD_VIDr_ENUM
#define ING_UNTAGGED_PHBm_ENUM BCM56440_B0_ING_UNTAGGED_PHBm_ENUM
#define ING_UNTAGGED_PHB_PARITY_CONTROLr_ENUM BCM56440_B0_ING_UNTAGGED_PHB_PARITY_CONTROLr_ENUM
#define ING_UNTAGGED_PHB_PARITY_STATUS_INTRr_ENUM BCM56440_B0_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr_ENUM
#define ING_UNTAGGED_PHB_PARITY_STATUS_NACKr_ENUM BCM56440_B0_ING_UNTAGGED_PHB_PARITY_STATUS_NACKr_ENUM
#define ING_VLAN_RANGEm_ENUM BCM56440_B0_ING_VLAN_RANGEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56440_B0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM
#define ING_WESP_PROTO_CONTROLr_ENUM BCM56440_B0_ING_WESP_PROTO_CONTROLr_ENUM
#define INITIAL_ING_L3_NEXT_HOPm_ENUM BCM56440_B0_INITIAL_ING_L3_NEXT_HOPm_ENUM
#define INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM BCM56440_B0_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_ENUM
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr_ENUM
#define INITIAL_L3_ECMPm_ENUM BCM56440_B0_INITIAL_L3_ECMPm_ENUM
#define INITIAL_L3_ECMP_GROUPm_ENUM BCM56440_B0_INITIAL_L3_ECMP_GROUPm_ENUM
#define INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM BCM56440_B0_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr_ENUM
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr_ENUM
#define INITIAL_L3_ECMP_PARITY_CONTROLr_ENUM BCM56440_B0_INITIAL_L3_ECMP_PARITY_CONTROLr_ENUM
#define INITIAL_L3_ECMP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_ENUM
#define INITIAL_L3_ECMP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_INITIAL_L3_ECMP_PARITY_STATUS_NACKr_ENUM
#define INITIAL_PROT_GROUP_TABLEm_ENUM BCM56440_B0_INITIAL_PROT_GROUP_TABLEm_ENUM
#define INITIAL_PROT_NHI_TABLEm_ENUM BCM56440_B0_INITIAL_PROT_NHI_TABLEm_ENUM
#define INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr_ENUM BCM56440_B0_INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr_ENUM
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr_ENUM
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr_ENUM
#define INPUT_PORT_RX_ENABLE0_64r_ENUM BCM56440_B0_INPUT_PORT_RX_ENABLE0_64r_ENUM
#define INPUT_PORT_RX_ENABLE1_64r_ENUM BCM56440_B0_INPUT_PORT_RX_ENABLE1_64r_ENUM
#define INTFI_ECC_1B_COUNTERr_ENUM BCM56440_B0_INTFI_ECC_1B_COUNTERr_ENUM
#define INTFI_ECC_2B_COUNTERr_ENUM BCM56440_B0_INTFI_ECC_2B_COUNTERr_ENUM
#define INTFI_ECC_DEBUGr_ENUM BCM56440_B0_INTFI_ECC_DEBUGr_ENUM
#define INTFI_ECC_ERRORr_ENUM BCM56440_B0_INTFI_ECC_ERRORr_ENUM
#define INTFI_ECC_STATUSr_ENUM BCM56440_B0_INTFI_ECC_STATUSr_ENUM
#define INTFI_ERROR_MASKr_ENUM BCM56440_B0_INTFI_ERROR_MASKr_ENUM
#define INTFI_ERROR_STATUSr_ENUM BCM56440_B0_INTFI_ERROR_STATUSr_ENUM
#define INTFI_HCFC_DEBUGr_ENUM BCM56440_B0_INTFI_HCFC_DEBUGr_ENUM
#define INTFI_MAP_TBL_ADDRr_ENUM BCM56440_B0_INTFI_MAP_TBL_ADDRr_ENUM
#define INTFI_MEMDEBUGr_ENUM BCM56440_B0_INTFI_MEMDEBUGr_ENUM
#define INTFI_OOB_HCFC_BAD_RXD_COUNTr_ENUM BCM56440_B0_INTFI_OOB_HCFC_BAD_RXD_COUNTr_ENUM
#define INTFI_OOB_HCFC_CAPTURE0r_ENUM BCM56440_B0_INTFI_OOB_HCFC_CAPTURE0r_ENUM
#define INTFI_OOB_HCFC_CAPTURE1r_ENUM BCM56440_B0_INTFI_OOB_HCFC_CAPTURE1r_ENUM
#define INTFI_OOB_HCFC_CAPTURE2r_ENUM BCM56440_B0_INTFI_OOB_HCFC_CAPTURE2r_ENUM
#define INTFI_OOB_HCFC_CAPTURE3r_ENUM BCM56440_B0_INTFI_OOB_HCFC_CAPTURE3r_ENUM
#define INTFI_OOB_HCFC_GOOD_RXD_COUNTr_ENUM BCM56440_B0_INTFI_OOB_HCFC_GOOD_RXD_COUNTr_ENUM
#define INTFI_PORT_CFGr_ENUM BCM56440_B0_INTFI_PORT_CFGr_ENUM
#define IP0_INTR_ENABLEr_ENUM BCM56440_B0_IP0_INTR_ENABLEr_ENUM
#define IP0_INTR_STATUSr_ENUM BCM56440_B0_IP0_INTR_STATUSr_ENUM
#define IP1_INTR_ENABLEr_ENUM BCM56440_B0_IP1_INTR_ENABLEr_ENUM
#define IP1_INTR_ENABLE_1r_ENUM BCM56440_B0_IP1_INTR_ENABLE_1r_ENUM
#define IP1_INTR_STATUSr_ENUM BCM56440_B0_IP1_INTR_STATUSr_ENUM
#define IP1_INTR_STATUS_1r_ENUM BCM56440_B0_IP1_INTR_STATUS_1r_ENUM
#define IP2_INTR_ENABLEr_ENUM BCM56440_B0_IP2_INTR_ENABLEr_ENUM
#define IP2_INTR_ENABLE_1r_ENUM BCM56440_B0_IP2_INTR_ENABLE_1r_ENUM
#define IP2_INTR_ENABLE_2r_ENUM BCM56440_B0_IP2_INTR_ENABLE_2r_ENUM
#define IP2_INTR_STATUSr_ENUM BCM56440_B0_IP2_INTR_STATUSr_ENUM
#define IP2_INTR_STATUS_1r_ENUM BCM56440_B0_IP2_INTR_STATUS_1r_ENUM
#define IP2_INTR_STATUS_2r_ENUM BCM56440_B0_IP2_INTR_STATUS_2r_ENUM
#define IPG_HD_BKP_CNTLr_ENUM BCM56440_B0_IPG_HD_BKP_CNTLr_ENUM
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM BCM56440_B0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM
#define IPV6_MIN_FRAG_SIZEr_ENUM BCM56440_B0_IPV6_MIN_FRAG_SIZEr_ENUM
#define IP_COUNTERS_PARITY_CONTROLr_ENUM BCM56440_B0_IP_COUNTERS_PARITY_CONTROLr_ENUM
#define IP_COUNTERS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_IP_COUNTERS_PARITY_STATUS_INTRr_ENUM
#define IP_COUNTERS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_IP_COUNTERS_PARITY_STATUS_NACKr_ENUM
#define ITE_CONFIGr_ENUM BCM56440_B0_ITE_CONFIGr_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS0r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS0r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS1r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS1r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS2r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS2r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS3r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS3r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS4r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS4r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS5r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS5r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS6r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS6r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS7r_ENUM BCM56440_B0_ITE_SCHED_WRR_WEIGHT_COS7r_ENUM
#define IUNHGIr_ENUM BCM56440_B0_IUNHGIr_ENUM
#define IUNKOPCr_ENUM BCM56440_B0_IUNKOPCr_ENUM
#define JBCASCFG_CHID_0r_ENUM BCM56440_B0_JBCASCFG_CHID_0r_ENUM
#define JBCASCFG_CHID_1r_ENUM BCM56440_B0_JBCASCFG_CHID_1r_ENUM
#define JBCASCFG_CHID_10r_ENUM BCM56440_B0_JBCASCFG_CHID_10r_ENUM
#define JBCASCFG_CHID_11r_ENUM BCM56440_B0_JBCASCFG_CHID_11r_ENUM
#define JBCASCFG_CHID_12r_ENUM BCM56440_B0_JBCASCFG_CHID_12r_ENUM
#define JBCASCFG_CHID_13r_ENUM BCM56440_B0_JBCASCFG_CHID_13r_ENUM
#define JBCASCFG_CHID_14r_ENUM BCM56440_B0_JBCASCFG_CHID_14r_ENUM
#define JBCASCFG_CHID_15r_ENUM BCM56440_B0_JBCASCFG_CHID_15r_ENUM
#define JBCASCFG_CHID_16r_ENUM BCM56440_B0_JBCASCFG_CHID_16r_ENUM
#define JBCASCFG_CHID_17r_ENUM BCM56440_B0_JBCASCFG_CHID_17r_ENUM
#define JBCASCFG_CHID_18r_ENUM BCM56440_B0_JBCASCFG_CHID_18r_ENUM
#define JBCASCFG_CHID_19r_ENUM BCM56440_B0_JBCASCFG_CHID_19r_ENUM
#define JBCASCFG_CHID_2r_ENUM BCM56440_B0_JBCASCFG_CHID_2r_ENUM
#define JBCASCFG_CHID_20r_ENUM BCM56440_B0_JBCASCFG_CHID_20r_ENUM
#define JBCASCFG_CHID_21r_ENUM BCM56440_B0_JBCASCFG_CHID_21r_ENUM
#define JBCASCFG_CHID_22r_ENUM BCM56440_B0_JBCASCFG_CHID_22r_ENUM
#define JBCASCFG_CHID_23r_ENUM BCM56440_B0_JBCASCFG_CHID_23r_ENUM
#define JBCASCFG_CHID_24r_ENUM BCM56440_B0_JBCASCFG_CHID_24r_ENUM
#define JBCASCFG_CHID_25r_ENUM BCM56440_B0_JBCASCFG_CHID_25r_ENUM
#define JBCASCFG_CHID_26r_ENUM BCM56440_B0_JBCASCFG_CHID_26r_ENUM
#define JBCASCFG_CHID_27r_ENUM BCM56440_B0_JBCASCFG_CHID_27r_ENUM
#define JBCASCFG_CHID_28r_ENUM BCM56440_B0_JBCASCFG_CHID_28r_ENUM
#define JBCASCFG_CHID_29r_ENUM BCM56440_B0_JBCASCFG_CHID_29r_ENUM
#define JBCASCFG_CHID_3r_ENUM BCM56440_B0_JBCASCFG_CHID_3r_ENUM
#define JBCASCFG_CHID_30r_ENUM BCM56440_B0_JBCASCFG_CHID_30r_ENUM
#define JBCASCFG_CHID_31r_ENUM BCM56440_B0_JBCASCFG_CHID_31r_ENUM
#define JBCASCFG_CHID_32r_ENUM BCM56440_B0_JBCASCFG_CHID_32r_ENUM
#define JBCASCFG_CHID_33r_ENUM BCM56440_B0_JBCASCFG_CHID_33r_ENUM
#define JBCASCFG_CHID_34r_ENUM BCM56440_B0_JBCASCFG_CHID_34r_ENUM
#define JBCASCFG_CHID_35r_ENUM BCM56440_B0_JBCASCFG_CHID_35r_ENUM
#define JBCASCFG_CHID_36r_ENUM BCM56440_B0_JBCASCFG_CHID_36r_ENUM
#define JBCASCFG_CHID_37r_ENUM BCM56440_B0_JBCASCFG_CHID_37r_ENUM
#define JBCASCFG_CHID_38r_ENUM BCM56440_B0_JBCASCFG_CHID_38r_ENUM
#define JBCASCFG_CHID_39r_ENUM BCM56440_B0_JBCASCFG_CHID_39r_ENUM
#define JBCASCFG_CHID_4r_ENUM BCM56440_B0_JBCASCFG_CHID_4r_ENUM
#define JBCASCFG_CHID_40r_ENUM BCM56440_B0_JBCASCFG_CHID_40r_ENUM
#define JBCASCFG_CHID_41r_ENUM BCM56440_B0_JBCASCFG_CHID_41r_ENUM
#define JBCASCFG_CHID_42r_ENUM BCM56440_B0_JBCASCFG_CHID_42r_ENUM
#define JBCASCFG_CHID_43r_ENUM BCM56440_B0_JBCASCFG_CHID_43r_ENUM
#define JBCASCFG_CHID_44r_ENUM BCM56440_B0_JBCASCFG_CHID_44r_ENUM
#define JBCASCFG_CHID_45r_ENUM BCM56440_B0_JBCASCFG_CHID_45r_ENUM
#define JBCASCFG_CHID_46r_ENUM BCM56440_B0_JBCASCFG_CHID_46r_ENUM
#define JBCASCFG_CHID_47r_ENUM BCM56440_B0_JBCASCFG_CHID_47r_ENUM
#define JBCASCFG_CHID_48r_ENUM BCM56440_B0_JBCASCFG_CHID_48r_ENUM
#define JBCASCFG_CHID_49r_ENUM BCM56440_B0_JBCASCFG_CHID_49r_ENUM
#define JBCASCFG_CHID_5r_ENUM BCM56440_B0_JBCASCFG_CHID_5r_ENUM
#define JBCASCFG_CHID_50r_ENUM BCM56440_B0_JBCASCFG_CHID_50r_ENUM
#define JBCASCFG_CHID_51r_ENUM BCM56440_B0_JBCASCFG_CHID_51r_ENUM
#define JBCASCFG_CHID_52r_ENUM BCM56440_B0_JBCASCFG_CHID_52r_ENUM
#define JBCASCFG_CHID_53r_ENUM BCM56440_B0_JBCASCFG_CHID_53r_ENUM
#define JBCASCFG_CHID_54r_ENUM BCM56440_B0_JBCASCFG_CHID_54r_ENUM
#define JBCASCFG_CHID_55r_ENUM BCM56440_B0_JBCASCFG_CHID_55r_ENUM
#define JBCASCFG_CHID_56r_ENUM BCM56440_B0_JBCASCFG_CHID_56r_ENUM
#define JBCASCFG_CHID_57r_ENUM BCM56440_B0_JBCASCFG_CHID_57r_ENUM
#define JBCASCFG_CHID_58r_ENUM BCM56440_B0_JBCASCFG_CHID_58r_ENUM
#define JBCASCFG_CHID_59r_ENUM BCM56440_B0_JBCASCFG_CHID_59r_ENUM
#define JBCASCFG_CHID_6r_ENUM BCM56440_B0_JBCASCFG_CHID_6r_ENUM
#define JBCASCFG_CHID_60r_ENUM BCM56440_B0_JBCASCFG_CHID_60r_ENUM
#define JBCASCFG_CHID_61r_ENUM BCM56440_B0_JBCASCFG_CHID_61r_ENUM
#define JBCASCFG_CHID_62r_ENUM BCM56440_B0_JBCASCFG_CHID_62r_ENUM
#define JBCASCFG_CHID_63r_ENUM BCM56440_B0_JBCASCFG_CHID_63r_ENUM
#define JBCASCFG_CHID_7r_ENUM BCM56440_B0_JBCASCFG_CHID_7r_ENUM
#define JBCASCFG_CHID_8r_ENUM BCM56440_B0_JBCASCFG_CHID_8r_ENUM
#define JBCASCFG_CHID_9r_ENUM BCM56440_B0_JBCASCFG_CHID_9r_ENUM
#define JBCASWINr_ENUM BCM56440_B0_JBCASWINr_ENUM
#define JBCHCFG1_CHID_0r_ENUM BCM56440_B0_JBCHCFG1_CHID_0r_ENUM
#define JBCHCFG1_CHID_1r_ENUM BCM56440_B0_JBCHCFG1_CHID_1r_ENUM
#define JBCHCFG1_CHID_10r_ENUM BCM56440_B0_JBCHCFG1_CHID_10r_ENUM
#define JBCHCFG1_CHID_11r_ENUM BCM56440_B0_JBCHCFG1_CHID_11r_ENUM
#define JBCHCFG1_CHID_12r_ENUM BCM56440_B0_JBCHCFG1_CHID_12r_ENUM
#define JBCHCFG1_CHID_13r_ENUM BCM56440_B0_JBCHCFG1_CHID_13r_ENUM
#define JBCHCFG1_CHID_14r_ENUM BCM56440_B0_JBCHCFG1_CHID_14r_ENUM
#define JBCHCFG1_CHID_15r_ENUM BCM56440_B0_JBCHCFG1_CHID_15r_ENUM
#define JBCHCFG1_CHID_16r_ENUM BCM56440_B0_JBCHCFG1_CHID_16r_ENUM
#define JBCHCFG1_CHID_17r_ENUM BCM56440_B0_JBCHCFG1_CHID_17r_ENUM
#define JBCHCFG1_CHID_18r_ENUM BCM56440_B0_JBCHCFG1_CHID_18r_ENUM
#define JBCHCFG1_CHID_19r_ENUM BCM56440_B0_JBCHCFG1_CHID_19r_ENUM
#define JBCHCFG1_CHID_2r_ENUM BCM56440_B0_JBCHCFG1_CHID_2r_ENUM
#define JBCHCFG1_CHID_20r_ENUM BCM56440_B0_JBCHCFG1_CHID_20r_ENUM
#define JBCHCFG1_CHID_21r_ENUM BCM56440_B0_JBCHCFG1_CHID_21r_ENUM
#define JBCHCFG1_CHID_22r_ENUM BCM56440_B0_JBCHCFG1_CHID_22r_ENUM
#define JBCHCFG1_CHID_23r_ENUM BCM56440_B0_JBCHCFG1_CHID_23r_ENUM
#define JBCHCFG1_CHID_24r_ENUM BCM56440_B0_JBCHCFG1_CHID_24r_ENUM
#define JBCHCFG1_CHID_25r_ENUM BCM56440_B0_JBCHCFG1_CHID_25r_ENUM
#define JBCHCFG1_CHID_26r_ENUM BCM56440_B0_JBCHCFG1_CHID_26r_ENUM
#define JBCHCFG1_CHID_27r_ENUM BCM56440_B0_JBCHCFG1_CHID_27r_ENUM
#define JBCHCFG1_CHID_28r_ENUM BCM56440_B0_JBCHCFG1_CHID_28r_ENUM
#define JBCHCFG1_CHID_29r_ENUM BCM56440_B0_JBCHCFG1_CHID_29r_ENUM
#define JBCHCFG1_CHID_3r_ENUM BCM56440_B0_JBCHCFG1_CHID_3r_ENUM
#define JBCHCFG1_CHID_30r_ENUM BCM56440_B0_JBCHCFG1_CHID_30r_ENUM
#define JBCHCFG1_CHID_31r_ENUM BCM56440_B0_JBCHCFG1_CHID_31r_ENUM
#define JBCHCFG1_CHID_32r_ENUM BCM56440_B0_JBCHCFG1_CHID_32r_ENUM
#define JBCHCFG1_CHID_33r_ENUM BCM56440_B0_JBCHCFG1_CHID_33r_ENUM
#define JBCHCFG1_CHID_34r_ENUM BCM56440_B0_JBCHCFG1_CHID_34r_ENUM
#define JBCHCFG1_CHID_35r_ENUM BCM56440_B0_JBCHCFG1_CHID_35r_ENUM
#define JBCHCFG1_CHID_36r_ENUM BCM56440_B0_JBCHCFG1_CHID_36r_ENUM
#define JBCHCFG1_CHID_37r_ENUM BCM56440_B0_JBCHCFG1_CHID_37r_ENUM
#define JBCHCFG1_CHID_38r_ENUM BCM56440_B0_JBCHCFG1_CHID_38r_ENUM
#define JBCHCFG1_CHID_39r_ENUM BCM56440_B0_JBCHCFG1_CHID_39r_ENUM
#define JBCHCFG1_CHID_4r_ENUM BCM56440_B0_JBCHCFG1_CHID_4r_ENUM
#define JBCHCFG1_CHID_40r_ENUM BCM56440_B0_JBCHCFG1_CHID_40r_ENUM
#define JBCHCFG1_CHID_41r_ENUM BCM56440_B0_JBCHCFG1_CHID_41r_ENUM
#define JBCHCFG1_CHID_42r_ENUM BCM56440_B0_JBCHCFG1_CHID_42r_ENUM
#define JBCHCFG1_CHID_43r_ENUM BCM56440_B0_JBCHCFG1_CHID_43r_ENUM
#define JBCHCFG1_CHID_44r_ENUM BCM56440_B0_JBCHCFG1_CHID_44r_ENUM
#define JBCHCFG1_CHID_45r_ENUM BCM56440_B0_JBCHCFG1_CHID_45r_ENUM
#define JBCHCFG1_CHID_46r_ENUM BCM56440_B0_JBCHCFG1_CHID_46r_ENUM
#define JBCHCFG1_CHID_47r_ENUM BCM56440_B0_JBCHCFG1_CHID_47r_ENUM
#define JBCHCFG1_CHID_48r_ENUM BCM56440_B0_JBCHCFG1_CHID_48r_ENUM
#define JBCHCFG1_CHID_49r_ENUM BCM56440_B0_JBCHCFG1_CHID_49r_ENUM
#define JBCHCFG1_CHID_5r_ENUM BCM56440_B0_JBCHCFG1_CHID_5r_ENUM
#define JBCHCFG1_CHID_50r_ENUM BCM56440_B0_JBCHCFG1_CHID_50r_ENUM
#define JBCHCFG1_CHID_51r_ENUM BCM56440_B0_JBCHCFG1_CHID_51r_ENUM
#define JBCHCFG1_CHID_52r_ENUM BCM56440_B0_JBCHCFG1_CHID_52r_ENUM
#define JBCHCFG1_CHID_53r_ENUM BCM56440_B0_JBCHCFG1_CHID_53r_ENUM
#define JBCHCFG1_CHID_54r_ENUM BCM56440_B0_JBCHCFG1_CHID_54r_ENUM
#define JBCHCFG1_CHID_55r_ENUM BCM56440_B0_JBCHCFG1_CHID_55r_ENUM
#define JBCHCFG1_CHID_56r_ENUM BCM56440_B0_JBCHCFG1_CHID_56r_ENUM
#define JBCHCFG1_CHID_57r_ENUM BCM56440_B0_JBCHCFG1_CHID_57r_ENUM
#define JBCHCFG1_CHID_58r_ENUM BCM56440_B0_JBCHCFG1_CHID_58r_ENUM
#define JBCHCFG1_CHID_59r_ENUM BCM56440_B0_JBCHCFG1_CHID_59r_ENUM
#define JBCHCFG1_CHID_6r_ENUM BCM56440_B0_JBCHCFG1_CHID_6r_ENUM
#define JBCHCFG1_CHID_60r_ENUM BCM56440_B0_JBCHCFG1_CHID_60r_ENUM
#define JBCHCFG1_CHID_61r_ENUM BCM56440_B0_JBCHCFG1_CHID_61r_ENUM
#define JBCHCFG1_CHID_62r_ENUM BCM56440_B0_JBCHCFG1_CHID_62r_ENUM
#define JBCHCFG1_CHID_63r_ENUM BCM56440_B0_JBCHCFG1_CHID_63r_ENUM
#define JBCHCFG1_CHID_7r_ENUM BCM56440_B0_JBCHCFG1_CHID_7r_ENUM
#define JBCHCFG1_CHID_8r_ENUM BCM56440_B0_JBCHCFG1_CHID_8r_ENUM
#define JBCHCFG1_CHID_9r_ENUM BCM56440_B0_JBCHCFG1_CHID_9r_ENUM
#define JBCHCFG2_CHID_0r_ENUM BCM56440_B0_JBCHCFG2_CHID_0r_ENUM
#define JBCHCFG2_CHID_1r_ENUM BCM56440_B0_JBCHCFG2_CHID_1r_ENUM
#define JBCHCFG2_CHID_10r_ENUM BCM56440_B0_JBCHCFG2_CHID_10r_ENUM
#define JBCHCFG2_CHID_11r_ENUM BCM56440_B0_JBCHCFG2_CHID_11r_ENUM
#define JBCHCFG2_CHID_12r_ENUM BCM56440_B0_JBCHCFG2_CHID_12r_ENUM
#define JBCHCFG2_CHID_13r_ENUM BCM56440_B0_JBCHCFG2_CHID_13r_ENUM
#define JBCHCFG2_CHID_14r_ENUM BCM56440_B0_JBCHCFG2_CHID_14r_ENUM
#define JBCHCFG2_CHID_15r_ENUM BCM56440_B0_JBCHCFG2_CHID_15r_ENUM
#define JBCHCFG2_CHID_16r_ENUM BCM56440_B0_JBCHCFG2_CHID_16r_ENUM
#define JBCHCFG2_CHID_17r_ENUM BCM56440_B0_JBCHCFG2_CHID_17r_ENUM
#define JBCHCFG2_CHID_18r_ENUM BCM56440_B0_JBCHCFG2_CHID_18r_ENUM
#define JBCHCFG2_CHID_19r_ENUM BCM56440_B0_JBCHCFG2_CHID_19r_ENUM
#define JBCHCFG2_CHID_2r_ENUM BCM56440_B0_JBCHCFG2_CHID_2r_ENUM
#define JBCHCFG2_CHID_20r_ENUM BCM56440_B0_JBCHCFG2_CHID_20r_ENUM
#define JBCHCFG2_CHID_21r_ENUM BCM56440_B0_JBCHCFG2_CHID_21r_ENUM
#define JBCHCFG2_CHID_22r_ENUM BCM56440_B0_JBCHCFG2_CHID_22r_ENUM
#define JBCHCFG2_CHID_23r_ENUM BCM56440_B0_JBCHCFG2_CHID_23r_ENUM
#define JBCHCFG2_CHID_24r_ENUM BCM56440_B0_JBCHCFG2_CHID_24r_ENUM
#define JBCHCFG2_CHID_25r_ENUM BCM56440_B0_JBCHCFG2_CHID_25r_ENUM
#define JBCHCFG2_CHID_26r_ENUM BCM56440_B0_JBCHCFG2_CHID_26r_ENUM
#define JBCHCFG2_CHID_27r_ENUM BCM56440_B0_JBCHCFG2_CHID_27r_ENUM
#define JBCHCFG2_CHID_28r_ENUM BCM56440_B0_JBCHCFG2_CHID_28r_ENUM
#define JBCHCFG2_CHID_29r_ENUM BCM56440_B0_JBCHCFG2_CHID_29r_ENUM
#define JBCHCFG2_CHID_3r_ENUM BCM56440_B0_JBCHCFG2_CHID_3r_ENUM
#define JBCHCFG2_CHID_30r_ENUM BCM56440_B0_JBCHCFG2_CHID_30r_ENUM
#define JBCHCFG2_CHID_31r_ENUM BCM56440_B0_JBCHCFG2_CHID_31r_ENUM
#define JBCHCFG2_CHID_32r_ENUM BCM56440_B0_JBCHCFG2_CHID_32r_ENUM
#define JBCHCFG2_CHID_33r_ENUM BCM56440_B0_JBCHCFG2_CHID_33r_ENUM
#define JBCHCFG2_CHID_34r_ENUM BCM56440_B0_JBCHCFG2_CHID_34r_ENUM
#define JBCHCFG2_CHID_35r_ENUM BCM56440_B0_JBCHCFG2_CHID_35r_ENUM
#define JBCHCFG2_CHID_36r_ENUM BCM56440_B0_JBCHCFG2_CHID_36r_ENUM
#define JBCHCFG2_CHID_37r_ENUM BCM56440_B0_JBCHCFG2_CHID_37r_ENUM
#define JBCHCFG2_CHID_38r_ENUM BCM56440_B0_JBCHCFG2_CHID_38r_ENUM
#define JBCHCFG2_CHID_39r_ENUM BCM56440_B0_JBCHCFG2_CHID_39r_ENUM
#define JBCHCFG2_CHID_4r_ENUM BCM56440_B0_JBCHCFG2_CHID_4r_ENUM
#define JBCHCFG2_CHID_40r_ENUM BCM56440_B0_JBCHCFG2_CHID_40r_ENUM
#define JBCHCFG2_CHID_41r_ENUM BCM56440_B0_JBCHCFG2_CHID_41r_ENUM
#define JBCHCFG2_CHID_42r_ENUM BCM56440_B0_JBCHCFG2_CHID_42r_ENUM
#define JBCHCFG2_CHID_43r_ENUM BCM56440_B0_JBCHCFG2_CHID_43r_ENUM
#define JBCHCFG2_CHID_44r_ENUM BCM56440_B0_JBCHCFG2_CHID_44r_ENUM
#define JBCHCFG2_CHID_45r_ENUM BCM56440_B0_JBCHCFG2_CHID_45r_ENUM
#define JBCHCFG2_CHID_46r_ENUM BCM56440_B0_JBCHCFG2_CHID_46r_ENUM
#define JBCHCFG2_CHID_47r_ENUM BCM56440_B0_JBCHCFG2_CHID_47r_ENUM
#define JBCHCFG2_CHID_48r_ENUM BCM56440_B0_JBCHCFG2_CHID_48r_ENUM
#define JBCHCFG2_CHID_49r_ENUM BCM56440_B0_JBCHCFG2_CHID_49r_ENUM
#define JBCHCFG2_CHID_5r_ENUM BCM56440_B0_JBCHCFG2_CHID_5r_ENUM
#define JBCHCFG2_CHID_50r_ENUM BCM56440_B0_JBCHCFG2_CHID_50r_ENUM
#define JBCHCFG2_CHID_51r_ENUM BCM56440_B0_JBCHCFG2_CHID_51r_ENUM
#define JBCHCFG2_CHID_52r_ENUM BCM56440_B0_JBCHCFG2_CHID_52r_ENUM
#define JBCHCFG2_CHID_53r_ENUM BCM56440_B0_JBCHCFG2_CHID_53r_ENUM
#define JBCHCFG2_CHID_54r_ENUM BCM56440_B0_JBCHCFG2_CHID_54r_ENUM
#define JBCHCFG2_CHID_55r_ENUM BCM56440_B0_JBCHCFG2_CHID_55r_ENUM
#define JBCHCFG2_CHID_56r_ENUM BCM56440_B0_JBCHCFG2_CHID_56r_ENUM
#define JBCHCFG2_CHID_57r_ENUM BCM56440_B0_JBCHCFG2_CHID_57r_ENUM
#define JBCHCFG2_CHID_58r_ENUM BCM56440_B0_JBCHCFG2_CHID_58r_ENUM
#define JBCHCFG2_CHID_59r_ENUM BCM56440_B0_JBCHCFG2_CHID_59r_ENUM
#define JBCHCFG2_CHID_6r_ENUM BCM56440_B0_JBCHCFG2_CHID_6r_ENUM
#define JBCHCFG2_CHID_60r_ENUM BCM56440_B0_JBCHCFG2_CHID_60r_ENUM
#define JBCHCFG2_CHID_61r_ENUM BCM56440_B0_JBCHCFG2_CHID_61r_ENUM
#define JBCHCFG2_CHID_62r_ENUM BCM56440_B0_JBCHCFG2_CHID_62r_ENUM
#define JBCHCFG2_CHID_63r_ENUM BCM56440_B0_JBCHCFG2_CHID_63r_ENUM
#define JBCHCFG2_CHID_7r_ENUM BCM56440_B0_JBCHCFG2_CHID_7r_ENUM
#define JBCHCFG2_CHID_8r_ENUM BCM56440_B0_JBCHCFG2_CHID_8r_ENUM
#define JBCHCFG2_CHID_9r_ENUM BCM56440_B0_JBCHCFG2_CHID_9r_ENUM
#define JBCSTAT_CHID_0r_ENUM BCM56440_B0_JBCSTAT_CHID_0r_ENUM
#define JBCSTAT_CHID_1r_ENUM BCM56440_B0_JBCSTAT_CHID_1r_ENUM
#define JBCSTAT_CHID_10r_ENUM BCM56440_B0_JBCSTAT_CHID_10r_ENUM
#define JBCSTAT_CHID_11r_ENUM BCM56440_B0_JBCSTAT_CHID_11r_ENUM
#define JBCSTAT_CHID_12r_ENUM BCM56440_B0_JBCSTAT_CHID_12r_ENUM
#define JBCSTAT_CHID_13r_ENUM BCM56440_B0_JBCSTAT_CHID_13r_ENUM
#define JBCSTAT_CHID_14r_ENUM BCM56440_B0_JBCSTAT_CHID_14r_ENUM
#define JBCSTAT_CHID_15r_ENUM BCM56440_B0_JBCSTAT_CHID_15r_ENUM
#define JBCSTAT_CHID_16r_ENUM BCM56440_B0_JBCSTAT_CHID_16r_ENUM
#define JBCSTAT_CHID_17r_ENUM BCM56440_B0_JBCSTAT_CHID_17r_ENUM
#define JBCSTAT_CHID_18r_ENUM BCM56440_B0_JBCSTAT_CHID_18r_ENUM
#define JBCSTAT_CHID_19r_ENUM BCM56440_B0_JBCSTAT_CHID_19r_ENUM
#define JBCSTAT_CHID_2r_ENUM BCM56440_B0_JBCSTAT_CHID_2r_ENUM
#define JBCSTAT_CHID_20r_ENUM BCM56440_B0_JBCSTAT_CHID_20r_ENUM
#define JBCSTAT_CHID_21r_ENUM BCM56440_B0_JBCSTAT_CHID_21r_ENUM
#define JBCSTAT_CHID_22r_ENUM BCM56440_B0_JBCSTAT_CHID_22r_ENUM
#define JBCSTAT_CHID_23r_ENUM BCM56440_B0_JBCSTAT_CHID_23r_ENUM
#define JBCSTAT_CHID_24r_ENUM BCM56440_B0_JBCSTAT_CHID_24r_ENUM
#define JBCSTAT_CHID_25r_ENUM BCM56440_B0_JBCSTAT_CHID_25r_ENUM
#define JBCSTAT_CHID_26r_ENUM BCM56440_B0_JBCSTAT_CHID_26r_ENUM
#define JBCSTAT_CHID_27r_ENUM BCM56440_B0_JBCSTAT_CHID_27r_ENUM
#define JBCSTAT_CHID_28r_ENUM BCM56440_B0_JBCSTAT_CHID_28r_ENUM
#define JBCSTAT_CHID_29r_ENUM BCM56440_B0_JBCSTAT_CHID_29r_ENUM
#define JBCSTAT_CHID_3r_ENUM BCM56440_B0_JBCSTAT_CHID_3r_ENUM
#define JBCSTAT_CHID_30r_ENUM BCM56440_B0_JBCSTAT_CHID_30r_ENUM
#define JBCSTAT_CHID_31r_ENUM BCM56440_B0_JBCSTAT_CHID_31r_ENUM
#define JBCSTAT_CHID_32r_ENUM BCM56440_B0_JBCSTAT_CHID_32r_ENUM
#define JBCSTAT_CHID_33r_ENUM BCM56440_B0_JBCSTAT_CHID_33r_ENUM
#define JBCSTAT_CHID_34r_ENUM BCM56440_B0_JBCSTAT_CHID_34r_ENUM
#define JBCSTAT_CHID_35r_ENUM BCM56440_B0_JBCSTAT_CHID_35r_ENUM
#define JBCSTAT_CHID_36r_ENUM BCM56440_B0_JBCSTAT_CHID_36r_ENUM
#define JBCSTAT_CHID_37r_ENUM BCM56440_B0_JBCSTAT_CHID_37r_ENUM
#define JBCSTAT_CHID_38r_ENUM BCM56440_B0_JBCSTAT_CHID_38r_ENUM
#define JBCSTAT_CHID_39r_ENUM BCM56440_B0_JBCSTAT_CHID_39r_ENUM
#define JBCSTAT_CHID_4r_ENUM BCM56440_B0_JBCSTAT_CHID_4r_ENUM
#define JBCSTAT_CHID_40r_ENUM BCM56440_B0_JBCSTAT_CHID_40r_ENUM
#define JBCSTAT_CHID_41r_ENUM BCM56440_B0_JBCSTAT_CHID_41r_ENUM
#define JBCSTAT_CHID_42r_ENUM BCM56440_B0_JBCSTAT_CHID_42r_ENUM
#define JBCSTAT_CHID_43r_ENUM BCM56440_B0_JBCSTAT_CHID_43r_ENUM
#define JBCSTAT_CHID_44r_ENUM BCM56440_B0_JBCSTAT_CHID_44r_ENUM
#define JBCSTAT_CHID_45r_ENUM BCM56440_B0_JBCSTAT_CHID_45r_ENUM
#define JBCSTAT_CHID_46r_ENUM BCM56440_B0_JBCSTAT_CHID_46r_ENUM
#define JBCSTAT_CHID_47r_ENUM BCM56440_B0_JBCSTAT_CHID_47r_ENUM
#define JBCSTAT_CHID_48r_ENUM BCM56440_B0_JBCSTAT_CHID_48r_ENUM
#define JBCSTAT_CHID_49r_ENUM BCM56440_B0_JBCSTAT_CHID_49r_ENUM
#define JBCSTAT_CHID_5r_ENUM BCM56440_B0_JBCSTAT_CHID_5r_ENUM
#define JBCSTAT_CHID_50r_ENUM BCM56440_B0_JBCSTAT_CHID_50r_ENUM
#define JBCSTAT_CHID_51r_ENUM BCM56440_B0_JBCSTAT_CHID_51r_ENUM
#define JBCSTAT_CHID_52r_ENUM BCM56440_B0_JBCSTAT_CHID_52r_ENUM
#define JBCSTAT_CHID_53r_ENUM BCM56440_B0_JBCSTAT_CHID_53r_ENUM
#define JBCSTAT_CHID_54r_ENUM BCM56440_B0_JBCSTAT_CHID_54r_ENUM
#define JBCSTAT_CHID_55r_ENUM BCM56440_B0_JBCSTAT_CHID_55r_ENUM
#define JBCSTAT_CHID_56r_ENUM BCM56440_B0_JBCSTAT_CHID_56r_ENUM
#define JBCSTAT_CHID_57r_ENUM BCM56440_B0_JBCSTAT_CHID_57r_ENUM
#define JBCSTAT_CHID_58r_ENUM BCM56440_B0_JBCSTAT_CHID_58r_ENUM
#define JBCSTAT_CHID_59r_ENUM BCM56440_B0_JBCSTAT_CHID_59r_ENUM
#define JBCSTAT_CHID_6r_ENUM BCM56440_B0_JBCSTAT_CHID_6r_ENUM
#define JBCSTAT_CHID_60r_ENUM BCM56440_B0_JBCSTAT_CHID_60r_ENUM
#define JBCSTAT_CHID_61r_ENUM BCM56440_B0_JBCSTAT_CHID_61r_ENUM
#define JBCSTAT_CHID_62r_ENUM BCM56440_B0_JBCSTAT_CHID_62r_ENUM
#define JBCSTAT_CHID_63r_ENUM BCM56440_B0_JBCSTAT_CHID_63r_ENUM
#define JBCSTAT_CHID_7r_ENUM BCM56440_B0_JBCSTAT_CHID_7r_ENUM
#define JBCSTAT_CHID_8r_ENUM BCM56440_B0_JBCSTAT_CHID_8r_ENUM
#define JBCSTAT_CHID_9r_ENUM BCM56440_B0_JBCSTAT_CHID_9r_ENUM
#define JBDEPC_TCID_0r_ENUM BCM56440_B0_JBDEPC_TCID_0r_ENUM
#define JBDEPC_TCID_1r_ENUM BCM56440_B0_JBDEPC_TCID_1r_ENUM
#define JBDEPC_TCID_10r_ENUM BCM56440_B0_JBDEPC_TCID_10r_ENUM
#define JBDEPC_TCID_11r_ENUM BCM56440_B0_JBDEPC_TCID_11r_ENUM
#define JBDEPC_TCID_12r_ENUM BCM56440_B0_JBDEPC_TCID_12r_ENUM
#define JBDEPC_TCID_13r_ENUM BCM56440_B0_JBDEPC_TCID_13r_ENUM
#define JBDEPC_TCID_14r_ENUM BCM56440_B0_JBDEPC_TCID_14r_ENUM
#define JBDEPC_TCID_15r_ENUM BCM56440_B0_JBDEPC_TCID_15r_ENUM
#define JBDEPC_TCID_2r_ENUM BCM56440_B0_JBDEPC_TCID_2r_ENUM
#define JBDEPC_TCID_3r_ENUM BCM56440_B0_JBDEPC_TCID_3r_ENUM
#define JBDEPC_TCID_4r_ENUM BCM56440_B0_JBDEPC_TCID_4r_ENUM
#define JBDEPC_TCID_5r_ENUM BCM56440_B0_JBDEPC_TCID_5r_ENUM
#define JBDEPC_TCID_6r_ENUM BCM56440_B0_JBDEPC_TCID_6r_ENUM
#define JBDEPC_TCID_7r_ENUM BCM56440_B0_JBDEPC_TCID_7r_ENUM
#define JBDEPC_TCID_8r_ENUM BCM56440_B0_JBDEPC_TCID_8r_ENUM
#define JBDEPC_TCID_9r_ENUM BCM56440_B0_JBDEPC_TCID_9r_ENUM
#define JBDMAX1_CHID_0r_ENUM BCM56440_B0_JBDMAX1_CHID_0r_ENUM
#define JBDMAX1_CHID_1r_ENUM BCM56440_B0_JBDMAX1_CHID_1r_ENUM
#define JBDMAX1_CHID_10r_ENUM BCM56440_B0_JBDMAX1_CHID_10r_ENUM
#define JBDMAX1_CHID_11r_ENUM BCM56440_B0_JBDMAX1_CHID_11r_ENUM
#define JBDMAX1_CHID_12r_ENUM BCM56440_B0_JBDMAX1_CHID_12r_ENUM
#define JBDMAX1_CHID_13r_ENUM BCM56440_B0_JBDMAX1_CHID_13r_ENUM
#define JBDMAX1_CHID_14r_ENUM BCM56440_B0_JBDMAX1_CHID_14r_ENUM
#define JBDMAX1_CHID_15r_ENUM BCM56440_B0_JBDMAX1_CHID_15r_ENUM
#define JBDMAX1_CHID_16r_ENUM BCM56440_B0_JBDMAX1_CHID_16r_ENUM
#define JBDMAX1_CHID_17r_ENUM BCM56440_B0_JBDMAX1_CHID_17r_ENUM
#define JBDMAX1_CHID_18r_ENUM BCM56440_B0_JBDMAX1_CHID_18r_ENUM
#define JBDMAX1_CHID_19r_ENUM BCM56440_B0_JBDMAX1_CHID_19r_ENUM
#define JBDMAX1_CHID_2r_ENUM BCM56440_B0_JBDMAX1_CHID_2r_ENUM
#define JBDMAX1_CHID_20r_ENUM BCM56440_B0_JBDMAX1_CHID_20r_ENUM
#define JBDMAX1_CHID_21r_ENUM BCM56440_B0_JBDMAX1_CHID_21r_ENUM
#define JBDMAX1_CHID_22r_ENUM BCM56440_B0_JBDMAX1_CHID_22r_ENUM
#define JBDMAX1_CHID_23r_ENUM BCM56440_B0_JBDMAX1_CHID_23r_ENUM
#define JBDMAX1_CHID_24r_ENUM BCM56440_B0_JBDMAX1_CHID_24r_ENUM
#define JBDMAX1_CHID_25r_ENUM BCM56440_B0_JBDMAX1_CHID_25r_ENUM
#define JBDMAX1_CHID_26r_ENUM BCM56440_B0_JBDMAX1_CHID_26r_ENUM
#define JBDMAX1_CHID_27r_ENUM BCM56440_B0_JBDMAX1_CHID_27r_ENUM
#define JBDMAX1_CHID_28r_ENUM BCM56440_B0_JBDMAX1_CHID_28r_ENUM
#define JBDMAX1_CHID_29r_ENUM BCM56440_B0_JBDMAX1_CHID_29r_ENUM
#define JBDMAX1_CHID_3r_ENUM BCM56440_B0_JBDMAX1_CHID_3r_ENUM
#define JBDMAX1_CHID_30r_ENUM BCM56440_B0_JBDMAX1_CHID_30r_ENUM
#define JBDMAX1_CHID_31r_ENUM BCM56440_B0_JBDMAX1_CHID_31r_ENUM
#define JBDMAX1_CHID_32r_ENUM BCM56440_B0_JBDMAX1_CHID_32r_ENUM
#define JBDMAX1_CHID_33r_ENUM BCM56440_B0_JBDMAX1_CHID_33r_ENUM
#define JBDMAX1_CHID_34r_ENUM BCM56440_B0_JBDMAX1_CHID_34r_ENUM
#define JBDMAX1_CHID_35r_ENUM BCM56440_B0_JBDMAX1_CHID_35r_ENUM
#define JBDMAX1_CHID_36r_ENUM BCM56440_B0_JBDMAX1_CHID_36r_ENUM
#define JBDMAX1_CHID_37r_ENUM BCM56440_B0_JBDMAX1_CHID_37r_ENUM
#define JBDMAX1_CHID_38r_ENUM BCM56440_B0_JBDMAX1_CHID_38r_ENUM
#define JBDMAX1_CHID_39r_ENUM BCM56440_B0_JBDMAX1_CHID_39r_ENUM
#define JBDMAX1_CHID_4r_ENUM BCM56440_B0_JBDMAX1_CHID_4r_ENUM
#define JBDMAX1_CHID_40r_ENUM BCM56440_B0_JBDMAX1_CHID_40r_ENUM
#define JBDMAX1_CHID_41r_ENUM BCM56440_B0_JBDMAX1_CHID_41r_ENUM
#define JBDMAX1_CHID_42r_ENUM BCM56440_B0_JBDMAX1_CHID_42r_ENUM
#define JBDMAX1_CHID_43r_ENUM BCM56440_B0_JBDMAX1_CHID_43r_ENUM
#define JBDMAX1_CHID_44r_ENUM BCM56440_B0_JBDMAX1_CHID_44r_ENUM
#define JBDMAX1_CHID_45r_ENUM BCM56440_B0_JBDMAX1_CHID_45r_ENUM
#define JBDMAX1_CHID_46r_ENUM BCM56440_B0_JBDMAX1_CHID_46r_ENUM
#define JBDMAX1_CHID_47r_ENUM BCM56440_B0_JBDMAX1_CHID_47r_ENUM
#define JBDMAX1_CHID_48r_ENUM BCM56440_B0_JBDMAX1_CHID_48r_ENUM
#define JBDMAX1_CHID_49r_ENUM BCM56440_B0_JBDMAX1_CHID_49r_ENUM
#define JBDMAX1_CHID_5r_ENUM BCM56440_B0_JBDMAX1_CHID_5r_ENUM
#define JBDMAX1_CHID_50r_ENUM BCM56440_B0_JBDMAX1_CHID_50r_ENUM
#define JBDMAX1_CHID_51r_ENUM BCM56440_B0_JBDMAX1_CHID_51r_ENUM
#define JBDMAX1_CHID_52r_ENUM BCM56440_B0_JBDMAX1_CHID_52r_ENUM
#define JBDMAX1_CHID_53r_ENUM BCM56440_B0_JBDMAX1_CHID_53r_ENUM
#define JBDMAX1_CHID_54r_ENUM BCM56440_B0_JBDMAX1_CHID_54r_ENUM
#define JBDMAX1_CHID_55r_ENUM BCM56440_B0_JBDMAX1_CHID_55r_ENUM
#define JBDMAX1_CHID_56r_ENUM BCM56440_B0_JBDMAX1_CHID_56r_ENUM
#define JBDMAX1_CHID_57r_ENUM BCM56440_B0_JBDMAX1_CHID_57r_ENUM
#define JBDMAX1_CHID_58r_ENUM BCM56440_B0_JBDMAX1_CHID_58r_ENUM
#define JBDMAX1_CHID_59r_ENUM BCM56440_B0_JBDMAX1_CHID_59r_ENUM
#define JBDMAX1_CHID_6r_ENUM BCM56440_B0_JBDMAX1_CHID_6r_ENUM
#define JBDMAX1_CHID_60r_ENUM BCM56440_B0_JBDMAX1_CHID_60r_ENUM
#define JBDMAX1_CHID_61r_ENUM BCM56440_B0_JBDMAX1_CHID_61r_ENUM
#define JBDMAX1_CHID_62r_ENUM BCM56440_B0_JBDMAX1_CHID_62r_ENUM
#define JBDMAX1_CHID_63r_ENUM BCM56440_B0_JBDMAX1_CHID_63r_ENUM
#define JBDMAX1_CHID_7r_ENUM BCM56440_B0_JBDMAX1_CHID_7r_ENUM
#define JBDMAX1_CHID_8r_ENUM BCM56440_B0_JBDMAX1_CHID_8r_ENUM
#define JBDMAX1_CHID_9r_ENUM BCM56440_B0_JBDMAX1_CHID_9r_ENUM
#define JBDMAX2_CHID_0r_ENUM BCM56440_B0_JBDMAX2_CHID_0r_ENUM
#define JBDMAX2_CHID_1r_ENUM BCM56440_B0_JBDMAX2_CHID_1r_ENUM
#define JBDMAX2_CHID_10r_ENUM BCM56440_B0_JBDMAX2_CHID_10r_ENUM
#define JBDMAX2_CHID_11r_ENUM BCM56440_B0_JBDMAX2_CHID_11r_ENUM
#define JBDMAX2_CHID_12r_ENUM BCM56440_B0_JBDMAX2_CHID_12r_ENUM
#define JBDMAX2_CHID_13r_ENUM BCM56440_B0_JBDMAX2_CHID_13r_ENUM
#define JBDMAX2_CHID_14r_ENUM BCM56440_B0_JBDMAX2_CHID_14r_ENUM
#define JBDMAX2_CHID_15r_ENUM BCM56440_B0_JBDMAX2_CHID_15r_ENUM
#define JBDMAX2_CHID_16r_ENUM BCM56440_B0_JBDMAX2_CHID_16r_ENUM
#define JBDMAX2_CHID_17r_ENUM BCM56440_B0_JBDMAX2_CHID_17r_ENUM
#define JBDMAX2_CHID_18r_ENUM BCM56440_B0_JBDMAX2_CHID_18r_ENUM
#define JBDMAX2_CHID_19r_ENUM BCM56440_B0_JBDMAX2_CHID_19r_ENUM
#define JBDMAX2_CHID_2r_ENUM BCM56440_B0_JBDMAX2_CHID_2r_ENUM
#define JBDMAX2_CHID_20r_ENUM BCM56440_B0_JBDMAX2_CHID_20r_ENUM
#define JBDMAX2_CHID_21r_ENUM BCM56440_B0_JBDMAX2_CHID_21r_ENUM
#define JBDMAX2_CHID_22r_ENUM BCM56440_B0_JBDMAX2_CHID_22r_ENUM
#define JBDMAX2_CHID_23r_ENUM BCM56440_B0_JBDMAX2_CHID_23r_ENUM
#define JBDMAX2_CHID_24r_ENUM BCM56440_B0_JBDMAX2_CHID_24r_ENUM
#define JBDMAX2_CHID_25r_ENUM BCM56440_B0_JBDMAX2_CHID_25r_ENUM
#define JBDMAX2_CHID_26r_ENUM BCM56440_B0_JBDMAX2_CHID_26r_ENUM
#define JBDMAX2_CHID_27r_ENUM BCM56440_B0_JBDMAX2_CHID_27r_ENUM
#define JBDMAX2_CHID_28r_ENUM BCM56440_B0_JBDMAX2_CHID_28r_ENUM
#define JBDMAX2_CHID_29r_ENUM BCM56440_B0_JBDMAX2_CHID_29r_ENUM
#define JBDMAX2_CHID_3r_ENUM BCM56440_B0_JBDMAX2_CHID_3r_ENUM
#define JBDMAX2_CHID_30r_ENUM BCM56440_B0_JBDMAX2_CHID_30r_ENUM
#define JBDMAX2_CHID_31r_ENUM BCM56440_B0_JBDMAX2_CHID_31r_ENUM
#define JBDMAX2_CHID_32r_ENUM BCM56440_B0_JBDMAX2_CHID_32r_ENUM
#define JBDMAX2_CHID_33r_ENUM BCM56440_B0_JBDMAX2_CHID_33r_ENUM
#define JBDMAX2_CHID_34r_ENUM BCM56440_B0_JBDMAX2_CHID_34r_ENUM
#define JBDMAX2_CHID_35r_ENUM BCM56440_B0_JBDMAX2_CHID_35r_ENUM
#define JBDMAX2_CHID_36r_ENUM BCM56440_B0_JBDMAX2_CHID_36r_ENUM
#define JBDMAX2_CHID_37r_ENUM BCM56440_B0_JBDMAX2_CHID_37r_ENUM
#define JBDMAX2_CHID_38r_ENUM BCM56440_B0_JBDMAX2_CHID_38r_ENUM
#define JBDMAX2_CHID_39r_ENUM BCM56440_B0_JBDMAX2_CHID_39r_ENUM
#define JBDMAX2_CHID_4r_ENUM BCM56440_B0_JBDMAX2_CHID_4r_ENUM
#define JBDMAX2_CHID_40r_ENUM BCM56440_B0_JBDMAX2_CHID_40r_ENUM
#define JBDMAX2_CHID_41r_ENUM BCM56440_B0_JBDMAX2_CHID_41r_ENUM
#define JBDMAX2_CHID_42r_ENUM BCM56440_B0_JBDMAX2_CHID_42r_ENUM
#define JBDMAX2_CHID_43r_ENUM BCM56440_B0_JBDMAX2_CHID_43r_ENUM
#define JBDMAX2_CHID_44r_ENUM BCM56440_B0_JBDMAX2_CHID_44r_ENUM
#define JBDMAX2_CHID_45r_ENUM BCM56440_B0_JBDMAX2_CHID_45r_ENUM
#define JBDMAX2_CHID_46r_ENUM BCM56440_B0_JBDMAX2_CHID_46r_ENUM
#define JBDMAX2_CHID_47r_ENUM BCM56440_B0_JBDMAX2_CHID_47r_ENUM
#define JBDMAX2_CHID_48r_ENUM BCM56440_B0_JBDMAX2_CHID_48r_ENUM
#define JBDMAX2_CHID_49r_ENUM BCM56440_B0_JBDMAX2_CHID_49r_ENUM
#define JBDMAX2_CHID_5r_ENUM BCM56440_B0_JBDMAX2_CHID_5r_ENUM
#define JBDMAX2_CHID_50r_ENUM BCM56440_B0_JBDMAX2_CHID_50r_ENUM
#define JBDMAX2_CHID_51r_ENUM BCM56440_B0_JBDMAX2_CHID_51r_ENUM
#define JBDMAX2_CHID_52r_ENUM BCM56440_B0_JBDMAX2_CHID_52r_ENUM
#define JBDMAX2_CHID_53r_ENUM BCM56440_B0_JBDMAX2_CHID_53r_ENUM
#define JBDMAX2_CHID_54r_ENUM BCM56440_B0_JBDMAX2_CHID_54r_ENUM
#define JBDMAX2_CHID_55r_ENUM BCM56440_B0_JBDMAX2_CHID_55r_ENUM
#define JBDMAX2_CHID_56r_ENUM BCM56440_B0_JBDMAX2_CHID_56r_ENUM
#define JBDMAX2_CHID_57r_ENUM BCM56440_B0_JBDMAX2_CHID_57r_ENUM
#define JBDMAX2_CHID_58r_ENUM BCM56440_B0_JBDMAX2_CHID_58r_ENUM
#define JBDMAX2_CHID_59r_ENUM BCM56440_B0_JBDMAX2_CHID_59r_ENUM
#define JBDMAX2_CHID_6r_ENUM BCM56440_B0_JBDMAX2_CHID_6r_ENUM
#define JBDMAX2_CHID_60r_ENUM BCM56440_B0_JBDMAX2_CHID_60r_ENUM
#define JBDMAX2_CHID_61r_ENUM BCM56440_B0_JBDMAX2_CHID_61r_ENUM
#define JBDMAX2_CHID_62r_ENUM BCM56440_B0_JBDMAX2_CHID_62r_ENUM
#define JBDMAX2_CHID_63r_ENUM BCM56440_B0_JBDMAX2_CHID_63r_ENUM
#define JBDMAX2_CHID_7r_ENUM BCM56440_B0_JBDMAX2_CHID_7r_ENUM
#define JBDMAX2_CHID_8r_ENUM BCM56440_B0_JBDMAX2_CHID_8r_ENUM
#define JBDMAX2_CHID_9r_ENUM BCM56440_B0_JBDMAX2_CHID_9r_ENUM
#define JBDMIN1_CHID_0r_ENUM BCM56440_B0_JBDMIN1_CHID_0r_ENUM
#define JBDMIN1_CHID_1r_ENUM BCM56440_B0_JBDMIN1_CHID_1r_ENUM
#define JBDMIN1_CHID_10r_ENUM BCM56440_B0_JBDMIN1_CHID_10r_ENUM
#define JBDMIN1_CHID_11r_ENUM BCM56440_B0_JBDMIN1_CHID_11r_ENUM
#define JBDMIN1_CHID_12r_ENUM BCM56440_B0_JBDMIN1_CHID_12r_ENUM
#define JBDMIN1_CHID_13r_ENUM BCM56440_B0_JBDMIN1_CHID_13r_ENUM
#define JBDMIN1_CHID_14r_ENUM BCM56440_B0_JBDMIN1_CHID_14r_ENUM
#define JBDMIN1_CHID_15r_ENUM BCM56440_B0_JBDMIN1_CHID_15r_ENUM
#define JBDMIN1_CHID_16r_ENUM BCM56440_B0_JBDMIN1_CHID_16r_ENUM
#define JBDMIN1_CHID_17r_ENUM BCM56440_B0_JBDMIN1_CHID_17r_ENUM
#define JBDMIN1_CHID_18r_ENUM BCM56440_B0_JBDMIN1_CHID_18r_ENUM
#define JBDMIN1_CHID_19r_ENUM BCM56440_B0_JBDMIN1_CHID_19r_ENUM
#define JBDMIN1_CHID_2r_ENUM BCM56440_B0_JBDMIN1_CHID_2r_ENUM
#define JBDMIN1_CHID_20r_ENUM BCM56440_B0_JBDMIN1_CHID_20r_ENUM
#define JBDMIN1_CHID_21r_ENUM BCM56440_B0_JBDMIN1_CHID_21r_ENUM
#define JBDMIN1_CHID_22r_ENUM BCM56440_B0_JBDMIN1_CHID_22r_ENUM
#define JBDMIN1_CHID_23r_ENUM BCM56440_B0_JBDMIN1_CHID_23r_ENUM
#define JBDMIN1_CHID_24r_ENUM BCM56440_B0_JBDMIN1_CHID_24r_ENUM
#define JBDMIN1_CHID_25r_ENUM BCM56440_B0_JBDMIN1_CHID_25r_ENUM
#define JBDMIN1_CHID_26r_ENUM BCM56440_B0_JBDMIN1_CHID_26r_ENUM
#define JBDMIN1_CHID_27r_ENUM BCM56440_B0_JBDMIN1_CHID_27r_ENUM
#define JBDMIN1_CHID_28r_ENUM BCM56440_B0_JBDMIN1_CHID_28r_ENUM
#define JBDMIN1_CHID_29r_ENUM BCM56440_B0_JBDMIN1_CHID_29r_ENUM
#define JBDMIN1_CHID_3r_ENUM BCM56440_B0_JBDMIN1_CHID_3r_ENUM
#define JBDMIN1_CHID_30r_ENUM BCM56440_B0_JBDMIN1_CHID_30r_ENUM
#define JBDMIN1_CHID_31r_ENUM BCM56440_B0_JBDMIN1_CHID_31r_ENUM
#define JBDMIN1_CHID_32r_ENUM BCM56440_B0_JBDMIN1_CHID_32r_ENUM
#define JBDMIN1_CHID_33r_ENUM BCM56440_B0_JBDMIN1_CHID_33r_ENUM
#define JBDMIN1_CHID_34r_ENUM BCM56440_B0_JBDMIN1_CHID_34r_ENUM
#define JBDMIN1_CHID_35r_ENUM BCM56440_B0_JBDMIN1_CHID_35r_ENUM
#define JBDMIN1_CHID_36r_ENUM BCM56440_B0_JBDMIN1_CHID_36r_ENUM
#define JBDMIN1_CHID_37r_ENUM BCM56440_B0_JBDMIN1_CHID_37r_ENUM
#define JBDMIN1_CHID_38r_ENUM BCM56440_B0_JBDMIN1_CHID_38r_ENUM
#define JBDMIN1_CHID_39r_ENUM BCM56440_B0_JBDMIN1_CHID_39r_ENUM
#define JBDMIN1_CHID_4r_ENUM BCM56440_B0_JBDMIN1_CHID_4r_ENUM
#define JBDMIN1_CHID_40r_ENUM BCM56440_B0_JBDMIN1_CHID_40r_ENUM
#define JBDMIN1_CHID_41r_ENUM BCM56440_B0_JBDMIN1_CHID_41r_ENUM
#define JBDMIN1_CHID_42r_ENUM BCM56440_B0_JBDMIN1_CHID_42r_ENUM
#define JBDMIN1_CHID_43r_ENUM BCM56440_B0_JBDMIN1_CHID_43r_ENUM
#define JBDMIN1_CHID_44r_ENUM BCM56440_B0_JBDMIN1_CHID_44r_ENUM
#define JBDMIN1_CHID_45r_ENUM BCM56440_B0_JBDMIN1_CHID_45r_ENUM
#define JBDMIN1_CHID_46r_ENUM BCM56440_B0_JBDMIN1_CHID_46r_ENUM
#define JBDMIN1_CHID_47r_ENUM BCM56440_B0_JBDMIN1_CHID_47r_ENUM
#define JBDMIN1_CHID_48r_ENUM BCM56440_B0_JBDMIN1_CHID_48r_ENUM
#define JBDMIN1_CHID_49r_ENUM BCM56440_B0_JBDMIN1_CHID_49r_ENUM
#define JBDMIN1_CHID_5r_ENUM BCM56440_B0_JBDMIN1_CHID_5r_ENUM
#define JBDMIN1_CHID_50r_ENUM BCM56440_B0_JBDMIN1_CHID_50r_ENUM
#define JBDMIN1_CHID_51r_ENUM BCM56440_B0_JBDMIN1_CHID_51r_ENUM
#define JBDMIN1_CHID_52r_ENUM BCM56440_B0_JBDMIN1_CHID_52r_ENUM
#define JBDMIN1_CHID_53r_ENUM BCM56440_B0_JBDMIN1_CHID_53r_ENUM
#define JBDMIN1_CHID_54r_ENUM BCM56440_B0_JBDMIN1_CHID_54r_ENUM
#define JBDMIN1_CHID_55r_ENUM BCM56440_B0_JBDMIN1_CHID_55r_ENUM
#define JBDMIN1_CHID_56r_ENUM BCM56440_B0_JBDMIN1_CHID_56r_ENUM
#define JBDMIN1_CHID_57r_ENUM BCM56440_B0_JBDMIN1_CHID_57r_ENUM
#define JBDMIN1_CHID_58r_ENUM BCM56440_B0_JBDMIN1_CHID_58r_ENUM
#define JBDMIN1_CHID_59r_ENUM BCM56440_B0_JBDMIN1_CHID_59r_ENUM
#define JBDMIN1_CHID_6r_ENUM BCM56440_B0_JBDMIN1_CHID_6r_ENUM
#define JBDMIN1_CHID_60r_ENUM BCM56440_B0_JBDMIN1_CHID_60r_ENUM
#define JBDMIN1_CHID_61r_ENUM BCM56440_B0_JBDMIN1_CHID_61r_ENUM
#define JBDMIN1_CHID_62r_ENUM BCM56440_B0_JBDMIN1_CHID_62r_ENUM
#define JBDMIN1_CHID_63r_ENUM BCM56440_B0_JBDMIN1_CHID_63r_ENUM
#define JBDMIN1_CHID_7r_ENUM BCM56440_B0_JBDMIN1_CHID_7r_ENUM
#define JBDMIN1_CHID_8r_ENUM BCM56440_B0_JBDMIN1_CHID_8r_ENUM
#define JBDMIN1_CHID_9r_ENUM BCM56440_B0_JBDMIN1_CHID_9r_ENUM
#define JBDMIN2_CHID_0r_ENUM BCM56440_B0_JBDMIN2_CHID_0r_ENUM
#define JBDMIN2_CHID_1r_ENUM BCM56440_B0_JBDMIN2_CHID_1r_ENUM
#define JBDMIN2_CHID_10r_ENUM BCM56440_B0_JBDMIN2_CHID_10r_ENUM
#define JBDMIN2_CHID_11r_ENUM BCM56440_B0_JBDMIN2_CHID_11r_ENUM
#define JBDMIN2_CHID_12r_ENUM BCM56440_B0_JBDMIN2_CHID_12r_ENUM
#define JBDMIN2_CHID_13r_ENUM BCM56440_B0_JBDMIN2_CHID_13r_ENUM
#define JBDMIN2_CHID_14r_ENUM BCM56440_B0_JBDMIN2_CHID_14r_ENUM
#define JBDMIN2_CHID_15r_ENUM BCM56440_B0_JBDMIN2_CHID_15r_ENUM
#define JBDMIN2_CHID_16r_ENUM BCM56440_B0_JBDMIN2_CHID_16r_ENUM
#define JBDMIN2_CHID_17r_ENUM BCM56440_B0_JBDMIN2_CHID_17r_ENUM
#define JBDMIN2_CHID_18r_ENUM BCM56440_B0_JBDMIN2_CHID_18r_ENUM
#define JBDMIN2_CHID_19r_ENUM BCM56440_B0_JBDMIN2_CHID_19r_ENUM
#define JBDMIN2_CHID_2r_ENUM BCM56440_B0_JBDMIN2_CHID_2r_ENUM
#define JBDMIN2_CHID_20r_ENUM BCM56440_B0_JBDMIN2_CHID_20r_ENUM
#define JBDMIN2_CHID_21r_ENUM BCM56440_B0_JBDMIN2_CHID_21r_ENUM
#define JBDMIN2_CHID_22r_ENUM BCM56440_B0_JBDMIN2_CHID_22r_ENUM
#define JBDMIN2_CHID_23r_ENUM BCM56440_B0_JBDMIN2_CHID_23r_ENUM
#define JBDMIN2_CHID_24r_ENUM BCM56440_B0_JBDMIN2_CHID_24r_ENUM
#define JBDMIN2_CHID_25r_ENUM BCM56440_B0_JBDMIN2_CHID_25r_ENUM
#define JBDMIN2_CHID_26r_ENUM BCM56440_B0_JBDMIN2_CHID_26r_ENUM
#define JBDMIN2_CHID_27r_ENUM BCM56440_B0_JBDMIN2_CHID_27r_ENUM
#define JBDMIN2_CHID_28r_ENUM BCM56440_B0_JBDMIN2_CHID_28r_ENUM
#define JBDMIN2_CHID_29r_ENUM BCM56440_B0_JBDMIN2_CHID_29r_ENUM
#define JBDMIN2_CHID_3r_ENUM BCM56440_B0_JBDMIN2_CHID_3r_ENUM
#define JBDMIN2_CHID_30r_ENUM BCM56440_B0_JBDMIN2_CHID_30r_ENUM
#define JBDMIN2_CHID_31r_ENUM BCM56440_B0_JBDMIN2_CHID_31r_ENUM
#define JBDMIN2_CHID_32r_ENUM BCM56440_B0_JBDMIN2_CHID_32r_ENUM
#define JBDMIN2_CHID_33r_ENUM BCM56440_B0_JBDMIN2_CHID_33r_ENUM
#define JBDMIN2_CHID_34r_ENUM BCM56440_B0_JBDMIN2_CHID_34r_ENUM
#define JBDMIN2_CHID_35r_ENUM BCM56440_B0_JBDMIN2_CHID_35r_ENUM
#define JBDMIN2_CHID_36r_ENUM BCM56440_B0_JBDMIN2_CHID_36r_ENUM
#define JBDMIN2_CHID_37r_ENUM BCM56440_B0_JBDMIN2_CHID_37r_ENUM
#define JBDMIN2_CHID_38r_ENUM BCM56440_B0_JBDMIN2_CHID_38r_ENUM
#define JBDMIN2_CHID_39r_ENUM BCM56440_B0_JBDMIN2_CHID_39r_ENUM
#define JBDMIN2_CHID_4r_ENUM BCM56440_B0_JBDMIN2_CHID_4r_ENUM
#define JBDMIN2_CHID_40r_ENUM BCM56440_B0_JBDMIN2_CHID_40r_ENUM
#define JBDMIN2_CHID_41r_ENUM BCM56440_B0_JBDMIN2_CHID_41r_ENUM
#define JBDMIN2_CHID_42r_ENUM BCM56440_B0_JBDMIN2_CHID_42r_ENUM
#define JBDMIN2_CHID_43r_ENUM BCM56440_B0_JBDMIN2_CHID_43r_ENUM
#define JBDMIN2_CHID_44r_ENUM BCM56440_B0_JBDMIN2_CHID_44r_ENUM
#define JBDMIN2_CHID_45r_ENUM BCM56440_B0_JBDMIN2_CHID_45r_ENUM
#define JBDMIN2_CHID_46r_ENUM BCM56440_B0_JBDMIN2_CHID_46r_ENUM
#define JBDMIN2_CHID_47r_ENUM BCM56440_B0_JBDMIN2_CHID_47r_ENUM
#define JBDMIN2_CHID_48r_ENUM BCM56440_B0_JBDMIN2_CHID_48r_ENUM
#define JBDMIN2_CHID_49r_ENUM BCM56440_B0_JBDMIN2_CHID_49r_ENUM
#define JBDMIN2_CHID_5r_ENUM BCM56440_B0_JBDMIN2_CHID_5r_ENUM
#define JBDMIN2_CHID_50r_ENUM BCM56440_B0_JBDMIN2_CHID_50r_ENUM
#define JBDMIN2_CHID_51r_ENUM BCM56440_B0_JBDMIN2_CHID_51r_ENUM
#define JBDMIN2_CHID_52r_ENUM BCM56440_B0_JBDMIN2_CHID_52r_ENUM
#define JBDMIN2_CHID_53r_ENUM BCM56440_B0_JBDMIN2_CHID_53r_ENUM
#define JBDMIN2_CHID_54r_ENUM BCM56440_B0_JBDMIN2_CHID_54r_ENUM
#define JBDMIN2_CHID_55r_ENUM BCM56440_B0_JBDMIN2_CHID_55r_ENUM
#define JBDMIN2_CHID_56r_ENUM BCM56440_B0_JBDMIN2_CHID_56r_ENUM
#define JBDMIN2_CHID_57r_ENUM BCM56440_B0_JBDMIN2_CHID_57r_ENUM
#define JBDMIN2_CHID_58r_ENUM BCM56440_B0_JBDMIN2_CHID_58r_ENUM
#define JBDMIN2_CHID_59r_ENUM BCM56440_B0_JBDMIN2_CHID_59r_ENUM
#define JBDMIN2_CHID_6r_ENUM BCM56440_B0_JBDMIN2_CHID_6r_ENUM
#define JBDMIN2_CHID_60r_ENUM BCM56440_B0_JBDMIN2_CHID_60r_ENUM
#define JBDMIN2_CHID_61r_ENUM BCM56440_B0_JBDMIN2_CHID_61r_ENUM
#define JBDMIN2_CHID_62r_ENUM BCM56440_B0_JBDMIN2_CHID_62r_ENUM
#define JBDMIN2_CHID_63r_ENUM BCM56440_B0_JBDMIN2_CHID_63r_ENUM
#define JBDMIN2_CHID_7r_ENUM BCM56440_B0_JBDMIN2_CHID_7r_ENUM
#define JBDMIN2_CHID_8r_ENUM BCM56440_B0_JBDMIN2_CHID_8r_ENUM
#define JBDMIN2_CHID_9r_ENUM BCM56440_B0_JBDMIN2_CHID_9r_ENUM
#define JBDSUM1_TCID_0r_ENUM BCM56440_B0_JBDSUM1_TCID_0r_ENUM
#define JBDSUM1_TCID_1r_ENUM BCM56440_B0_JBDSUM1_TCID_1r_ENUM
#define JBDSUM1_TCID_10r_ENUM BCM56440_B0_JBDSUM1_TCID_10r_ENUM
#define JBDSUM1_TCID_11r_ENUM BCM56440_B0_JBDSUM1_TCID_11r_ENUM
#define JBDSUM1_TCID_12r_ENUM BCM56440_B0_JBDSUM1_TCID_12r_ENUM
#define JBDSUM1_TCID_13r_ENUM BCM56440_B0_JBDSUM1_TCID_13r_ENUM
#define JBDSUM1_TCID_14r_ENUM BCM56440_B0_JBDSUM1_TCID_14r_ENUM
#define JBDSUM1_TCID_15r_ENUM BCM56440_B0_JBDSUM1_TCID_15r_ENUM
#define JBDSUM1_TCID_2r_ENUM BCM56440_B0_JBDSUM1_TCID_2r_ENUM
#define JBDSUM1_TCID_3r_ENUM BCM56440_B0_JBDSUM1_TCID_3r_ENUM
#define JBDSUM1_TCID_4r_ENUM BCM56440_B0_JBDSUM1_TCID_4r_ENUM
#define JBDSUM1_TCID_5r_ENUM BCM56440_B0_JBDSUM1_TCID_5r_ENUM
#define JBDSUM1_TCID_6r_ENUM BCM56440_B0_JBDSUM1_TCID_6r_ENUM
#define JBDSUM1_TCID_7r_ENUM BCM56440_B0_JBDSUM1_TCID_7r_ENUM
#define JBDSUM1_TCID_8r_ENUM BCM56440_B0_JBDSUM1_TCID_8r_ENUM
#define JBDSUM1_TCID_9r_ENUM BCM56440_B0_JBDSUM1_TCID_9r_ENUM
#define JBDSUM2_TCID_0r_ENUM BCM56440_B0_JBDSUM2_TCID_0r_ENUM
#define JBDSUM2_TCID_1r_ENUM BCM56440_B0_JBDSUM2_TCID_1r_ENUM
#define JBDSUM2_TCID_10r_ENUM BCM56440_B0_JBDSUM2_TCID_10r_ENUM
#define JBDSUM2_TCID_11r_ENUM BCM56440_B0_JBDSUM2_TCID_11r_ENUM
#define JBDSUM2_TCID_12r_ENUM BCM56440_B0_JBDSUM2_TCID_12r_ENUM
#define JBDSUM2_TCID_13r_ENUM BCM56440_B0_JBDSUM2_TCID_13r_ENUM
#define JBDSUM2_TCID_14r_ENUM BCM56440_B0_JBDSUM2_TCID_14r_ENUM
#define JBDSUM2_TCID_15r_ENUM BCM56440_B0_JBDSUM2_TCID_15r_ENUM
#define JBDSUM2_TCID_2r_ENUM BCM56440_B0_JBDSUM2_TCID_2r_ENUM
#define JBDSUM2_TCID_3r_ENUM BCM56440_B0_JBDSUM2_TCID_3r_ENUM
#define JBDSUM2_TCID_4r_ENUM BCM56440_B0_JBDSUM2_TCID_4r_ENUM
#define JBDSUM2_TCID_5r_ENUM BCM56440_B0_JBDSUM2_TCID_5r_ENUM
#define JBDSUM2_TCID_6r_ENUM BCM56440_B0_JBDSUM2_TCID_6r_ENUM
#define JBDSUM2_TCID_7r_ENUM BCM56440_B0_JBDSUM2_TCID_7r_ENUM
#define JBDSUM2_TCID_8r_ENUM BCM56440_B0_JBDSUM2_TCID_8r_ENUM
#define JBDSUM2_TCID_9r_ENUM BCM56440_B0_JBDSUM2_TCID_9r_ENUM
#define JBMISSPC_CHID_0r_ENUM BCM56440_B0_JBMISSPC_CHID_0r_ENUM
#define JBMISSPC_CHID_1r_ENUM BCM56440_B0_JBMISSPC_CHID_1r_ENUM
#define JBMISSPC_CHID_10r_ENUM BCM56440_B0_JBMISSPC_CHID_10r_ENUM
#define JBMISSPC_CHID_11r_ENUM BCM56440_B0_JBMISSPC_CHID_11r_ENUM
#define JBMISSPC_CHID_12r_ENUM BCM56440_B0_JBMISSPC_CHID_12r_ENUM
#define JBMISSPC_CHID_13r_ENUM BCM56440_B0_JBMISSPC_CHID_13r_ENUM
#define JBMISSPC_CHID_14r_ENUM BCM56440_B0_JBMISSPC_CHID_14r_ENUM
#define JBMISSPC_CHID_15r_ENUM BCM56440_B0_JBMISSPC_CHID_15r_ENUM
#define JBMISSPC_CHID_16r_ENUM BCM56440_B0_JBMISSPC_CHID_16r_ENUM
#define JBMISSPC_CHID_17r_ENUM BCM56440_B0_JBMISSPC_CHID_17r_ENUM
#define JBMISSPC_CHID_18r_ENUM BCM56440_B0_JBMISSPC_CHID_18r_ENUM
#define JBMISSPC_CHID_19r_ENUM BCM56440_B0_JBMISSPC_CHID_19r_ENUM
#define JBMISSPC_CHID_2r_ENUM BCM56440_B0_JBMISSPC_CHID_2r_ENUM
#define JBMISSPC_CHID_20r_ENUM BCM56440_B0_JBMISSPC_CHID_20r_ENUM
#define JBMISSPC_CHID_21r_ENUM BCM56440_B0_JBMISSPC_CHID_21r_ENUM
#define JBMISSPC_CHID_22r_ENUM BCM56440_B0_JBMISSPC_CHID_22r_ENUM
#define JBMISSPC_CHID_23r_ENUM BCM56440_B0_JBMISSPC_CHID_23r_ENUM
#define JBMISSPC_CHID_24r_ENUM BCM56440_B0_JBMISSPC_CHID_24r_ENUM
#define JBMISSPC_CHID_25r_ENUM BCM56440_B0_JBMISSPC_CHID_25r_ENUM
#define JBMISSPC_CHID_26r_ENUM BCM56440_B0_JBMISSPC_CHID_26r_ENUM
#define JBMISSPC_CHID_27r_ENUM BCM56440_B0_JBMISSPC_CHID_27r_ENUM
#define JBMISSPC_CHID_28r_ENUM BCM56440_B0_JBMISSPC_CHID_28r_ENUM
#define JBMISSPC_CHID_29r_ENUM BCM56440_B0_JBMISSPC_CHID_29r_ENUM
#define JBMISSPC_CHID_3r_ENUM BCM56440_B0_JBMISSPC_CHID_3r_ENUM
#define JBMISSPC_CHID_30r_ENUM BCM56440_B0_JBMISSPC_CHID_30r_ENUM
#define JBMISSPC_CHID_31r_ENUM BCM56440_B0_JBMISSPC_CHID_31r_ENUM
#define JBMISSPC_CHID_32r_ENUM BCM56440_B0_JBMISSPC_CHID_32r_ENUM
#define JBMISSPC_CHID_33r_ENUM BCM56440_B0_JBMISSPC_CHID_33r_ENUM
#define JBMISSPC_CHID_34r_ENUM BCM56440_B0_JBMISSPC_CHID_34r_ENUM
#define JBMISSPC_CHID_35r_ENUM BCM56440_B0_JBMISSPC_CHID_35r_ENUM
#define JBMISSPC_CHID_36r_ENUM BCM56440_B0_JBMISSPC_CHID_36r_ENUM
#define JBMISSPC_CHID_37r_ENUM BCM56440_B0_JBMISSPC_CHID_37r_ENUM
#define JBMISSPC_CHID_38r_ENUM BCM56440_B0_JBMISSPC_CHID_38r_ENUM
#define JBMISSPC_CHID_39r_ENUM BCM56440_B0_JBMISSPC_CHID_39r_ENUM
#define JBMISSPC_CHID_4r_ENUM BCM56440_B0_JBMISSPC_CHID_4r_ENUM
#define JBMISSPC_CHID_40r_ENUM BCM56440_B0_JBMISSPC_CHID_40r_ENUM
#define JBMISSPC_CHID_41r_ENUM BCM56440_B0_JBMISSPC_CHID_41r_ENUM
#define JBMISSPC_CHID_42r_ENUM BCM56440_B0_JBMISSPC_CHID_42r_ENUM
#define JBMISSPC_CHID_43r_ENUM BCM56440_B0_JBMISSPC_CHID_43r_ENUM
#define JBMISSPC_CHID_44r_ENUM BCM56440_B0_JBMISSPC_CHID_44r_ENUM
#define JBMISSPC_CHID_45r_ENUM BCM56440_B0_JBMISSPC_CHID_45r_ENUM
#define JBMISSPC_CHID_46r_ENUM BCM56440_B0_JBMISSPC_CHID_46r_ENUM
#define JBMISSPC_CHID_47r_ENUM BCM56440_B0_JBMISSPC_CHID_47r_ENUM
#define JBMISSPC_CHID_48r_ENUM BCM56440_B0_JBMISSPC_CHID_48r_ENUM
#define JBMISSPC_CHID_49r_ENUM BCM56440_B0_JBMISSPC_CHID_49r_ENUM
#define JBMISSPC_CHID_5r_ENUM BCM56440_B0_JBMISSPC_CHID_5r_ENUM
#define JBMISSPC_CHID_50r_ENUM BCM56440_B0_JBMISSPC_CHID_50r_ENUM
#define JBMISSPC_CHID_51r_ENUM BCM56440_B0_JBMISSPC_CHID_51r_ENUM
#define JBMISSPC_CHID_52r_ENUM BCM56440_B0_JBMISSPC_CHID_52r_ENUM
#define JBMISSPC_CHID_53r_ENUM BCM56440_B0_JBMISSPC_CHID_53r_ENUM
#define JBMISSPC_CHID_54r_ENUM BCM56440_B0_JBMISSPC_CHID_54r_ENUM
#define JBMISSPC_CHID_55r_ENUM BCM56440_B0_JBMISSPC_CHID_55r_ENUM
#define JBMISSPC_CHID_56r_ENUM BCM56440_B0_JBMISSPC_CHID_56r_ENUM
#define JBMISSPC_CHID_57r_ENUM BCM56440_B0_JBMISSPC_CHID_57r_ENUM
#define JBMISSPC_CHID_58r_ENUM BCM56440_B0_JBMISSPC_CHID_58r_ENUM
#define JBMISSPC_CHID_59r_ENUM BCM56440_B0_JBMISSPC_CHID_59r_ENUM
#define JBMISSPC_CHID_6r_ENUM BCM56440_B0_JBMISSPC_CHID_6r_ENUM
#define JBMISSPC_CHID_60r_ENUM BCM56440_B0_JBMISSPC_CHID_60r_ENUM
#define JBMISSPC_CHID_61r_ENUM BCM56440_B0_JBMISSPC_CHID_61r_ENUM
#define JBMISSPC_CHID_62r_ENUM BCM56440_B0_JBMISSPC_CHID_62r_ENUM
#define JBMISSPC_CHID_63r_ENUM BCM56440_B0_JBMISSPC_CHID_63r_ENUM
#define JBMISSPC_CHID_7r_ENUM BCM56440_B0_JBMISSPC_CHID_7r_ENUM
#define JBMISSPC_CHID_8r_ENUM BCM56440_B0_JBMISSPC_CHID_8r_ENUM
#define JBMISSPC_CHID_9r_ENUM BCM56440_B0_JBMISSPC_CHID_9r_ENUM
#define JBRSTRT_CHID_0r_ENUM BCM56440_B0_JBRSTRT_CHID_0r_ENUM
#define JBRSTRT_CHID_1r_ENUM BCM56440_B0_JBRSTRT_CHID_1r_ENUM
#define JBRSTRT_CHID_10r_ENUM BCM56440_B0_JBRSTRT_CHID_10r_ENUM
#define JBRSTRT_CHID_11r_ENUM BCM56440_B0_JBRSTRT_CHID_11r_ENUM
#define JBRSTRT_CHID_12r_ENUM BCM56440_B0_JBRSTRT_CHID_12r_ENUM
#define JBRSTRT_CHID_13r_ENUM BCM56440_B0_JBRSTRT_CHID_13r_ENUM
#define JBRSTRT_CHID_14r_ENUM BCM56440_B0_JBRSTRT_CHID_14r_ENUM
#define JBRSTRT_CHID_15r_ENUM BCM56440_B0_JBRSTRT_CHID_15r_ENUM
#define JBRSTRT_CHID_16r_ENUM BCM56440_B0_JBRSTRT_CHID_16r_ENUM
#define JBRSTRT_CHID_17r_ENUM BCM56440_B0_JBRSTRT_CHID_17r_ENUM
#define JBRSTRT_CHID_18r_ENUM BCM56440_B0_JBRSTRT_CHID_18r_ENUM
#define JBRSTRT_CHID_19r_ENUM BCM56440_B0_JBRSTRT_CHID_19r_ENUM
#define JBRSTRT_CHID_2r_ENUM BCM56440_B0_JBRSTRT_CHID_2r_ENUM
#define JBRSTRT_CHID_20r_ENUM BCM56440_B0_JBRSTRT_CHID_20r_ENUM
#define JBRSTRT_CHID_21r_ENUM BCM56440_B0_JBRSTRT_CHID_21r_ENUM
#define JBRSTRT_CHID_22r_ENUM BCM56440_B0_JBRSTRT_CHID_22r_ENUM
#define JBRSTRT_CHID_23r_ENUM BCM56440_B0_JBRSTRT_CHID_23r_ENUM
#define JBRSTRT_CHID_24r_ENUM BCM56440_B0_JBRSTRT_CHID_24r_ENUM
#define JBRSTRT_CHID_25r_ENUM BCM56440_B0_JBRSTRT_CHID_25r_ENUM
#define JBRSTRT_CHID_26r_ENUM BCM56440_B0_JBRSTRT_CHID_26r_ENUM
#define JBRSTRT_CHID_27r_ENUM BCM56440_B0_JBRSTRT_CHID_27r_ENUM
#define JBRSTRT_CHID_28r_ENUM BCM56440_B0_JBRSTRT_CHID_28r_ENUM
#define JBRSTRT_CHID_29r_ENUM BCM56440_B0_JBRSTRT_CHID_29r_ENUM
#define JBRSTRT_CHID_3r_ENUM BCM56440_B0_JBRSTRT_CHID_3r_ENUM
#define JBRSTRT_CHID_30r_ENUM BCM56440_B0_JBRSTRT_CHID_30r_ENUM
#define JBRSTRT_CHID_31r_ENUM BCM56440_B0_JBRSTRT_CHID_31r_ENUM
#define JBRSTRT_CHID_32r_ENUM BCM56440_B0_JBRSTRT_CHID_32r_ENUM
#define JBRSTRT_CHID_33r_ENUM BCM56440_B0_JBRSTRT_CHID_33r_ENUM
#define JBRSTRT_CHID_34r_ENUM BCM56440_B0_JBRSTRT_CHID_34r_ENUM
#define JBRSTRT_CHID_35r_ENUM BCM56440_B0_JBRSTRT_CHID_35r_ENUM
#define JBRSTRT_CHID_36r_ENUM BCM56440_B0_JBRSTRT_CHID_36r_ENUM
#define JBRSTRT_CHID_37r_ENUM BCM56440_B0_JBRSTRT_CHID_37r_ENUM
#define JBRSTRT_CHID_38r_ENUM BCM56440_B0_JBRSTRT_CHID_38r_ENUM
#define JBRSTRT_CHID_39r_ENUM BCM56440_B0_JBRSTRT_CHID_39r_ENUM
#define JBRSTRT_CHID_4r_ENUM BCM56440_B0_JBRSTRT_CHID_4r_ENUM
#define JBRSTRT_CHID_40r_ENUM BCM56440_B0_JBRSTRT_CHID_40r_ENUM
#define JBRSTRT_CHID_41r_ENUM BCM56440_B0_JBRSTRT_CHID_41r_ENUM
#define JBRSTRT_CHID_42r_ENUM BCM56440_B0_JBRSTRT_CHID_42r_ENUM
#define JBRSTRT_CHID_43r_ENUM BCM56440_B0_JBRSTRT_CHID_43r_ENUM
#define JBRSTRT_CHID_44r_ENUM BCM56440_B0_JBRSTRT_CHID_44r_ENUM
#define JBRSTRT_CHID_45r_ENUM BCM56440_B0_JBRSTRT_CHID_45r_ENUM
#define JBRSTRT_CHID_46r_ENUM BCM56440_B0_JBRSTRT_CHID_46r_ENUM
#define JBRSTRT_CHID_47r_ENUM BCM56440_B0_JBRSTRT_CHID_47r_ENUM
#define JBRSTRT_CHID_48r_ENUM BCM56440_B0_JBRSTRT_CHID_48r_ENUM
#define JBRSTRT_CHID_49r_ENUM BCM56440_B0_JBRSTRT_CHID_49r_ENUM
#define JBRSTRT_CHID_5r_ENUM BCM56440_B0_JBRSTRT_CHID_5r_ENUM
#define JBRSTRT_CHID_50r_ENUM BCM56440_B0_JBRSTRT_CHID_50r_ENUM
#define JBRSTRT_CHID_51r_ENUM BCM56440_B0_JBRSTRT_CHID_51r_ENUM
#define JBRSTRT_CHID_52r_ENUM BCM56440_B0_JBRSTRT_CHID_52r_ENUM
#define JBRSTRT_CHID_53r_ENUM BCM56440_B0_JBRSTRT_CHID_53r_ENUM
#define JBRSTRT_CHID_54r_ENUM BCM56440_B0_JBRSTRT_CHID_54r_ENUM
#define JBRSTRT_CHID_55r_ENUM BCM56440_B0_JBRSTRT_CHID_55r_ENUM
#define JBRSTRT_CHID_56r_ENUM BCM56440_B0_JBRSTRT_CHID_56r_ENUM
#define JBRSTRT_CHID_57r_ENUM BCM56440_B0_JBRSTRT_CHID_57r_ENUM
#define JBRSTRT_CHID_58r_ENUM BCM56440_B0_JBRSTRT_CHID_58r_ENUM
#define JBRSTRT_CHID_59r_ENUM BCM56440_B0_JBRSTRT_CHID_59r_ENUM
#define JBRSTRT_CHID_6r_ENUM BCM56440_B0_JBRSTRT_CHID_6r_ENUM
#define JBRSTRT_CHID_60r_ENUM BCM56440_B0_JBRSTRT_CHID_60r_ENUM
#define JBRSTRT_CHID_61r_ENUM BCM56440_B0_JBRSTRT_CHID_61r_ENUM
#define JBRSTRT_CHID_62r_ENUM BCM56440_B0_JBRSTRT_CHID_62r_ENUM
#define JBRSTRT_CHID_63r_ENUM BCM56440_B0_JBRSTRT_CHID_63r_ENUM
#define JBRSTRT_CHID_7r_ENUM BCM56440_B0_JBRSTRT_CHID_7r_ENUM
#define JBRSTRT_CHID_8r_ENUM BCM56440_B0_JBRSTRT_CHID_8r_ENUM
#define JBRSTRT_CHID_9r_ENUM BCM56440_B0_JBRSTRT_CHID_9r_ENUM
#define JBSLPCFGr_ENUM BCM56440_B0_JBSLPCFGr_ENUM
#define JBSLPCMDr_ENUM BCM56440_B0_JBSLPCMDr_ENUM
#define JBUNDRPC_CHID_0r_ENUM BCM56440_B0_JBUNDRPC_CHID_0r_ENUM
#define JBUNDRPC_CHID_1r_ENUM BCM56440_B0_JBUNDRPC_CHID_1r_ENUM
#define JBUNDRPC_CHID_10r_ENUM BCM56440_B0_JBUNDRPC_CHID_10r_ENUM
#define JBUNDRPC_CHID_11r_ENUM BCM56440_B0_JBUNDRPC_CHID_11r_ENUM
#define JBUNDRPC_CHID_12r_ENUM BCM56440_B0_JBUNDRPC_CHID_12r_ENUM
#define JBUNDRPC_CHID_13r_ENUM BCM56440_B0_JBUNDRPC_CHID_13r_ENUM
#define JBUNDRPC_CHID_14r_ENUM BCM56440_B0_JBUNDRPC_CHID_14r_ENUM
#define JBUNDRPC_CHID_15r_ENUM BCM56440_B0_JBUNDRPC_CHID_15r_ENUM
#define JBUNDRPC_CHID_16r_ENUM BCM56440_B0_JBUNDRPC_CHID_16r_ENUM
#define JBUNDRPC_CHID_17r_ENUM BCM56440_B0_JBUNDRPC_CHID_17r_ENUM
#define JBUNDRPC_CHID_18r_ENUM BCM56440_B0_JBUNDRPC_CHID_18r_ENUM
#define JBUNDRPC_CHID_19r_ENUM BCM56440_B0_JBUNDRPC_CHID_19r_ENUM
#define JBUNDRPC_CHID_2r_ENUM BCM56440_B0_JBUNDRPC_CHID_2r_ENUM
#define JBUNDRPC_CHID_20r_ENUM BCM56440_B0_JBUNDRPC_CHID_20r_ENUM
#define JBUNDRPC_CHID_21r_ENUM BCM56440_B0_JBUNDRPC_CHID_21r_ENUM
#define JBUNDRPC_CHID_22r_ENUM BCM56440_B0_JBUNDRPC_CHID_22r_ENUM
#define JBUNDRPC_CHID_23r_ENUM BCM56440_B0_JBUNDRPC_CHID_23r_ENUM
#define JBUNDRPC_CHID_24r_ENUM BCM56440_B0_JBUNDRPC_CHID_24r_ENUM
#define JBUNDRPC_CHID_25r_ENUM BCM56440_B0_JBUNDRPC_CHID_25r_ENUM
#define JBUNDRPC_CHID_26r_ENUM BCM56440_B0_JBUNDRPC_CHID_26r_ENUM
#define JBUNDRPC_CHID_27r_ENUM BCM56440_B0_JBUNDRPC_CHID_27r_ENUM
#define JBUNDRPC_CHID_28r_ENUM BCM56440_B0_JBUNDRPC_CHID_28r_ENUM
#define JBUNDRPC_CHID_29r_ENUM BCM56440_B0_JBUNDRPC_CHID_29r_ENUM
#define JBUNDRPC_CHID_3r_ENUM BCM56440_B0_JBUNDRPC_CHID_3r_ENUM
#define JBUNDRPC_CHID_30r_ENUM BCM56440_B0_JBUNDRPC_CHID_30r_ENUM
#define JBUNDRPC_CHID_31r_ENUM BCM56440_B0_JBUNDRPC_CHID_31r_ENUM
#define JBUNDRPC_CHID_32r_ENUM BCM56440_B0_JBUNDRPC_CHID_32r_ENUM
#define JBUNDRPC_CHID_33r_ENUM BCM56440_B0_JBUNDRPC_CHID_33r_ENUM
#define JBUNDRPC_CHID_34r_ENUM BCM56440_B0_JBUNDRPC_CHID_34r_ENUM
#define JBUNDRPC_CHID_35r_ENUM BCM56440_B0_JBUNDRPC_CHID_35r_ENUM
#define JBUNDRPC_CHID_36r_ENUM BCM56440_B0_JBUNDRPC_CHID_36r_ENUM
#define JBUNDRPC_CHID_37r_ENUM BCM56440_B0_JBUNDRPC_CHID_37r_ENUM
#define JBUNDRPC_CHID_38r_ENUM BCM56440_B0_JBUNDRPC_CHID_38r_ENUM
#define JBUNDRPC_CHID_39r_ENUM BCM56440_B0_JBUNDRPC_CHID_39r_ENUM
#define JBUNDRPC_CHID_4r_ENUM BCM56440_B0_JBUNDRPC_CHID_4r_ENUM
#define JBUNDRPC_CHID_40r_ENUM BCM56440_B0_JBUNDRPC_CHID_40r_ENUM
#define JBUNDRPC_CHID_41r_ENUM BCM56440_B0_JBUNDRPC_CHID_41r_ENUM
#define JBUNDRPC_CHID_42r_ENUM BCM56440_B0_JBUNDRPC_CHID_42r_ENUM
#define JBUNDRPC_CHID_43r_ENUM BCM56440_B0_JBUNDRPC_CHID_43r_ENUM
#define JBUNDRPC_CHID_44r_ENUM BCM56440_B0_JBUNDRPC_CHID_44r_ENUM
#define JBUNDRPC_CHID_45r_ENUM BCM56440_B0_JBUNDRPC_CHID_45r_ENUM
#define JBUNDRPC_CHID_46r_ENUM BCM56440_B0_JBUNDRPC_CHID_46r_ENUM
#define JBUNDRPC_CHID_47r_ENUM BCM56440_B0_JBUNDRPC_CHID_47r_ENUM
#define JBUNDRPC_CHID_48r_ENUM BCM56440_B0_JBUNDRPC_CHID_48r_ENUM
#define JBUNDRPC_CHID_49r_ENUM BCM56440_B0_JBUNDRPC_CHID_49r_ENUM
#define JBUNDRPC_CHID_5r_ENUM BCM56440_B0_JBUNDRPC_CHID_5r_ENUM
#define JBUNDRPC_CHID_50r_ENUM BCM56440_B0_JBUNDRPC_CHID_50r_ENUM
#define JBUNDRPC_CHID_51r_ENUM BCM56440_B0_JBUNDRPC_CHID_51r_ENUM
#define JBUNDRPC_CHID_52r_ENUM BCM56440_B0_JBUNDRPC_CHID_52r_ENUM
#define JBUNDRPC_CHID_53r_ENUM BCM56440_B0_JBUNDRPC_CHID_53r_ENUM
#define JBUNDRPC_CHID_54r_ENUM BCM56440_B0_JBUNDRPC_CHID_54r_ENUM
#define JBUNDRPC_CHID_55r_ENUM BCM56440_B0_JBUNDRPC_CHID_55r_ENUM
#define JBUNDRPC_CHID_56r_ENUM BCM56440_B0_JBUNDRPC_CHID_56r_ENUM
#define JBUNDRPC_CHID_57r_ENUM BCM56440_B0_JBUNDRPC_CHID_57r_ENUM
#define JBUNDRPC_CHID_58r_ENUM BCM56440_B0_JBUNDRPC_CHID_58r_ENUM
#define JBUNDRPC_CHID_59r_ENUM BCM56440_B0_JBUNDRPC_CHID_59r_ENUM
#define JBUNDRPC_CHID_6r_ENUM BCM56440_B0_JBUNDRPC_CHID_6r_ENUM
#define JBUNDRPC_CHID_60r_ENUM BCM56440_B0_JBUNDRPC_CHID_60r_ENUM
#define JBUNDRPC_CHID_61r_ENUM BCM56440_B0_JBUNDRPC_CHID_61r_ENUM
#define JBUNDRPC_CHID_62r_ENUM BCM56440_B0_JBUNDRPC_CHID_62r_ENUM
#define JBUNDRPC_CHID_63r_ENUM BCM56440_B0_JBUNDRPC_CHID_63r_ENUM
#define JBUNDRPC_CHID_7r_ENUM BCM56440_B0_JBUNDRPC_CHID_7r_ENUM
#define JBUNDRPC_CHID_8r_ENUM BCM56440_B0_JBUNDRPC_CHID_8r_ENUM
#define JBUNDRPC_CHID_9r_ENUM BCM56440_B0_JBUNDRPC_CHID_9r_ENUM
#define KNOWN_MCAST_BLOCK_MASKm_ENUM BCM56440_B0_KNOWN_MCAST_BLOCK_MASKm_ENUM
#define KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56440_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM BCM56440_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM BCM56440_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM
#define L2MCm_ENUM BCM56440_B0_L2MCm_ENUM
#define L2MC_PARITY_CONTROLr_ENUM BCM56440_B0_L2MC_PARITY_CONTROLr_ENUM
#define L2MC_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L2MC_PARITY_STATUS_INTRr_ENUM
#define L2MC_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L2MC_PARITY_STATUS_NACKr_ENUM
#define L2Xm_ENUM BCM56440_B0_L2Xm_ENUM
#define L2_AGE_DEBUGr_ENUM BCM56440_B0_L2_AGE_DEBUGr_ENUM
#define L2_AGE_DEBUG_2r_ENUM BCM56440_B0_L2_AGE_DEBUG_2r_ENUM
#define L2_AGE_TIMERr_ENUM BCM56440_B0_L2_AGE_TIMERr_ENUM
#define L2_AUX_HASH_CONTROLr_ENUM BCM56440_B0_L2_AUX_HASH_CONTROLr_ENUM
#define L2_BULK_CONTROLr_ENUM BCM56440_B0_L2_BULK_CONTROLr_ENUM
#define L2_BULK_MATCH_DATAm_ENUM BCM56440_B0_L2_BULK_MATCH_DATAm_ENUM
#define L2_BULK_MATCH_MASKm_ENUM BCM56440_B0_L2_BULK_MATCH_MASKm_ENUM
#define L2_BULK_REPLACE_DATAm_ENUM BCM56440_B0_L2_BULK_REPLACE_DATAm_ENUM
#define L2_BULK_REPLACE_MASKm_ENUM BCM56440_B0_L2_BULK_REPLACE_MASKm_ENUM
#define L2_ENTRY_DBGCTRL_0r_ENUM BCM56440_B0_L2_ENTRY_DBGCTRL_0r_ENUM
#define L2_ENTRY_DBGCTRL_1r_ENUM BCM56440_B0_L2_ENTRY_DBGCTRL_1r_ENUM
#define L2_ENTRY_DBGCTRL_2r_ENUM BCM56440_B0_L2_ENTRY_DBGCTRL_2r_ENUM
#define L2_ENTRY_ONLYm_ENUM BCM56440_B0_L2_ENTRY_ONLYm_ENUM
#define L2_ENTRY_OVERFLOWm_ENUM BCM56440_B0_L2_ENTRY_OVERFLOWm_ENUM
#define L2_ENTRY_PARITY_CONTROLr_ENUM BCM56440_B0_L2_ENTRY_PARITY_CONTROLr_ENUM
#define L2_ENTRY_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_L2_ENTRY_PARITY_STATUS_INTR_0r_ENUM
#define L2_ENTRY_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_L2_ENTRY_PARITY_STATUS_INTR_1r_ENUM
#define L2_ENTRY_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_L2_ENTRY_PARITY_STATUS_NACK_0r_ENUM
#define L2_ENTRY_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_L2_ENTRY_PARITY_STATUS_NACK_1r_ENUM
#define L2_HITDA_ONLYm_ENUM BCM56440_B0_L2_HITDA_ONLYm_ENUM
#define L2_HITSA_ONLYm_ENUM BCM56440_B0_L2_HITSA_ONLYm_ENUM
#define L2_HIT_DBGCTRL_0r_ENUM BCM56440_B0_L2_HIT_DBGCTRL_0r_ENUM
#define L2_HIT_DBGCTRL_1r_ENUM BCM56440_B0_L2_HIT_DBGCTRL_1r_ENUM
#define L2_LEARN_CONTROLr_ENUM BCM56440_B0_L2_LEARN_CONTROLr_ENUM
#define L2_MOD_FIFOm_ENUM BCM56440_B0_L2_MOD_FIFOm_ENUM
#define L2_MOD_FIFO_CNTr_ENUM BCM56440_B0_L2_MOD_FIFO_CNTr_ENUM
#define L2_MOD_FIFO_DBGCTRLr_ENUM BCM56440_B0_L2_MOD_FIFO_DBGCTRLr_ENUM
#define L2_MOD_FIFO_PARITY_CONTROLr_ENUM BCM56440_B0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM
#define L2_MOD_FIFO_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L2_MOD_FIFO_PARITY_STATUS_INTRr_ENUM
#define L2_MOD_FIFO_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L2_MOD_FIFO_PARITY_STATUS_NACKr_ENUM
#define L2_MOD_FIFO_RD_PTRr_ENUM BCM56440_B0_L2_MOD_FIFO_RD_PTRr_ENUM
#define L2_MOD_FIFO_WR_PTRr_ENUM BCM56440_B0_L2_MOD_FIFO_WR_PTRr_ENUM
#define L2_USER_ENTRYm_ENUM BCM56440_B0_L2_USER_ENTRYm_ENUM
#define L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM BCM56440_B0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM BCM56440_B0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM
#define L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM BCM56440_B0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM
#define L2_USER_ENTRY_CAM_DBGCTRLr_ENUM BCM56440_B0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_DBGCTRLr_ENUM BCM56440_B0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_ONLYm_ENUM BCM56440_B0_L2_USER_ENTRY_DATA_ONLYm_ENUM
#define L2_USER_ENTRY_ONLYm_ENUM BCM56440_B0_L2_USER_ENTRY_ONLYm_ENUM
#define L3_AUX_HASH_CONTROLr_ENUM BCM56440_B0_L3_AUX_HASH_CONTROLr_ENUM
#define L3_DEFIPm_ENUM BCM56440_B0_L3_DEFIPm_ENUM
#define L3_DEFIP_128m_ENUM BCM56440_B0_L3_DEFIP_128m_ENUM
#define L3_DEFIP_128_CAM_BIST_CONFIGr_ENUM BCM56440_B0_L3_DEFIP_128_CAM_BIST_CONFIGr_ENUM
#define L3_DEFIP_128_CAM_BIST_CONTROLr_ENUM BCM56440_B0_L3_DEFIP_128_CAM_BIST_CONTROLr_ENUM
#define L3_DEFIP_128_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_L3_DEFIP_128_CAM_BIST_DBG_DATAr_ENUM
#define L3_DEFIP_128_CAM_BIST_STATUSr_ENUM BCM56440_B0_L3_DEFIP_128_CAM_BIST_STATUSr_ENUM
#define L3_DEFIP_128_CAM_DBGCTRLr_ENUM BCM56440_B0_L3_DEFIP_128_CAM_DBGCTRLr_ENUM
#define L3_DEFIP_128_CAM_ENABLEr_ENUM BCM56440_B0_L3_DEFIP_128_CAM_ENABLEr_ENUM
#define L3_DEFIP_128_DATA_DBGCTRLr_ENUM BCM56440_B0_L3_DEFIP_128_DATA_DBGCTRLr_ENUM
#define L3_DEFIP_128_DATA_ONLYm_ENUM BCM56440_B0_L3_DEFIP_128_DATA_ONLYm_ENUM
#define L3_DEFIP_128_DATA_PARITY_CONTROLr_ENUM BCM56440_B0_L3_DEFIP_128_DATA_PARITY_CONTROLr_ENUM
#define L3_DEFIP_128_DATA_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_DEFIP_128_DATA_PARITY_STATUS_INTRr_ENUM
#define L3_DEFIP_128_DATA_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_DEFIP_128_DATA_PARITY_STATUS_NACKr_ENUM
#define L3_DEFIP_128_HIT_ONLYm_ENUM BCM56440_B0_L3_DEFIP_128_HIT_ONLYm_ENUM
#define L3_DEFIP_128_ONLYm_ENUM BCM56440_B0_L3_DEFIP_128_ONLYm_ENUM
#define L3_DEFIP_CAM_BIST_CONFIGr_ENUM BCM56440_B0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM
#define L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM BCM56440_B0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM
#define L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM
#define L3_DEFIP_CAM_BIST_STATUSr_ENUM BCM56440_B0_L3_DEFIP_CAM_BIST_STATUSr_ENUM
#define L3_DEFIP_CAM_DBGCTRL0r_ENUM BCM56440_B0_L3_DEFIP_CAM_DBGCTRL0r_ENUM
#define L3_DEFIP_CAM_DBGCTRL1r_ENUM BCM56440_B0_L3_DEFIP_CAM_DBGCTRL1r_ENUM
#define L3_DEFIP_CAM_DBGCTRL2r_ENUM BCM56440_B0_L3_DEFIP_CAM_DBGCTRL2r_ENUM
#define L3_DEFIP_CAM_ENABLEr_ENUM BCM56440_B0_L3_DEFIP_CAM_ENABLEr_ENUM
#define L3_DEFIP_DATA_DBGCTRL_0r_ENUM BCM56440_B0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM
#define L3_DEFIP_DATA_DBGCTRL_1r_ENUM BCM56440_B0_L3_DEFIP_DATA_DBGCTRL_1r_ENUM
#define L3_DEFIP_DATA_ONLYm_ENUM BCM56440_B0_L3_DEFIP_DATA_ONLYm_ENUM
#define L3_DEFIP_DATA_PARITY_CONTROLr_ENUM BCM56440_B0_L3_DEFIP_DATA_PARITY_CONTROLr_ENUM
#define L3_DEFIP_DATA_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_DEFIP_DATA_PARITY_STATUS_INTRr_ENUM
#define L3_DEFIP_DATA_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_DEFIP_DATA_PARITY_STATUS_NACKr_ENUM
#define L3_DEFIP_HIT_ONLYm_ENUM BCM56440_B0_L3_DEFIP_HIT_ONLYm_ENUM
#define L3_DEFIP_KEY_SELr_ENUM BCM56440_B0_L3_DEFIP_KEY_SELr_ENUM
#define L3_DEFIP_ONLYm_ENUM BCM56440_B0_L3_DEFIP_ONLYm_ENUM
#define L3_DEFIP_PAIR_128m_ENUM BCM56440_B0_L3_DEFIP_PAIR_128m_ENUM
#define L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM BCM56440_B0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM BCM56440_B0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_ONLYm_ENUM BCM56440_B0_L3_DEFIP_PAIR_128_ONLYm_ENUM
#define L3_DEFIP_RPF_CONTROLr_ENUM BCM56440_B0_L3_DEFIP_RPF_CONTROLr_ENUM
#define L3_ECMPm_ENUM BCM56440_B0_L3_ECMPm_ENUM
#define L3_ECMP_COUNTm_ENUM BCM56440_B0_L3_ECMP_COUNTm_ENUM
#define L3_ECMP_GROUP_PARITY_CONTROLr_ENUM BCM56440_B0_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM
#define L3_ECMP_GROUP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_ECMP_GROUP_PARITY_STATUS_INTRr_ENUM
#define L3_ECMP_GROUP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_ECMP_GROUP_PARITY_STATUS_NACKr_ENUM
#define L3_ECMP_PARITY_CONTROLr_ENUM BCM56440_B0_L3_ECMP_PARITY_CONTROLr_ENUM
#define L3_ECMP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_ECMP_PARITY_STATUS_INTRr_ENUM
#define L3_ECMP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_ECMP_PARITY_STATUS_NACKr_ENUM
#define L3_ENTRY_DBGCTRL0r_ENUM BCM56440_B0_L3_ENTRY_DBGCTRL0r_ENUM
#define L3_ENTRY_DBGCTRL1r_ENUM BCM56440_B0_L3_ENTRY_DBGCTRL1r_ENUM
#define L3_ENTRY_DBGCTRL2r_ENUM BCM56440_B0_L3_ENTRY_DBGCTRL2r_ENUM
#define L3_ENTRY_DBGCTRL3r_ENUM BCM56440_B0_L3_ENTRY_DBGCTRL3r_ENUM
#define L3_ENTRY_DBGCTRL4r_ENUM BCM56440_B0_L3_ENTRY_DBGCTRL4r_ENUM
#define L3_ENTRY_DBGCTRL5r_ENUM BCM56440_B0_L3_ENTRY_DBGCTRL5r_ENUM
#define L3_ENTRY_DBGCTRL6r_ENUM BCM56440_B0_L3_ENTRY_DBGCTRL6r_ENUM
#define L3_ENTRY_HIT_ONLYm_ENUM BCM56440_B0_L3_ENTRY_HIT_ONLYm_ENUM
#define L3_ENTRY_IPV4_MULTICASTm_ENUM BCM56440_B0_L3_ENTRY_IPV4_MULTICASTm_ENUM
#define L3_ENTRY_IPV4_UNICASTm_ENUM BCM56440_B0_L3_ENTRY_IPV4_UNICASTm_ENUM
#define L3_ENTRY_IPV6_MULTICASTm_ENUM BCM56440_B0_L3_ENTRY_IPV6_MULTICASTm_ENUM
#define L3_ENTRY_IPV6_UNICASTm_ENUM BCM56440_B0_L3_ENTRY_IPV6_UNICASTm_ENUM
#define L3_ENTRY_ONLYm_ENUM BCM56440_B0_L3_ENTRY_ONLYm_ENUM
#define L3_ENTRY_PARITY_CONTROLr_ENUM BCM56440_B0_L3_ENTRY_PARITY_CONTROLr_ENUM
#define L3_ENTRY_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_L3_ENTRY_PARITY_STATUS_INTR_0r_ENUM
#define L3_ENTRY_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_L3_ENTRY_PARITY_STATUS_INTR_1r_ENUM
#define L3_ENTRY_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_L3_ENTRY_PARITY_STATUS_NACK_0r_ENUM
#define L3_ENTRY_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_L3_ENTRY_PARITY_STATUS_NACK_1r_ENUM
#define L3_IIFm_ENUM BCM56440_B0_L3_IIFm_ENUM
#define L3_IIF_PARITY_CONTROLr_ENUM BCM56440_B0_L3_IIF_PARITY_CONTROLr_ENUM
#define L3_IIF_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_IIF_PARITY_STATUS_INTRr_ENUM
#define L3_IIF_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_IIF_PARITY_STATUS_NACKr_ENUM
#define L3_IPMCm_ENUM BCM56440_B0_L3_IPMCm_ENUM
#define L3_IPMC_1m_ENUM BCM56440_B0_L3_IPMC_1m_ENUM
#define L3_IPMC_1_PARITY_CONTROLr_ENUM BCM56440_B0_L3_IPMC_1_PARITY_CONTROLr_ENUM
#define L3_IPMC_1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_IPMC_1_PARITY_STATUS_INTRr_ENUM
#define L3_IPMC_1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_IPMC_1_PARITY_STATUS_NACKr_ENUM
#define L3_IPMC_PARITY_CONTROLr_ENUM BCM56440_B0_L3_IPMC_PARITY_CONTROLr_ENUM
#define L3_IPMC_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_IPMC_PARITY_STATUS_INTRr_ENUM
#define L3_IPMC_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_IPMC_PARITY_STATUS_NACKr_ENUM
#define L3_IPMC_REMAPm_ENUM BCM56440_B0_L3_IPMC_REMAPm_ENUM
#define L3_IPMC_REMAP_PARITY_CONTROLr_ENUM BCM56440_B0_L3_IPMC_REMAP_PARITY_CONTROLr_ENUM
#define L3_IPMC_REMAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_IPMC_REMAP_PARITY_STATUS_INTRr_ENUM
#define L3_IPMC_REMAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_IPMC_REMAP_PARITY_STATUS_NACKr_ENUM
#define L3_MTU_VALUESm_ENUM BCM56440_B0_L3_MTU_VALUESm_ENUM
#define L3_MTU_VALUES_PARITY_CONTROLr_ENUM BCM56440_B0_L3_MTU_VALUES_PARITY_CONTROLr_ENUM
#define L3_MTU_VALUES_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_MTU_VALUES_PARITY_STATUS_INTRr_ENUM
#define L3_MTU_VALUES_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_MTU_VALUES_PARITY_STATUS_NACKr_ENUM
#define L3_TUNNELm_ENUM BCM56440_B0_L3_TUNNELm_ENUM
#define L3_TUNNEL_CAM_BIST_CONFIGr_ENUM BCM56440_B0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM
#define L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM
#define L3_TUNNEL_CAM_BIST_STATUSr_ENUM BCM56440_B0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM
#define L3_TUNNEL_CAM_DBGCTRLr_ENUM BCM56440_B0_L3_TUNNEL_CAM_DBGCTRLr_ENUM
#define L3_TUNNEL_PARITY_CONTROLr_ENUM BCM56440_B0_L3_TUNNEL_PARITY_CONTROLr_ENUM
#define L3_TUNNEL_PARITY_STATUS_INTRr_ENUM BCM56440_B0_L3_TUNNEL_PARITY_STATUS_INTRr_ENUM
#define L3_TUNNEL_PARITY_STATUS_NACKr_ENUM BCM56440_B0_L3_TUNNEL_PARITY_STATUS_NACKr_ENUM
#define LAG_FAILOVER_CONFIGr_ENUM BCM56440_B0_LAG_FAILOVER_CONFIGr_ENUM
#define LAG_FAILOVER_STATUSr_ENUM BCM56440_B0_LAG_FAILOVER_STATUSr_ENUM
#define LINK_STATUSm_ENUM BCM56440_B0_LINK_STATUSm_ENUM
#define LLS_ACTIVATION_EVENT_SEENr_ENUM BCM56440_B0_LLS_ACTIVATION_EVENT_SEENr_ENUM
#define LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM BCM56440_B0_LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM BCM56440_B0_LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr_ENUM BCM56440_B0_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CONFIG0r_ENUM BCM56440_B0_LLS_CONFIG0r_ENUM
#define LLS_CONFIG_SP_MIN_PRIORITYr_ENUM BCM56440_B0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM
#define LLS_DEBUG_DEQ_BLOCKr_ENUM BCM56440_B0_LLS_DEBUG_DEQ_BLOCKr_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM BCM56440_B0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM
#define LLS_DEBUG_INJECT_ACTIVATIONr_ENUM BCM56440_B0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM
#define LLS_DEQUEUE_EVENT_SEENr_ENUM BCM56440_B0_LLS_DEQUEUE_EVENT_SEENr_ENUM
#define LLS_ERRORr_ENUM BCM56440_B0_LLS_ERRORr_ENUM
#define LLS_ERROR_ECC_DEBUGr_ENUM BCM56440_B0_LLS_ERROR_ECC_DEBUGr_ENUM
#define LLS_ERROR_MASKr_ENUM BCM56440_B0_LLS_ERROR_MASKr_ENUM
#define LLS_ERROR_UPD2r_ENUM BCM56440_B0_LLS_ERROR_UPD2r_ENUM
#define LLS_ERROR_UPD2_MASKr_ENUM BCM56440_B0_LLS_ERROR_UPD2_MASKr_ENUM
#define LLS_FC_CONFIGr_ENUM BCM56440_B0_LLS_FC_CONFIGr_ENUM
#define LLS_INITr_ENUM BCM56440_B0_LLS_INITr_ENUM
#define LLS_L0_CHILD_STATE1m_ENUM BCM56440_B0_LLS_L0_CHILD_STATE1m_ENUM
#define LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56440_B0_LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM
#define LLS_L0_CONFIGm_ENUM BCM56440_B0_LLS_L0_CONFIGm_ENUM
#define LLS_L0_CONFIG_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_CONFIG_ECC_STATUSr_ENUM
#define LLS_L0_ECC_1B_COUNTERr_ENUM BCM56440_B0_LLS_L0_ECC_1B_COUNTERr_ENUM
#define LLS_L0_ECC_2B_COUNTERr_ENUM BCM56440_B0_LLS_L0_ECC_2B_COUNTERr_ENUM
#define LLS_L0_ECC_DEBUGr_ENUM BCM56440_B0_LLS_L0_ECC_DEBUGr_ENUM
#define LLS_L0_ECC_DEBUG1r_ENUM BCM56440_B0_LLS_L0_ECC_DEBUG1r_ENUM
#define LLS_L0_ECC_ERROR1r_ENUM BCM56440_B0_LLS_L0_ECC_ERROR1r_ENUM
#define LLS_L0_ECC_ERROR1_MASKr_ENUM BCM56440_B0_LLS_L0_ECC_ERROR1_MASKr_ENUM
#define LLS_L0_EF_NEXTm_ENUM BCM56440_B0_LLS_L0_EF_NEXTm_ENUM
#define LLS_L0_EF_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_EF_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_ERRORm_ENUM BCM56440_B0_LLS_L0_ERRORm_ENUM
#define LLS_L0_ERROR_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_ERROR_ECC_STATUSr_ENUM
#define LLS_L0_ERROR_MINm_ENUM BCM56440_B0_LLS_L0_ERROR_MINm_ENUM
#define LLS_L0_ERROR_MIN_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_ERROR_MIN_ECC_STATUSr_ENUM
#define LLS_L0_HEADS_TAILSm_ENUM BCM56440_B0_LLS_L0_HEADS_TAILSm_ENUM
#define LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM
#define LLS_L0_MIN_BUCKET_Cm_ENUM BCM56440_B0_LLS_L0_MIN_BUCKET_Cm_ENUM
#define LLS_L0_MIN_BUCKET_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_MIN_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L0_MIN_CONFIG_Cm_ENUM BCM56440_B0_LLS_L0_MIN_CONFIG_Cm_ENUM
#define LLS_L0_MIN_CONFIG_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_MIN_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L0_MIN_NEXTm_ENUM BCM56440_B0_LLS_L0_MIN_NEXTm_ENUM
#define LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_PARENTm_ENUM BCM56440_B0_LLS_L0_PARENTm_ENUM
#define LLS_L0_PARENT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_PARENT_ECC_STATUSr_ENUM
#define LLS_L0_PARENT_STATEm_ENUM BCM56440_B0_LLS_L0_PARENT_STATEm_ENUM
#define LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM
#define LLS_L0_SHAPER_BUCKET_Cm_ENUM BCM56440_B0_LLS_L0_SHAPER_BUCKET_Cm_ENUM
#define LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L0_SHAPER_CONFIG_Cm_ENUM BCM56440_B0_LLS_L0_SHAPER_CONFIG_Cm_ENUM
#define LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L0_WERR_MAX_SCm_ENUM BCM56440_B0_LLS_L0_WERR_MAX_SCm_ENUM
#define LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_L0_WERR_NEXTm_ENUM BCM56440_B0_LLS_L0_WERR_NEXTm_ENUM
#define LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_XOFFm_ENUM BCM56440_B0_LLS_L0_XOFFm_ENUM
#define LLS_L1_CHILD_STATE1m_ENUM BCM56440_B0_LLS_L1_CHILD_STATE1m_ENUM
#define LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56440_B0_LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM
#define LLS_L1_CONFIGm_ENUM BCM56440_B0_LLS_L1_CONFIGm_ENUM
#define LLS_L1_CONFIG_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_CONFIG_ECC_STATUSr_ENUM
#define LLS_L1_ECC_1B_COUNTERr_ENUM BCM56440_B0_LLS_L1_ECC_1B_COUNTERr_ENUM
#define LLS_L1_ECC_2B_COUNTERr_ENUM BCM56440_B0_LLS_L1_ECC_2B_COUNTERr_ENUM
#define LLS_L1_ECC_DEBUG1r_ENUM BCM56440_B0_LLS_L1_ECC_DEBUG1r_ENUM
#define LLS_L1_ECC_ERROR1r_ENUM BCM56440_B0_LLS_L1_ECC_ERROR1r_ENUM
#define LLS_L1_ECC_ERROR1_MASKr_ENUM BCM56440_B0_LLS_L1_ECC_ERROR1_MASKr_ENUM
#define LLS_L1_EF_NEXTm_ENUM BCM56440_B0_LLS_L1_EF_NEXTm_ENUM
#define LLS_L1_EF_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_EF_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_ERRORm_ENUM BCM56440_B0_LLS_L1_ERRORm_ENUM
#define LLS_L1_ERROR_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_ERROR_ECC_STATUSr_ENUM
#define LLS_L1_ERROR_MINm_ENUM BCM56440_B0_LLS_L1_ERROR_MINm_ENUM
#define LLS_L1_ERROR_MIN_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_ERROR_MIN_ECC_STATUSr_ENUM
#define LLS_L1_HEADS_TAILSm_ENUM BCM56440_B0_LLS_L1_HEADS_TAILSm_ENUM
#define LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM
#define LLS_L1_MIN_BUCKET_Cm_ENUM BCM56440_B0_LLS_L1_MIN_BUCKET_Cm_ENUM
#define LLS_L1_MIN_BUCKET_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_MIN_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L1_MIN_CONFIG_Cm_ENUM BCM56440_B0_LLS_L1_MIN_CONFIG_Cm_ENUM
#define LLS_L1_MIN_CONFIG_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_MIN_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L1_MIN_NEXTm_ENUM BCM56440_B0_LLS_L1_MIN_NEXTm_ENUM
#define LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_PARENTm_ENUM BCM56440_B0_LLS_L1_PARENTm_ENUM
#define LLS_L1_PARENT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_PARENT_ECC_STATUSr_ENUM
#define LLS_L1_PARENT_STATEm_ENUM BCM56440_B0_LLS_L1_PARENT_STATEm_ENUM
#define LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM
#define LLS_L1_SHAPER_BUCKET_Cm_ENUM BCM56440_B0_LLS_L1_SHAPER_BUCKET_Cm_ENUM
#define LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L1_SHAPER_CONFIG_Cm_ENUM BCM56440_B0_LLS_L1_SHAPER_CONFIG_Cm_ENUM
#define LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L1_WERR_MAX_SCm_ENUM BCM56440_B0_LLS_L1_WERR_MAX_SCm_ENUM
#define LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_L1_WERR_NEXTm_ENUM BCM56440_B0_LLS_L1_WERR_NEXTm_ENUM
#define LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_XOFFm_ENUM BCM56440_B0_LLS_L1_XOFFm_ENUM
#define LLS_L2_ACT_MINm_ENUM BCM56440_B0_LLS_L2_ACT_MINm_ENUM
#define LLS_L2_ACT_MIN_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_ACT_MIN_ECC_STATUSr_ENUM
#define LLS_L2_ACT_SHAPERm_ENUM BCM56440_B0_LLS_L2_ACT_SHAPERm_ENUM
#define LLS_L2_ACT_SHAPER_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_ACT_SHAPER_ECC_STATUSr_ENUM
#define LLS_L2_ACT_XONm_ENUM BCM56440_B0_LLS_L2_ACT_XONm_ENUM
#define LLS_L2_ACT_XON_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_ACT_XON_ECC_STATUSr_ENUM
#define LLS_L2_CHILD_STATE1m_ENUM BCM56440_B0_LLS_L2_CHILD_STATE1m_ENUM
#define LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56440_B0_LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM
#define LLS_L2_ECC_1B_COUNTERr_ENUM BCM56440_B0_LLS_L2_ECC_1B_COUNTERr_ENUM
#define LLS_L2_ECC_2B_COUNTERr_ENUM BCM56440_B0_LLS_L2_ECC_2B_COUNTERr_ENUM
#define LLS_L2_ECC_DEBUG1r_ENUM BCM56440_B0_LLS_L2_ECC_DEBUG1r_ENUM
#define LLS_L2_ECC_DEBUG2r_ENUM BCM56440_B0_LLS_L2_ECC_DEBUG2r_ENUM
#define LLS_L2_ECC_DEBUG3r_ENUM BCM56440_B0_LLS_L2_ECC_DEBUG3r_ENUM
#define LLS_L2_ECC_ERROR1r_ENUM BCM56440_B0_LLS_L2_ECC_ERROR1r_ENUM
#define LLS_L2_ECC_ERROR1_MASKr_ENUM BCM56440_B0_LLS_L2_ECC_ERROR1_MASKr_ENUM
#define LLS_L2_EMPTY_STATEm_ENUM BCM56440_B0_LLS_L2_EMPTY_STATEm_ENUM
#define LLS_L2_ERRORm_ENUM BCM56440_B0_LLS_L2_ERRORm_ENUM
#define LLS_L2_ERROR_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_ERROR_ECC_STATUSr_ENUM
#define LLS_L2_ERROR_MINm_ENUM BCM56440_B0_LLS_L2_ERROR_MINm_ENUM
#define LLS_L2_ERROR_MIN_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_ERROR_MIN_ECC_STATUSr_ENUM
#define LLS_L2_MIN_BUCKET_LOWER_Cm_ENUM BCM56440_B0_LLS_L2_MIN_BUCKET_LOWER_Cm_ENUM
#define LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr_ENUM
#define LLS_L2_MIN_BUCKET_UPPER_Cm_ENUM BCM56440_B0_LLS_L2_MIN_BUCKET_UPPER_Cm_ENUM
#define LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr_ENUM
#define LLS_L2_MIN_CONFIG_LOWER_Cm_ENUM BCM56440_B0_LLS_L2_MIN_CONFIG_LOWER_Cm_ENUM
#define LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr_ENUM
#define LLS_L2_MIN_CONFIG_UPPER_Cm_ENUM BCM56440_B0_LLS_L2_MIN_CONFIG_UPPER_Cm_ENUM
#define LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr_ENUM
#define LLS_L2_MIN_NEXTm_ENUM BCM56440_B0_LLS_L2_MIN_NEXTm_ENUM
#define LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L2_PARENTm_ENUM BCM56440_B0_LLS_L2_PARENTm_ENUM
#define LLS_L2_PARENT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_PARENT_ECC_STATUSr_ENUM
#define LLS_L2_SHAPER_BUCKET_LOWERm_ENUM BCM56440_B0_LLS_L2_SHAPER_BUCKET_LOWERm_ENUM
#define LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr_ENUM
#define LLS_L2_SHAPER_BUCKET_UPPERm_ENUM BCM56440_B0_LLS_L2_SHAPER_BUCKET_UPPERm_ENUM
#define LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr_ENUM
#define LLS_L2_SHAPER_CONFIG_LOWERm_ENUM BCM56440_B0_LLS_L2_SHAPER_CONFIG_LOWERm_ENUM
#define LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr_ENUM
#define LLS_L2_SHAPER_CONFIG_UPPERm_ENUM BCM56440_B0_LLS_L2_SHAPER_CONFIG_UPPERm_ENUM
#define LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr_ENUM
#define LLS_L2_WERR_NEXTm_ENUM BCM56440_B0_LLS_L2_WERR_NEXTm_ENUM
#define LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM BCM56440_B0_LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L2_XOFFm_ENUM BCM56440_B0_LLS_L2_XOFFm_ENUM
#define LLS_MAX_REFRESH_ENABLEr_ENUM BCM56440_B0_LLS_MAX_REFRESH_ENABLEr_ENUM
#define LLS_MEM_DCM_ERRORr_ENUM BCM56440_B0_LLS_MEM_DCM_ERRORr_ENUM
#define LLS_MEM_DCM_L0r_ENUM BCM56440_B0_LLS_MEM_DCM_L0r_ENUM
#define LLS_MEM_DCM_L1r_ENUM BCM56440_B0_LLS_MEM_DCM_L1r_ENUM
#define LLS_MEM_DCM_L2r_ENUM BCM56440_B0_LLS_MEM_DCM_L2r_ENUM
#define LLS_MEM_DCM_L2_ACTr_ENUM BCM56440_B0_LLS_MEM_DCM_L2_ACTr_ENUM
#define LLS_MEM_DCM_PORTr_ENUM BCM56440_B0_LLS_MEM_DCM_PORTr_ENUM
#define LLS_MEM_DEBUG_L0_0r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_0r_ENUM
#define LLS_MEM_DEBUG_L0_1r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_1r_ENUM
#define LLS_MEM_DEBUG_L0_2r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_2r_ENUM
#define LLS_MEM_DEBUG_L0_3r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_3r_ENUM
#define LLS_MEM_DEBUG_L0_4r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_4r_ENUM
#define LLS_MEM_DEBUG_L0_5r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_5r_ENUM
#define LLS_MEM_DEBUG_L0_6r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_6r_ENUM
#define LLS_MEM_DEBUG_L0_7r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_7r_ENUM
#define LLS_MEM_DEBUG_L0_8r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_8r_ENUM
#define LLS_MEM_DEBUG_L0_ERRORr_ENUM BCM56440_B0_LLS_MEM_DEBUG_L0_ERRORr_ENUM
#define LLS_MEM_DEBUG_L1_1Ar_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_1Ar_ENUM
#define LLS_MEM_DEBUG_L1_1Br_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_1Br_ENUM
#define LLS_MEM_DEBUG_L1_1Dr_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_1Dr_ENUM
#define LLS_MEM_DEBUG_L1_2r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_2r_ENUM
#define LLS_MEM_DEBUG_L1_3r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_3r_ENUM
#define LLS_MEM_DEBUG_L1_4r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_4r_ENUM
#define LLS_MEM_DEBUG_L1_5r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_5r_ENUM
#define LLS_MEM_DEBUG_L1_6r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_6r_ENUM
#define LLS_MEM_DEBUG_L1_7r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_7r_ENUM
#define LLS_MEM_DEBUG_L1_8r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_8r_ENUM
#define LLS_MEM_DEBUG_L1_ERRORr_ENUM BCM56440_B0_LLS_MEM_DEBUG_L1_ERRORr_ENUM
#define LLS_MEM_DEBUG_L2_1r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_1r_ENUM
#define LLS_MEM_DEBUG_L2_2r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_2r_ENUM
#define LLS_MEM_DEBUG_L2_3r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_3r_ENUM
#define LLS_MEM_DEBUG_L2_4r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_4r_ENUM
#define LLS_MEM_DEBUG_L2_5r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_5r_ENUM
#define LLS_MEM_DEBUG_L2_6r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_6r_ENUM
#define LLS_MEM_DEBUG_L2_7r_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_7r_ENUM
#define LLS_MEM_DEBUG_L2_ACT_MINr_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_ACT_MINr_ENUM
#define LLS_MEM_DEBUG_L2_ACT_SHAPERr_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_ACT_SHAPERr_ENUM
#define LLS_MEM_DEBUG_L2_ACT_XONr_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_ACT_XONr_ENUM
#define LLS_MEM_DEBUG_L2_ERRORr_ENUM BCM56440_B0_LLS_MEM_DEBUG_L2_ERRORr_ENUM
#define LLS_MEM_DEBUG_PORT1r_ENUM BCM56440_B0_LLS_MEM_DEBUG_PORT1r_ENUM
#define LLS_MEM_DEBUG_PORT4r_ENUM BCM56440_B0_LLS_MEM_DEBUG_PORT4r_ENUM
#define LLS_MEM_DEBUG_PORT_TDMr_ENUM BCM56440_B0_LLS_MEM_DEBUG_PORT_TDMr_ENUM
#define LLS_MIN_CAP_CONFIGr_ENUM BCM56440_B0_LLS_MIN_CAP_CONFIGr_ENUM
#define LLS_MIN_CONFIGr_ENUM BCM56440_B0_LLS_MIN_CONFIGr_ENUM
#define LLS_MIN_REFRESH_ENABLEr_ENUM BCM56440_B0_LLS_MIN_REFRESH_ENABLEr_ENUM
#define LLS_MISC_ECC_ERROR1r_ENUM BCM56440_B0_LLS_MISC_ECC_ERROR1r_ENUM
#define LLS_MISC_ECC_ERROR1_MASKr_ENUM BCM56440_B0_LLS_MISC_ECC_ERROR1_MASKr_ENUM
#define LLS_PKT_ACC_CONFIG1r_ENUM BCM56440_B0_LLS_PKT_ACC_CONFIG1r_ENUM
#define LLS_PKT_ACC_CONFIG2r_ENUM BCM56440_B0_LLS_PKT_ACC_CONFIG2r_ENUM
#define LLS_PORT_CONFIGm_ENUM BCM56440_B0_LLS_PORT_CONFIGm_ENUM
#define LLS_PORT_ECC_1B_COUNTERr_ENUM BCM56440_B0_LLS_PORT_ECC_1B_COUNTERr_ENUM
#define LLS_PORT_ECC_2B_COUNTERr_ENUM BCM56440_B0_LLS_PORT_ECC_2B_COUNTERr_ENUM
#define LLS_PORT_ECC_DEBUGr_ENUM BCM56440_B0_LLS_PORT_ECC_DEBUGr_ENUM
#define LLS_PORT_ECC_ERRORr_ENUM BCM56440_B0_LLS_PORT_ECC_ERRORr_ENUM
#define LLS_PORT_ECC_ERROR_MASKr_ENUM BCM56440_B0_LLS_PORT_ECC_ERROR_MASKr_ENUM
#define LLS_PORT_ERRORm_ENUM BCM56440_B0_LLS_PORT_ERRORm_ENUM
#define LLS_PORT_HEADSm_ENUM BCM56440_B0_LLS_PORT_HEADSm_ENUM
#define LLS_PORT_PARENT_STATEm_ENUM BCM56440_B0_LLS_PORT_PARENT_STATEm_ENUM
#define LLS_PORT_SHAPER_BUCKET_Cm_ENUM BCM56440_B0_LLS_PORT_SHAPER_BUCKET_Cm_ENUM
#define LLS_PORT_SHAPER_CONFIG_Cm_ENUM BCM56440_B0_LLS_PORT_SHAPER_CONFIG_Cm_ENUM
#define LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr_ENUM BCM56440_B0_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_PORT_TAILSm_ENUM BCM56440_B0_LLS_PORT_TAILSm_ENUM
#define LLS_PORT_TDMm_ENUM BCM56440_B0_LLS_PORT_TDMm_ENUM
#define LLS_PORT_TDM_ECC_STATUSr_ENUM BCM56440_B0_LLS_PORT_TDM_ECC_STATUSr_ENUM
#define LLS_PORT_WERR_MAX_SCm_ENUM BCM56440_B0_LLS_PORT_WERR_MAX_SCm_ENUM
#define LLS_PORT_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56440_B0_LLS_PORT_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_PORT_XOFFm_ENUM BCM56440_B0_LLS_PORT_XOFFm_ENUM
#define LLS_SHAPER_LAST_ADDR_CONFIG0r_ENUM BCM56440_B0_LLS_SHAPER_LAST_ADDR_CONFIG0r_ENUM
#define LLS_SHAPER_LAST_ADDR_CONFIG1r_ENUM BCM56440_B0_LLS_SHAPER_LAST_ADDR_CONFIG1r_ENUM
#define LLS_SHAPER_LAST_ADDR_CONFIG2r_ENUM BCM56440_B0_LLS_SHAPER_LAST_ADDR_CONFIG2r_ENUM
#define LLS_SHAPER_REFRESH_CONFIGr_ENUM BCM56440_B0_LLS_SHAPER_REFRESH_CONFIGr_ENUM
#define LLS_SOFT_RESETr_ENUM BCM56440_B0_LLS_SOFT_RESETr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Br_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_0Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Br_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_1Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Br_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_2Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Br_ENUM BCM56440_B0_LLS_SP_WERR_DYN_CHANGE_3Br_ENUM
#define LLS_TDM_CAL_CFGr_ENUM BCM56440_B0_LLS_TDM_CAL_CFGr_ENUM
#define LLS_TDM_CAL_CFG_SWITCHr_ENUM BCM56440_B0_LLS_TDM_CAL_CFG_SWITCHr_ENUM
#define LLS_TREX2_DEBUG_ENABLEr_ENUM BCM56440_B0_LLS_TREX2_DEBUG_ENABLEr_ENUM
#define LMEPm_ENUM BCM56440_B0_LMEPm_ENUM
#define LMEP_1m_ENUM BCM56440_B0_LMEP_1m_ENUM
#define LMEP_1_PARITY_CONTROLr_ENUM BCM56440_B0_LMEP_1_PARITY_CONTROLr_ENUM
#define LMEP_1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_LMEP_1_PARITY_STATUS_INTRr_ENUM
#define LMEP_1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_LMEP_1_PARITY_STATUS_NACKr_ENUM
#define LMEP_COMMON_2r_ENUM BCM56440_B0_LMEP_COMMON_2r_ENUM
#define LMEP_PARITY_CONTROLr_ENUM BCM56440_B0_LMEP_PARITY_CONTROLr_ENUM
#define LMEP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_LMEP_PARITY_STATUS_INTRr_ENUM
#define LMEP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_LMEP_PARITY_STATUS_NACKr_ENUM
#define LOCAL_SW_DISABLE_CTRLr_ENUM BCM56440_B0_LOCAL_SW_DISABLE_CTRLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr_ENUM BCM56440_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr_ENUM
#define LOPSTHr_ENUM BCM56440_B0_LOPSTHr_ENUM
#define LPORT_ECC_CONTROLr_ENUM BCM56440_B0_LPORT_ECC_CONTROLr_ENUM
#define LPORT_ECC_STATUS_INTRr_ENUM BCM56440_B0_LPORT_ECC_STATUS_INTRr_ENUM
#define LPORT_ECC_STATUS_NACKr_ENUM BCM56440_B0_LPORT_ECC_STATUS_NACKr_ENUM
#define LPORT_TABm_ENUM BCM56440_B0_LPORT_TABm_ENUM
#define MACSEC_CNTRLr_ENUM BCM56440_B0_MACSEC_CNTRLr_ENUM
#define MACSEC_PROG_TX_CRCr_ENUM BCM56440_B0_MACSEC_PROG_TX_CRCr_ENUM
#define MAC_0r_ENUM BCM56440_B0_MAC_0r_ENUM
#define MAC_1r_ENUM BCM56440_B0_MAC_1r_ENUM
#define MAC_BLOCKm_ENUM BCM56440_B0_MAC_BLOCKm_ENUM
#define MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM BCM56440_B0_MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM
#define MAC_BLOCK_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr_ENUM
#define MAC_BLOCK_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MAC_BLOCK_TABLE_PARITY_STATUS_NACKr_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_0r_ENUM BCM56440_B0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_1r_ENUM BCM56440_B0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM
#define MAC_MODEr_ENUM BCM56440_B0_MAC_MODEr_ENUM
#define MAC_PFC_CTRLr_ENUM BCM56440_B0_MAC_PFC_CTRLr_ENUM
#define MAC_PFC_DA_0r_ENUM BCM56440_B0_MAC_PFC_DA_0r_ENUM
#define MAC_PFC_DA_1r_ENUM BCM56440_B0_MAC_PFC_DA_1r_ENUM
#define MAC_PFC_OPCODEr_ENUM BCM56440_B0_MAC_PFC_OPCODEr_ENUM
#define MAC_PFC_REFRESH_CTRLr_ENUM BCM56440_B0_MAC_PFC_REFRESH_CTRLr_ENUM
#define MAC_PFC_TYPEr_ENUM BCM56440_B0_MAC_PFC_TYPEr_ENUM
#define MAC_RSV_MASKr_ENUM BCM56440_B0_MAC_RSV_MASKr_ENUM
#define MAC_STAT_UPDATE_MASKr_ENUM BCM56440_B0_MAC_STAT_UPDATE_MASKr_ENUM
#define MAID_REDUCTIONm_ENUM BCM56440_B0_MAID_REDUCTIONm_ENUM
#define MAID_REDUCTION_PARITY_CONTROLr_ENUM BCM56440_B0_MAID_REDUCTION_PARITY_CONTROLr_ENUM
#define MAID_REDUCTION_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MAID_REDUCTION_PARITY_STATUS_INTRr_ENUM
#define MAID_REDUCTION_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MAID_REDUCTION_PARITY_STATUS_NACKr_ENUM
#define MA_INDEXm_ENUM BCM56440_B0_MA_INDEXm_ENUM
#define MA_INDEX_PARITY_CONTROLr_ENUM BCM56440_B0_MA_INDEX_PARITY_CONTROLr_ENUM
#define MA_INDEX_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MA_INDEX_PARITY_STATUS_INTRr_ENUM
#define MA_INDEX_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MA_INDEX_PARITY_STATUS_NACKr_ENUM
#define MA_STATEm_ENUM BCM56440_B0_MA_STATEm_ENUM
#define MA_STATE_PARITY_CONTROLr_ENUM BCM56440_B0_MA_STATE_PARITY_CONTROLr_ENUM
#define MA_STATE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MA_STATE_PARITY_STATUS_INTRr_ENUM
#define MA_STATE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MA_STATE_PARITY_STATUS_NACKr_ENUM
#define MC_CONTROL_1r_ENUM BCM56440_B0_MC_CONTROL_1r_ENUM
#define MC_CONTROL_2r_ENUM BCM56440_B0_MC_CONTROL_2r_ENUM
#define MC_CONTROL_3r_ENUM BCM56440_B0_MC_CONTROL_3r_ENUM
#define MC_CONTROL_4r_ENUM BCM56440_B0_MC_CONTROL_4r_ENUM
#define MEMORY_TM_0r_ENUM BCM56440_B0_MEMORY_TM_0r_ENUM
#define MEMORY_TM_1r_ENUM BCM56440_B0_MEMORY_TM_1r_ENUM
#define MIM_DEFAULT_NETWORK_SVPr_ENUM BCM56440_B0_MIM_DEFAULT_NETWORK_SVPr_ENUM
#define MIM_ETHERTYPEr_ENUM BCM56440_B0_MIM_ETHERTYPEr_ENUM
#define MIRROR_CONTROLm_ENUM BCM56440_B0_MIRROR_CONTROLm_ENUM
#define MIRROR_SELECTr_ENUM BCM56440_B0_MIRROR_SELECTr_ENUM
#define MISCCONFIGr_ENUM BCM56440_B0_MISCCONFIGr_ENUM
#define MMU0_PLL_DEBUGr_ENUM BCM56440_B0_MMU0_PLL_DEBUGr_ENUM
#define MMU1_PLL_DEBUGr_ENUM BCM56440_B0_MMU1_PLL_DEBUGr_ENUM
#define MMU2_PLL_DEBUGr_ENUM BCM56440_B0_MMU2_PLL_DEBUGr_ENUM
#define MMU_AGING_CTR_EXTm_ENUM BCM56440_B0_MMU_AGING_CTR_EXTm_ENUM
#define MMU_AGING_CTR_INTm_ENUM BCM56440_B0_MMU_AGING_CTR_INTm_ENUM
#define MMU_AGING_EXP_EXTm_ENUM BCM56440_B0_MMU_AGING_EXP_EXTm_ENUM
#define MMU_AGING_EXP_INTm_ENUM BCM56440_B0_MMU_AGING_EXP_INTm_ENUM
#define MMU_AGING_LMT_EXTm_ENUM BCM56440_B0_MMU_AGING_LMT_EXTm_ENUM
#define MMU_AGING_LMT_INTm_ENUM BCM56440_B0_MMU_AGING_LMT_INTm_ENUM
#define MMU_CBPI_0m_ENUM BCM56440_B0_MMU_CBPI_0m_ENUM
#define MMU_CBPI_1m_ENUM BCM56440_B0_MMU_CBPI_1m_ENUM
#define MMU_CBPI_10m_ENUM BCM56440_B0_MMU_CBPI_10m_ENUM
#define MMU_CBPI_11m_ENUM BCM56440_B0_MMU_CBPI_11m_ENUM
#define MMU_CBPI_2m_ENUM BCM56440_B0_MMU_CBPI_2m_ENUM
#define MMU_CBPI_3m_ENUM BCM56440_B0_MMU_CBPI_3m_ENUM
#define MMU_CBPI_4m_ENUM BCM56440_B0_MMU_CBPI_4m_ENUM
#define MMU_CBPI_5m_ENUM BCM56440_B0_MMU_CBPI_5m_ENUM
#define MMU_CBPI_6m_ENUM BCM56440_B0_MMU_CBPI_6m_ENUM
#define MMU_CBPI_7m_ENUM BCM56440_B0_MMU_CBPI_7m_ENUM
#define MMU_CBPI_8m_ENUM BCM56440_B0_MMU_CBPI_8m_ENUM
#define MMU_CBPI_9m_ENUM BCM56440_B0_MMU_CBPI_9m_ENUM
#define MMU_CCPE_MEMm_ENUM BCM56440_B0_MMU_CCPE_MEMm_ENUM
#define MMU_CCPE_MEM_ECC_STATUSr_ENUM BCM56440_B0_MMU_CCPE_MEM_ECC_STATUSr_ENUM
#define MMU_CCPI_MEMm_ENUM BCM56440_B0_MMU_CCPI_MEMm_ENUM
#define MMU_CCPI_MEM_ECC_STATUSr_ENUM BCM56440_B0_MMU_CCPI_MEM_ECC_STATUSr_ENUM
#define MMU_CCP_ECC_1B_COUNTERr_ENUM BCM56440_B0_MMU_CCP_ECC_1B_COUNTERr_ENUM
#define MMU_CCP_ECC_2B_COUNTERr_ENUM BCM56440_B0_MMU_CCP_ECC_2B_COUNTERr_ENUM
#define MMU_CELLLINKEm_ENUM BCM56440_B0_MMU_CELLLINKEm_ENUM
#define MMU_CELLLINKIm_ENUM BCM56440_B0_MMU_CELLLINKIm_ENUM
#define MMU_CFAPE_BITMAPm_ENUM BCM56440_B0_MMU_CFAPE_BITMAPm_ENUM
#define MMU_CFAPE_STACKm_ENUM BCM56440_B0_MMU_CFAPE_STACKm_ENUM
#define MMU_CFAPI_BITMAPm_ENUM BCM56440_B0_MMU_CFAPI_BITMAPm_ENUM
#define MMU_CFAPI_STACKm_ENUM BCM56440_B0_MMU_CFAPI_STACKm_ENUM
#define MMU_CTR_ECC_1B_COUNTERr_ENUM BCM56440_B0_MMU_CTR_ECC_1B_COUNTERr_ENUM
#define MMU_CTR_ECC_2B_COUNTERr_ENUM BCM56440_B0_MMU_CTR_ECC_2B_COUNTERr_ENUM
#define MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm_ENUM BCM56440_B0_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm_ENUM
#define MMU_E2EFC_CNT_DEBUG_STATUS_0r_ENUM BCM56440_B0_MMU_E2EFC_CNT_DEBUG_STATUS_0r_ENUM
#define MMU_E2EFC_CNT_DEBUG_STATUS_1r_ENUM BCM56440_B0_MMU_E2EFC_CNT_DEBUG_STATUS_1r_ENUM
#define MMU_E2EFC_DEBUG_RX_RMT_IBP0r_ENUM BCM56440_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_ENUM
#define MMU_E2EFC_DEBUG_RX_RMT_IBP1r_ENUM BCM56440_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP1r_ENUM
#define MMU_E2EFC_DEBUG_TX_RMT_IBP0r_ENUM BCM56440_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP0r_ENUM
#define MMU_E2EFC_DEBUG_TX_RMT_IBP1r_ENUM BCM56440_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP1r_ENUM
#define MMU_E2EFC_ERROR_0r_ENUM BCM56440_B0_MMU_E2EFC_ERROR_0r_ENUM
#define MMU_E2EFC_ERROR_0_MASKr_ENUM BCM56440_B0_MMU_E2EFC_ERROR_0_MASKr_ENUM
#define MMU_ENQ_CBP_32B_WR_STORE_0m_ENUM BCM56440_B0_MMU_ENQ_CBP_32B_WR_STORE_0m_ENUM
#define MMU_ENQ_CBP_32B_WR_STORE_1m_ENUM BCM56440_B0_MMU_ENQ_CBP_32B_WR_STORE_1m_ENUM
#define MMU_ENQ_CBP_32B_WR_STORE_2m_ENUM BCM56440_B0_MMU_ENQ_CBP_32B_WR_STORE_2m_ENUM
#define MMU_ENQ_CFG_ECC_DEBUG_0r_ENUM BCM56440_B0_MMU_ENQ_CFG_ECC_DEBUG_0r_ENUM
#define MMU_ENQ_CFG_ECC_ERROR_0r_ENUM BCM56440_B0_MMU_ENQ_CFG_ECC_ERROR_0r_ENUM
#define MMU_ENQ_CFG_ECC_ERROR_0_MASKr_ENUM BCM56440_B0_MMU_ENQ_CFG_ECC_ERROR_0_MASKr_ENUM
#define MMU_ENQ_CFG_ECC_STATUS_0r_ENUM BCM56440_B0_MMU_ENQ_CFG_ECC_STATUS_0r_ENUM
#define MMU_ENQ_CONFIG_0r_ENUM BCM56440_B0_MMU_ENQ_CONFIG_0r_ENUM
#define MMU_ENQ_ECC_COUNTERSr_ENUM BCM56440_B0_MMU_ENQ_ECC_COUNTERSr_ENUM
#define MMU_ENQ_EMA_QUEUE_SELECT_0r_ENUM BCM56440_B0_MMU_ENQ_EMA_QUEUE_SELECT_0r_ENUM
#define MMU_ENQ_EMA_QUEUE_SELECT_1r_ENUM BCM56440_B0_MMU_ENQ_EMA_QUEUE_SELECT_1r_ENUM
#define MMU_ENQ_ERROR_0r_ENUM BCM56440_B0_MMU_ENQ_ERROR_0r_ENUM
#define MMU_ENQ_ERROR_0_MASKr_ENUM BCM56440_B0_MMU_ENQ_ERROR_0_MASKr_ENUM
#define MMU_ENQ_FAPCONFIG_0r_ENUM BCM56440_B0_MMU_ENQ_FAPCONFIG_0r_ENUM
#define MMU_ENQ_FAPFULLRESETPOINT_0r_ENUM BCM56440_B0_MMU_ENQ_FAPFULLRESETPOINT_0r_ENUM
#define MMU_ENQ_FAPFULLSETPOINT_0r_ENUM BCM56440_B0_MMU_ENQ_FAPFULLSETPOINT_0r_ENUM
#define MMU_ENQ_FAPINIT_0r_ENUM BCM56440_B0_MMU_ENQ_FAPINIT_0r_ENUM
#define MMU_ENQ_FAPREADPOINTER_0r_ENUM BCM56440_B0_MMU_ENQ_FAPREADPOINTER_0r_ENUM
#define MMU_ENQ_FAPSTACKSTATUS_0r_ENUM BCM56440_B0_MMU_ENQ_FAPSTACKSTATUS_0r_ENUM
#define MMU_ENQ_FAP_BITMAPm_ENUM BCM56440_B0_MMU_ENQ_FAP_BITMAPm_ENUM
#define MMU_ENQ_FAP_ECC_DEBUG_0r_ENUM BCM56440_B0_MMU_ENQ_FAP_ECC_DEBUG_0r_ENUM
#define MMU_ENQ_FAP_ECC_ERROR_0r_ENUM BCM56440_B0_MMU_ENQ_FAP_ECC_ERROR_0r_ENUM
#define MMU_ENQ_FAP_ECC_ERROR_0_MASKr_ENUM BCM56440_B0_MMU_ENQ_FAP_ECC_ERROR_0_MASKr_ENUM
#define MMU_ENQ_FAP_ECC_STATUS_0r_ENUM BCM56440_B0_MMU_ENQ_FAP_ECC_STATUS_0r_ENUM
#define MMU_ENQ_FAP_MEMDEBUG_0r_ENUM BCM56440_B0_MMU_ENQ_FAP_MEMDEBUG_0r_ENUM
#define MMU_ENQ_FAP_STACKm_ENUM BCM56440_B0_MMU_ENQ_FAP_STACKm_ENUM
#define MMU_ENQ_FAP_WATERMARKr_ENUM BCM56440_B0_MMU_ENQ_FAP_WATERMARKr_ENUM
#define MMU_ENQ_HIGIG_25_PRI_GRP0r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_25_PRI_GRP0r_ENUM
#define MMU_ENQ_HIGIG_25_PRI_GRP1r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_25_PRI_GRP1r_ENUM
#define MMU_ENQ_HIGIG_26_PRI_GRP0r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_26_PRI_GRP0r_ENUM
#define MMU_ENQ_HIGIG_26_PRI_GRP1r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_26_PRI_GRP1r_ENUM
#define MMU_ENQ_HIGIG_27_PRI_GRP0r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_27_PRI_GRP0r_ENUM
#define MMU_ENQ_HIGIG_27_PRI_GRP1r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_27_PRI_GRP1r_ENUM
#define MMU_ENQ_HIGIG_28_PRI_GRP0r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_28_PRI_GRP0r_ENUM
#define MMU_ENQ_HIGIG_28_PRI_GRP1r_ENUM BCM56440_B0_MMU_ENQ_HIGIG_28_PRI_GRP1r_ENUM
#define MMU_ENQ_ILLEGAL_CELL_TYPE_0r_ENUM BCM56440_B0_MMU_ENQ_ILLEGAL_CELL_TYPE_0r_ENUM
#define MMU_ENQ_MC_EXT_DROP_COUNTER_0r_ENUM BCM56440_B0_MMU_ENQ_MC_EXT_DROP_COUNTER_0r_ENUM
#define MMU_ENQ_MC_INT_DROP_COUNTER_0r_ENUM BCM56440_B0_MMU_ENQ_MC_INT_DROP_COUNTER_0r_ENUM
#define MMU_ENQ_MISSING_START_ERR_STAT_0r_ENUM BCM56440_B0_MMU_ENQ_MISSING_START_ERR_STAT_0r_ENUM
#define MMU_ENQ_MISSING_START_ERR_STAT_1r_ENUM BCM56440_B0_MMU_ENQ_MISSING_START_ERR_STAT_1r_ENUM
#define MMU_ENQ_RQE_QUEUE_SELECT_0r_ENUM BCM56440_B0_MMU_ENQ_RQE_QUEUE_SELECT_0r_ENUM
#define MMU_ENQ_RQE_QUEUE_SELECT_1r_ENUM BCM56440_B0_MMU_ENQ_RQE_QUEUE_SELECT_1r_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_0m_ENUM BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_0m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_1m_ENUM BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_1m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_2m_ENUM BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_2m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r_ENUM BCM56440_B0_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r_ENUM
#define MMU_ENQ_START_BY_START_ERR_STAT_0r_ENUM BCM56440_B0_MMU_ENQ_START_BY_START_ERR_STAT_0r_ENUM
#define MMU_ENQ_START_BY_START_ERR_STAT_1r_ENUM BCM56440_B0_MMU_ENQ_START_BY_START_ERR_STAT_1r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_0r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_0r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_1r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_1r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_2r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_2r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_3r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_3r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_4r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_4r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_5r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_5r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_6r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_6r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_7r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CAPT_7r_ENUM
#define MMU_ENQ_TRACE_IF_CONTROLr_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_CONTROLr_ENUM
#define MMU_ENQ_TRACE_IF_COUNTERr_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_COUNTERr_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_0r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_0r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_1r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_1r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_2r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_2r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_3r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_3r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_4r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_4r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_5r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_5r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_0r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_1r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_2r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_3r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_4r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_5r_ENUM BCM56440_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r_ENUM
#define MMU_EXT_MC_GROUP_MAPm_ENUM BCM56440_B0_MMU_EXT_MC_GROUP_MAPm_ENUM
#define MMU_EXT_MC_QUEUE_LIST0m_ENUM BCM56440_B0_MMU_EXT_MC_QUEUE_LIST0m_ENUM
#define MMU_EXT_MC_QUEUE_LIST1m_ENUM BCM56440_B0_MMU_EXT_MC_QUEUE_LIST1m_ENUM
#define MMU_EXT_MC_QUEUE_LIST4m_ENUM BCM56440_B0_MMU_EXT_MC_QUEUE_LIST4m_ENUM
#define MMU_INTFI_BASE_TBLm_ENUM BCM56440_B0_MMU_INTFI_BASE_TBLm_ENUM
#define MMU_INTFI_DEBUG_MEMm_ENUM BCM56440_B0_MMU_INTFI_DEBUG_MEMm_ENUM
#define MMU_INTFI_FC_STATE_TBLm_ENUM BCM56440_B0_MMU_INTFI_FC_STATE_TBLm_ENUM
#define MMU_INTFI_MAP_TBLm_ENUM BCM56440_B0_MMU_INTFI_MAP_TBLm_ENUM
#define MMU_INTFI_XLATE_TBLm_ENUM BCM56440_B0_MMU_INTFI_XLATE_TBLm_ENUM
#define MMU_INTRr_ENUM BCM56440_B0_MMU_INTRr_ENUM
#define MMU_INTR_MASKr_ENUM BCM56440_B0_MMU_INTR_MASKr_ENUM
#define MMU_IPCTR_CONFIG_0r_ENUM BCM56440_B0_MMU_IPCTR_CONFIG_0r_ENUM
#define MMU_IPCTR_COUNTER0_DRESOURCEr_ENUM BCM56440_B0_MMU_IPCTR_COUNTER0_DRESOURCEr_ENUM
#define MMU_IPCTR_COUNTER1r_ENUM BCM56440_B0_MMU_IPCTR_COUNTER1r_ENUM
#define MMU_IPCTR_COUNTER1_SNAPr_ENUM BCM56440_B0_MMU_IPCTR_COUNTER1_SNAPr_ENUM
#define MMU_IPCTR_DROP_TYPEr_ENUM BCM56440_B0_MMU_IPCTR_DROP_TYPEr_ENUM
#define MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr_ENUM BCM56440_B0_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr_ENUM
#define MMU_IPMC_GROUP_TBL0m_ENUM BCM56440_B0_MMU_IPMC_GROUP_TBL0m_ENUM
#define MMU_IPMC_GROUP_TBL1m_ENUM BCM56440_B0_MMU_IPMC_GROUP_TBL1m_ENUM
#define MMU_IPMC_GROUP_TBL2m_ENUM BCM56440_B0_MMU_IPMC_GROUP_TBL2m_ENUM
#define MMU_IPMC_GROUP_TBL3m_ENUM BCM56440_B0_MMU_IPMC_GROUP_TBL3m_ENUM
#define MMU_IPMC_GROUP_TBL4m_ENUM BCM56440_B0_MMU_IPMC_GROUP_TBL4m_ENUM
#define MMU_IPMC_GRP_TBL_ECC_STATUSr_ENUM BCM56440_B0_MMU_IPMC_GRP_TBL_ECC_STATUSr_ENUM
#define MMU_IPMC_VLAN_TBLm_ENUM BCM56440_B0_MMU_IPMC_VLAN_TBLm_ENUM
#define MMU_IPMC_VLAN_TBL_ECC_STATUSr_ENUM BCM56440_B0_MMU_IPMC_VLAN_TBL_ECC_STATUSr_ENUM
#define MMU_ITE_CFG_ECC_DEBUG_0r_ENUM BCM56440_B0_MMU_ITE_CFG_ECC_DEBUG_0r_ENUM
#define MMU_ITE_CFG_ECC_ERROR_0r_ENUM BCM56440_B0_MMU_ITE_CFG_ECC_ERROR_0r_ENUM
#define MMU_ITE_CFG_ECC_ERROR_0_MASKr_ENUM BCM56440_B0_MMU_ITE_CFG_ECC_ERROR_0_MASKr_ENUM
#define MMU_ITE_CFG_ECC_STATUS_0r_ENUM BCM56440_B0_MMU_ITE_CFG_ECC_STATUS_0r_ENUM
#define MMU_ITE_CFG_ECC_STATUS_1r_ENUM BCM56440_B0_MMU_ITE_CFG_ECC_STATUS_1r_ENUM
#define MMU_ITE_CTRL_0m_ENUM BCM56440_B0_MMU_ITE_CTRL_0m_ENUM
#define MMU_ITE_CTRL_1m_ENUM BCM56440_B0_MMU_ITE_CTRL_1m_ENUM
#define MMU_ITE_CTRL_DEBUG_0r_ENUM BCM56440_B0_MMU_ITE_CTRL_DEBUG_0r_ENUM
#define MMU_ITE_DEBUG_STATUS_0r_ENUM BCM56440_B0_MMU_ITE_DEBUG_STATUS_0r_ENUM
#define MMU_ITE_ECC_COUNTERSr_ENUM BCM56440_B0_MMU_ITE_ECC_COUNTERSr_ENUM
#define MMU_ITE_EMA_ACCEPT_COUNTr_ENUM BCM56440_B0_MMU_ITE_EMA_ACCEPT_COUNTr_ENUM
#define MMU_ITE_EMA_DROP_COUNTr_ENUM BCM56440_B0_MMU_ITE_EMA_DROP_COUNTr_ENUM
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r_ENUM BCM56440_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r_ENUM
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r_ENUM BCM56440_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r_ENUM
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r_ENUM BCM56440_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r_ENUM
#define MMU_ITE_EMA_POOL_STATUSr_ENUM BCM56440_B0_MMU_ITE_EMA_POOL_STATUSr_ENUM
#define MMU_ITE_EMA_STATUSr_ENUM BCM56440_B0_MMU_ITE_EMA_STATUSr_ENUM
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr_ENUM BCM56440_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr_ENUM
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr_ENUM BCM56440_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr_ENUM
#define MMU_ITE_ERROR_0r_ENUM BCM56440_B0_MMU_ITE_ERROR_0r_ENUM
#define MMU_ITE_ERROR_0_MASKr_ENUM BCM56440_B0_MMU_ITE_ERROR_0_MASKr_ENUM
#define MMU_ITE_PACKET_PTR_STOREm_ENUM BCM56440_B0_MMU_ITE_PACKET_PTR_STOREm_ENUM
#define MMU_ITE_QMGR_FLLm_ENUM BCM56440_B0_MMU_ITE_QMGR_FLLm_ENUM
#define MMU_ITE_QMGR_FLL_DEBUG_0r_ENUM BCM56440_B0_MMU_ITE_QMGR_FLL_DEBUG_0r_ENUM
#define MMU_ITE_QMGR_QLLm_ENUM BCM56440_B0_MMU_ITE_QMGR_QLLm_ENUM
#define MMU_ITE_QMGR_QLL_DEBUG_0r_ENUM BCM56440_B0_MMU_ITE_QMGR_QLL_DEBUG_0r_ENUM
#define MMU_ITE_Q_FLUSH_STATUS_0r_ENUM BCM56440_B0_MMU_ITE_Q_FLUSH_STATUS_0r_ENUM
#define MMU_ITE_WORK_QUEUE_0m_ENUM BCM56440_B0_MMU_ITE_WORK_QUEUE_0m_ENUM
#define MMU_ITE_WORK_QUEUE_1m_ENUM BCM56440_B0_MMU_ITE_WORK_QUEUE_1m_ENUM
#define MMU_ITE_WORK_QUEUE_2m_ENUM BCM56440_B0_MMU_ITE_WORK_QUEUE_2m_ENUM
#define MMU_ITE_WORK_QUEUE_DEBUG_0r_ENUM BCM56440_B0_MMU_ITE_WORK_QUEUE_DEBUG_0r_ENUM
#define MMU_LLFC_TX_CONFIG_1r_ENUM BCM56440_B0_MMU_LLFC_TX_CONFIG_1r_ENUM
#define MMU_LLFC_TX_CONFIG_2r_ENUM BCM56440_B0_MMU_LLFC_TX_CONFIG_2r_ENUM
#define MMU_MEM1_CLINKE_ECC_STATUSr_ENUM BCM56440_B0_MMU_MEM1_CLINKE_ECC_STATUSr_ENUM
#define MMU_MEM1_CLINKI_ECC_STATUSr_ENUM BCM56440_B0_MMU_MEM1_CLINKI_ECC_STATUSr_ENUM
#define MMU_MEM1_CLINK_ECC_COUNTERSr_ENUM BCM56440_B0_MMU_MEM1_CLINK_ECC_COUNTERSr_ENUM
#define MMU_QSTRUCT_ECC_1B_COUNTERr_ENUM BCM56440_B0_MMU_QSTRUCT_ECC_1B_COUNTERr_ENUM
#define MMU_QSTRUCT_ECC_2B_COUNTERr_ENUM BCM56440_B0_MMU_QSTRUCT_ECC_2B_COUNTERr_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_0m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_0m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_1m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_1m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_2m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_2m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_3m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_3m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_0m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_1m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_2m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_2m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_3m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_3m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_0m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_0m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_1m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_1m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_2m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_2m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_3m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_3m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_4m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_4m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_5m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_5m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_6m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_6m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXT_7m_ENUM BCM56440_B0_MMU_QSTRUCT_QBLOCK_NEXT_7m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_0m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_0m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_1m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_1m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_2m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_2m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_3m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_3m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_4m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_4m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_5m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_5m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_6m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_6m_ENUM
#define MMU_QSTRUCT_QENTRY_LOWER_7m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_LOWER_7m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_0m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_0m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_1m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_1m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_2m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_2m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_3m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_3m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_4m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_4m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_5m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_5m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_6m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_6m_ENUM
#define MMU_QSTRUCT_QENTRY_UPPER_7m_ENUM BCM56440_B0_MMU_QSTRUCT_QENTRY_UPPER_7m_ENUM
#define MMU_RQE_FIFO_ECC_STATUSr_ENUM BCM56440_B0_MMU_RQE_FIFO_ECC_STATUSr_ENUM
#define MMU_RQE_QMGR_FLLm_ENUM BCM56440_B0_MMU_RQE_QMGR_FLLm_ENUM
#define MMU_RQE_QMGR_QLLm_ENUM BCM56440_B0_MMU_RQE_QMGR_QLLm_ENUM
#define MMU_RQE_QUEUE_OP_NODE_MAPm_ENUM BCM56440_B0_MMU_RQE_QUEUE_OP_NODE_MAPm_ENUM
#define MMU_RQE_WORK_QUEUEm_ENUM BCM56440_B0_MMU_RQE_WORK_QUEUEm_ENUM
#define MMU_THDI_INTRr_ENUM BCM56440_B0_MMU_THDI_INTRr_ENUM
#define MMU_THDI_INTR_MASKr_ENUM BCM56440_B0_MMU_THDI_INTR_MASKr_ENUM
#define MMU_THDO_OPNCONFIG_CELLm_ENUM BCM56440_B0_MMU_THDO_OPNCONFIG_CELLm_ENUM
#define MMU_THDO_OPNCONFIG_QENTRYm_ENUM BCM56440_B0_MMU_THDO_OPNCONFIG_QENTRYm_ENUM
#define MMU_THDO_OPNCOUNT_CELLm_ENUM BCM56440_B0_MMU_THDO_OPNCOUNT_CELLm_ENUM
#define MMU_THDO_OPNOFFSET_CELLm_ENUM BCM56440_B0_MMU_THDO_OPNOFFSET_CELLm_ENUM
#define MMU_THDO_OPNOFFSET_QENTRYm_ENUM BCM56440_B0_MMU_THDO_OPNOFFSET_QENTRYm_ENUM
#define MMU_THDO_OPNSTATUS_CELLm_ENUM BCM56440_B0_MMU_THDO_OPNSTATUS_CELLm_ENUM
#define MMU_THDO_OPNSTATUS_QENTRYm_ENUM BCM56440_B0_MMU_THDO_OPNSTATUS_QENTRYm_ENUM
#define MMU_THDO_QCONFIG_CELLm_ENUM BCM56440_B0_MMU_THDO_QCONFIG_CELLm_ENUM
#define MMU_THDO_QCONFIG_QENTRYm_ENUM BCM56440_B0_MMU_THDO_QCONFIG_QENTRYm_ENUM
#define MMU_THDO_QCOUNT_CELL_0m_ENUM BCM56440_B0_MMU_THDO_QCOUNT_CELL_0m_ENUM
#define MMU_THDO_QOFFSET_CELLm_ENUM BCM56440_B0_MMU_THDO_QOFFSET_CELLm_ENUM
#define MMU_THDO_QOFFSET_QENTRYm_ENUM BCM56440_B0_MMU_THDO_QOFFSET_QENTRYm_ENUM
#define MMU_THDO_QRESET_VALUE_CELL_0m_ENUM BCM56440_B0_MMU_THDO_QRESET_VALUE_CELL_0m_ENUM
#define MMU_THDO_QRESET_VALUE_QENTRY_0m_ENUM BCM56440_B0_MMU_THDO_QRESET_VALUE_QENTRY_0m_ENUM
#define MMU_THDO_QSTATUS_CELL_0m_ENUM BCM56440_B0_MMU_THDO_QSTATUS_CELL_0m_ENUM
#define MMU_THDO_QSTATUS_QENTRY_0m_ENUM BCM56440_B0_MMU_THDO_QSTATUS_QENTRY_0m_ENUM
#define MMU_TOQ_BP_DEBUG0r_ENUM BCM56440_B0_MMU_TOQ_BP_DEBUG0r_ENUM
#define MMU_TOQ_BP_DEBUG1r_ENUM BCM56440_B0_MMU_TOQ_BP_DEBUG1r_ENUM
#define MMU_TOQ_ECC_1B_COUNTERr_ENUM BCM56440_B0_MMU_TOQ_ECC_1B_COUNTERr_ENUM
#define MMU_TOQ_ECC_2B_COUNTERr_ENUM BCM56440_B0_MMU_TOQ_ECC_2B_COUNTERr_ENUM
#define MMU_TOQ_IPMC_GROUP_TBL0m_ENUM BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL0m_ENUM
#define MMU_TOQ_IPMC_GROUP_TBL1m_ENUM BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL1m_ENUM
#define MMU_TOQ_IPMC_GROUP_TBL2m_ENUM BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL2m_ENUM
#define MMU_TOQ_IPMC_GROUP_TBL3m_ENUM BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL3m_ENUM
#define MMU_TOQ_IPMC_GROUP_TBL4m_ENUM BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL4m_ENUM
#define MMU_TOQ_IPMC_GROUP_TBL5m_ENUM BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL5m_ENUM
#define MMU_TOQ_IPMC_GROUP_TBL6m_ENUM BCM56440_B0_MMU_TOQ_IPMC_GROUP_TBL6m_ENUM
#define MMU_TOQ_STATE_ECC_STATUSr_ENUM BCM56440_B0_MMU_TOQ_STATE_ECC_STATUSr_ENUM
#define MMU_TOQ_STATE_MEM0m_ENUM BCM56440_B0_MMU_TOQ_STATE_MEM0m_ENUM
#define MMU_TOQ_STATE_MEM1m_ENUM BCM56440_B0_MMU_TOQ_STATE_MEM1m_ENUM
#define MMU_TOQ_TCACHE_DEBUG0r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG0r_ENUM
#define MMU_TOQ_TCACHE_DEBUG1r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG1r_ENUM
#define MMU_TOQ_TCACHE_DEBUG2r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG2r_ENUM
#define MMU_TOQ_TCACHE_DEBUG3r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG3r_ENUM
#define MMU_TOQ_TCACHE_DEBUG4r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG4r_ENUM
#define MMU_TOQ_TCACHE_DEBUG5r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG5r_ENUM
#define MMU_TOQ_TCACHE_DEBUG6r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG6r_ENUM
#define MMU_TOQ_TCACHE_DEBUG7r_ENUM BCM56440_B0_MMU_TOQ_TCACHE_DEBUG7r_ENUM
#define MMU_TOQ_TRACE_DEQ_CAPT_0r_ENUM BCM56440_B0_MMU_TOQ_TRACE_DEQ_CAPT_0r_ENUM
#define MMU_TOQ_TRACE_DEQ_CAPT_1r_ENUM BCM56440_B0_MMU_TOQ_TRACE_DEQ_CAPT_1r_ENUM
#define MMU_TOQ_TRACE_DEQ_CONTROLr_ENUM BCM56440_B0_MMU_TOQ_TRACE_DEQ_CONTROLr_ENUM
#define MMU_TOQ_TRACE_DEQ_COUNTERr_ENUM BCM56440_B0_MMU_TOQ_TRACE_DEQ_COUNTERr_ENUM
#define MMU_TOQ_TRACE_DEQ_MASK_FIELDr_ENUM BCM56440_B0_MMU_TOQ_TRACE_DEQ_MASK_FIELDr_ENUM
#define MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_ENUM BCM56440_B0_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_ENUM
#define MMU_TOQ_TRACE_ENQ_CAPT_0r_ENUM BCM56440_B0_MMU_TOQ_TRACE_ENQ_CAPT_0r_ENUM
#define MMU_TOQ_TRACE_ENQ_CAPT_1r_ENUM BCM56440_B0_MMU_TOQ_TRACE_ENQ_CAPT_1r_ENUM
#define MMU_TOQ_TRACE_ENQ_CONTROLr_ENUM BCM56440_B0_MMU_TOQ_TRACE_ENQ_CONTROLr_ENUM
#define MMU_TOQ_TRACE_ENQ_COUNTERr_ENUM BCM56440_B0_MMU_TOQ_TRACE_ENQ_COUNTERr_ENUM
#define MMU_TOQ_TRACE_ENQ_MASK_FIELDr_ENUM BCM56440_B0_MMU_TOQ_TRACE_ENQ_MASK_FIELDr_ENUM
#define MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_ENUM BCM56440_B0_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_ENUM
#define MMU_TO_XPORT_BKPr_ENUM BCM56440_B0_MMU_TO_XPORT_BKPr_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM BCM56440_B0_MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM
#define MMU_WRED_OPN_AVG_QSIZE_BUFFERm_ENUM BCM56440_B0_MMU_WRED_OPN_AVG_QSIZE_BUFFERm_ENUM
#define MMU_WRED_OPN_AVG_QSIZE_QENTRYm_ENUM BCM56440_B0_MMU_WRED_OPN_AVG_QSIZE_QENTRYm_ENUM
#define MMU_WRED_OPN_CONFIG_BUFFERm_ENUM BCM56440_B0_MMU_WRED_OPN_CONFIG_BUFFERm_ENUM
#define MMU_WRED_OPN_CONFIG_QENTRYm_ENUM BCM56440_B0_MMU_WRED_OPN_CONFIG_QENTRYm_ENUM
#define MMU_WRED_OPN_DROP_THD_DEQm_ENUM BCM56440_B0_MMU_WRED_OPN_DROP_THD_DEQm_ENUM
#define MMU_WRED_OPN_DROP_THD_ENQm_ENUM BCM56440_B0_MMU_WRED_OPN_DROP_THD_ENQm_ENUM
#define MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm_ENUM BCM56440_B0_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm_ENUM
#define MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm_ENUM BCM56440_B0_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm_ENUM
#define MMU_WRED_QUEUE_CONFIG_BUFFERm_ENUM BCM56440_B0_MMU_WRED_QUEUE_CONFIG_BUFFERm_ENUM
#define MMU_WRED_QUEUE_CONFIG_QENTRYm_ENUM BCM56440_B0_MMU_WRED_QUEUE_CONFIG_QENTRYm_ENUM
#define MMU_WRED_QUEUE_DROP_THD_DEQm_ENUM BCM56440_B0_MMU_WRED_QUEUE_DROP_THD_DEQm_ENUM
#define MMU_WRED_QUEUE_DROP_THD_ENQ_0m_ENUM BCM56440_B0_MMU_WRED_QUEUE_DROP_THD_ENQ_0m_ENUM
#define MMU_WRED_QUEUE_DROP_THD_ENQ_1m_ENUM BCM56440_B0_MMU_WRED_QUEUE_DROP_THD_ENQ_1m_ENUM
#define MMU_WRED_QUEUE_OP_NODE_MAPm_ENUM BCM56440_B0_MMU_WRED_QUEUE_OP_NODE_MAPm_ENUM
#define MODPORT_MAP_M0m_ENUM BCM56440_B0_MODPORT_MAP_M0m_ENUM
#define MODPORT_MAP_M0_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MODPORT_MAP_M0_PARITY_STATUS_INTRr_ENUM
#define MODPORT_MAP_M0_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MODPORT_MAP_M0_PARITY_STATUS_NACKr_ENUM
#define MODPORT_MAP_M1m_ENUM BCM56440_B0_MODPORT_MAP_M1m_ENUM
#define MODPORT_MAP_M1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MODPORT_MAP_M1_PARITY_STATUS_INTRr_ENUM
#define MODPORT_MAP_M1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MODPORT_MAP_M1_PARITY_STATUS_NACKr_ENUM
#define MODPORT_MAP_M2m_ENUM BCM56440_B0_MODPORT_MAP_M2m_ENUM
#define MODPORT_MAP_M2_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MODPORT_MAP_M2_PARITY_STATUS_INTRr_ENUM
#define MODPORT_MAP_M2_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MODPORT_MAP_M2_PARITY_STATUS_NACKr_ENUM
#define MODPORT_MAP_M3m_ENUM BCM56440_B0_MODPORT_MAP_M3m_ENUM
#define MODPORT_MAP_M3_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MODPORT_MAP_M3_PARITY_STATUS_INTRr_ENUM
#define MODPORT_MAP_M3_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MODPORT_MAP_M3_PARITY_STATUS_NACKr_ENUM
#define MODPORT_MAP_MIRRORm_ENUM BCM56440_B0_MODPORT_MAP_MIRRORm_ENUM
#define MODPORT_MAP_MIRROR_PARITY_CONTROLr_ENUM BCM56440_B0_MODPORT_MAP_MIRROR_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_SELr_ENUM BCM56440_B0_MODPORT_MAP_SELr_ENUM
#define MODPORT_MAP_SWm_ENUM BCM56440_B0_MODPORT_MAP_SWm_ENUM
#define MODPORT_MAP_SW_PARITY_CONTROLr_ENUM BCM56440_B0_MODPORT_MAP_SW_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_SW_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MODPORT_MAP_SW_PARITY_STATUS_INTRr_ENUM
#define MODPORT_MAP_SW_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MODPORT_MAP_SW_PARITY_STATUS_NACKr_ENUM
#define MOD_FIFO_CNTr_ENUM BCM56440_B0_MOD_FIFO_CNTr_ENUM
#define MOD_MAP_PARITY_CONTROLr_ENUM BCM56440_B0_MOD_MAP_PARITY_CONTROLr_ENUM
#define MOD_MAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MOD_MAP_PARITY_STATUS_INTRr_ENUM
#define MOD_MAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MOD_MAP_PARITY_STATUS_NACKr_ENUM
#define MORDRPC_CHID_0r_ENUM BCM56440_B0_MORDRPC_CHID_0r_ENUM
#define MORDRPC_CHID_1r_ENUM BCM56440_B0_MORDRPC_CHID_1r_ENUM
#define MORDRPC_CHID_10r_ENUM BCM56440_B0_MORDRPC_CHID_10r_ENUM
#define MORDRPC_CHID_11r_ENUM BCM56440_B0_MORDRPC_CHID_11r_ENUM
#define MORDRPC_CHID_12r_ENUM BCM56440_B0_MORDRPC_CHID_12r_ENUM
#define MORDRPC_CHID_13r_ENUM BCM56440_B0_MORDRPC_CHID_13r_ENUM
#define MORDRPC_CHID_14r_ENUM BCM56440_B0_MORDRPC_CHID_14r_ENUM
#define MORDRPC_CHID_15r_ENUM BCM56440_B0_MORDRPC_CHID_15r_ENUM
#define MORDRPC_CHID_16r_ENUM BCM56440_B0_MORDRPC_CHID_16r_ENUM
#define MORDRPC_CHID_17r_ENUM BCM56440_B0_MORDRPC_CHID_17r_ENUM
#define MORDRPC_CHID_18r_ENUM BCM56440_B0_MORDRPC_CHID_18r_ENUM
#define MORDRPC_CHID_19r_ENUM BCM56440_B0_MORDRPC_CHID_19r_ENUM
#define MORDRPC_CHID_2r_ENUM BCM56440_B0_MORDRPC_CHID_2r_ENUM
#define MORDRPC_CHID_20r_ENUM BCM56440_B0_MORDRPC_CHID_20r_ENUM
#define MORDRPC_CHID_21r_ENUM BCM56440_B0_MORDRPC_CHID_21r_ENUM
#define MORDRPC_CHID_22r_ENUM BCM56440_B0_MORDRPC_CHID_22r_ENUM
#define MORDRPC_CHID_23r_ENUM BCM56440_B0_MORDRPC_CHID_23r_ENUM
#define MORDRPC_CHID_24r_ENUM BCM56440_B0_MORDRPC_CHID_24r_ENUM
#define MORDRPC_CHID_25r_ENUM BCM56440_B0_MORDRPC_CHID_25r_ENUM
#define MORDRPC_CHID_26r_ENUM BCM56440_B0_MORDRPC_CHID_26r_ENUM
#define MORDRPC_CHID_27r_ENUM BCM56440_B0_MORDRPC_CHID_27r_ENUM
#define MORDRPC_CHID_28r_ENUM BCM56440_B0_MORDRPC_CHID_28r_ENUM
#define MORDRPC_CHID_29r_ENUM BCM56440_B0_MORDRPC_CHID_29r_ENUM
#define MORDRPC_CHID_3r_ENUM BCM56440_B0_MORDRPC_CHID_3r_ENUM
#define MORDRPC_CHID_30r_ENUM BCM56440_B0_MORDRPC_CHID_30r_ENUM
#define MORDRPC_CHID_31r_ENUM BCM56440_B0_MORDRPC_CHID_31r_ENUM
#define MORDRPC_CHID_32r_ENUM BCM56440_B0_MORDRPC_CHID_32r_ENUM
#define MORDRPC_CHID_33r_ENUM BCM56440_B0_MORDRPC_CHID_33r_ENUM
#define MORDRPC_CHID_34r_ENUM BCM56440_B0_MORDRPC_CHID_34r_ENUM
#define MORDRPC_CHID_35r_ENUM BCM56440_B0_MORDRPC_CHID_35r_ENUM
#define MORDRPC_CHID_36r_ENUM BCM56440_B0_MORDRPC_CHID_36r_ENUM
#define MORDRPC_CHID_37r_ENUM BCM56440_B0_MORDRPC_CHID_37r_ENUM
#define MORDRPC_CHID_38r_ENUM BCM56440_B0_MORDRPC_CHID_38r_ENUM
#define MORDRPC_CHID_39r_ENUM BCM56440_B0_MORDRPC_CHID_39r_ENUM
#define MORDRPC_CHID_4r_ENUM BCM56440_B0_MORDRPC_CHID_4r_ENUM
#define MORDRPC_CHID_40r_ENUM BCM56440_B0_MORDRPC_CHID_40r_ENUM
#define MORDRPC_CHID_41r_ENUM BCM56440_B0_MORDRPC_CHID_41r_ENUM
#define MORDRPC_CHID_42r_ENUM BCM56440_B0_MORDRPC_CHID_42r_ENUM
#define MORDRPC_CHID_43r_ENUM BCM56440_B0_MORDRPC_CHID_43r_ENUM
#define MORDRPC_CHID_44r_ENUM BCM56440_B0_MORDRPC_CHID_44r_ENUM
#define MORDRPC_CHID_45r_ENUM BCM56440_B0_MORDRPC_CHID_45r_ENUM
#define MORDRPC_CHID_46r_ENUM BCM56440_B0_MORDRPC_CHID_46r_ENUM
#define MORDRPC_CHID_47r_ENUM BCM56440_B0_MORDRPC_CHID_47r_ENUM
#define MORDRPC_CHID_48r_ENUM BCM56440_B0_MORDRPC_CHID_48r_ENUM
#define MORDRPC_CHID_49r_ENUM BCM56440_B0_MORDRPC_CHID_49r_ENUM
#define MORDRPC_CHID_5r_ENUM BCM56440_B0_MORDRPC_CHID_5r_ENUM
#define MORDRPC_CHID_50r_ENUM BCM56440_B0_MORDRPC_CHID_50r_ENUM
#define MORDRPC_CHID_51r_ENUM BCM56440_B0_MORDRPC_CHID_51r_ENUM
#define MORDRPC_CHID_52r_ENUM BCM56440_B0_MORDRPC_CHID_52r_ENUM
#define MORDRPC_CHID_53r_ENUM BCM56440_B0_MORDRPC_CHID_53r_ENUM
#define MORDRPC_CHID_54r_ENUM BCM56440_B0_MORDRPC_CHID_54r_ENUM
#define MORDRPC_CHID_55r_ENUM BCM56440_B0_MORDRPC_CHID_55r_ENUM
#define MORDRPC_CHID_56r_ENUM BCM56440_B0_MORDRPC_CHID_56r_ENUM
#define MORDRPC_CHID_57r_ENUM BCM56440_B0_MORDRPC_CHID_57r_ENUM
#define MORDRPC_CHID_58r_ENUM BCM56440_B0_MORDRPC_CHID_58r_ENUM
#define MORDRPC_CHID_59r_ENUM BCM56440_B0_MORDRPC_CHID_59r_ENUM
#define MORDRPC_CHID_6r_ENUM BCM56440_B0_MORDRPC_CHID_6r_ENUM
#define MORDRPC_CHID_60r_ENUM BCM56440_B0_MORDRPC_CHID_60r_ENUM
#define MORDRPC_CHID_61r_ENUM BCM56440_B0_MORDRPC_CHID_61r_ENUM
#define MORDRPC_CHID_62r_ENUM BCM56440_B0_MORDRPC_CHID_62r_ENUM
#define MORDRPC_CHID_63r_ENUM BCM56440_B0_MORDRPC_CHID_63r_ENUM
#define MORDRPC_CHID_7r_ENUM BCM56440_B0_MORDRPC_CHID_7r_ENUM
#define MORDRPC_CHID_8r_ENUM BCM56440_B0_MORDRPC_CHID_8r_ENUM
#define MORDRPC_CHID_9r_ENUM BCM56440_B0_MORDRPC_CHID_9r_ENUM
#define MPLS_ENTRYm_ENUM BCM56440_B0_MPLS_ENTRYm_ENUM
#define MPLS_ENTRY_DBGCTRL_0r_ENUM BCM56440_B0_MPLS_ENTRY_DBGCTRL_0r_ENUM
#define MPLS_ENTRY_DBGCTRL_1r_ENUM BCM56440_B0_MPLS_ENTRY_DBGCTRL_1r_ENUM
#define MPLS_ENTRY_DBGCTRL_2r_ENUM BCM56440_B0_MPLS_ENTRY_DBGCTRL_2r_ENUM
#define MPLS_ENTRY_DBGCTRL_3r_ENUM BCM56440_B0_MPLS_ENTRY_DBGCTRL_3r_ENUM
#define MPLS_ENTRY_HASH_CONTROLr_ENUM BCM56440_B0_MPLS_ENTRY_HASH_CONTROLr_ENUM
#define MPLS_ENTRY_PARITY_CONTROLr_ENUM BCM56440_B0_MPLS_ENTRY_PARITY_CONTROLr_ENUM
#define MPLS_ENTRY_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_INTR_0r_ENUM
#define MPLS_ENTRY_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_INTR_1r_ENUM
#define MPLS_ENTRY_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_NACK_0r_ENUM
#define MPLS_ENTRY_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_MPLS_ENTRY_PARITY_STATUS_NACK_1r_ENUM
#define MPLS_MEMORY_DBGCTRL_0r_ENUM BCM56440_B0_MPLS_MEMORY_DBGCTRL_0r_ENUM
#define MPLS_MEMORY_DBGCTRL_1r_ENUM BCM56440_B0_MPLS_MEMORY_DBGCTRL_1r_ENUM
#define MSPI_CDRAM_00r_ENUM BCM56440_B0_MSPI_CDRAM_00r_ENUM
#define MSPI_CDRAM_01r_ENUM BCM56440_B0_MSPI_CDRAM_01r_ENUM
#define MSPI_CDRAM_02r_ENUM BCM56440_B0_MSPI_CDRAM_02r_ENUM
#define MSPI_CDRAM_03r_ENUM BCM56440_B0_MSPI_CDRAM_03r_ENUM
#define MSPI_CDRAM_04r_ENUM BCM56440_B0_MSPI_CDRAM_04r_ENUM
#define MSPI_CDRAM_05r_ENUM BCM56440_B0_MSPI_CDRAM_05r_ENUM
#define MSPI_CDRAM_06r_ENUM BCM56440_B0_MSPI_CDRAM_06r_ENUM
#define MSPI_CDRAM_07r_ENUM BCM56440_B0_MSPI_CDRAM_07r_ENUM
#define MSPI_CDRAM_08r_ENUM BCM56440_B0_MSPI_CDRAM_08r_ENUM
#define MSPI_CDRAM_09r_ENUM BCM56440_B0_MSPI_CDRAM_09r_ENUM
#define MSPI_CDRAM_10r_ENUM BCM56440_B0_MSPI_CDRAM_10r_ENUM
#define MSPI_CDRAM_11r_ENUM BCM56440_B0_MSPI_CDRAM_11r_ENUM
#define MSPI_CDRAM_12r_ENUM BCM56440_B0_MSPI_CDRAM_12r_ENUM
#define MSPI_CDRAM_13r_ENUM BCM56440_B0_MSPI_CDRAM_13r_ENUM
#define MSPI_CDRAM_14r_ENUM BCM56440_B0_MSPI_CDRAM_14r_ENUM
#define MSPI_CDRAM_15r_ENUM BCM56440_B0_MSPI_CDRAM_15r_ENUM
#define MSPI_CPTQPr_ENUM BCM56440_B0_MSPI_CPTQPr_ENUM
#define MSPI_ENDQPr_ENUM BCM56440_B0_MSPI_ENDQPr_ENUM
#define MSPI_NEWQPr_ENUM BCM56440_B0_MSPI_NEWQPr_ENUM
#define MSPI_RXRAM_00r_ENUM BCM56440_B0_MSPI_RXRAM_00r_ENUM
#define MSPI_RXRAM_01r_ENUM BCM56440_B0_MSPI_RXRAM_01r_ENUM
#define MSPI_RXRAM_02r_ENUM BCM56440_B0_MSPI_RXRAM_02r_ENUM
#define MSPI_RXRAM_03r_ENUM BCM56440_B0_MSPI_RXRAM_03r_ENUM
#define MSPI_RXRAM_04r_ENUM BCM56440_B0_MSPI_RXRAM_04r_ENUM
#define MSPI_RXRAM_05r_ENUM BCM56440_B0_MSPI_RXRAM_05r_ENUM
#define MSPI_RXRAM_06r_ENUM BCM56440_B0_MSPI_RXRAM_06r_ENUM
#define MSPI_RXRAM_07r_ENUM BCM56440_B0_MSPI_RXRAM_07r_ENUM
#define MSPI_RXRAM_08r_ENUM BCM56440_B0_MSPI_RXRAM_08r_ENUM
#define MSPI_RXRAM_09r_ENUM BCM56440_B0_MSPI_RXRAM_09r_ENUM
#define MSPI_RXRAM_10r_ENUM BCM56440_B0_MSPI_RXRAM_10r_ENUM
#define MSPI_RXRAM_11r_ENUM BCM56440_B0_MSPI_RXRAM_11r_ENUM
#define MSPI_RXRAM_12r_ENUM BCM56440_B0_MSPI_RXRAM_12r_ENUM
#define MSPI_RXRAM_13r_ENUM BCM56440_B0_MSPI_RXRAM_13r_ENUM
#define MSPI_RXRAM_14r_ENUM BCM56440_B0_MSPI_RXRAM_14r_ENUM
#define MSPI_RXRAM_15r_ENUM BCM56440_B0_MSPI_RXRAM_15r_ENUM
#define MSPI_RXRAM_16r_ENUM BCM56440_B0_MSPI_RXRAM_16r_ENUM
#define MSPI_RXRAM_17r_ENUM BCM56440_B0_MSPI_RXRAM_17r_ENUM
#define MSPI_RXRAM_18r_ENUM BCM56440_B0_MSPI_RXRAM_18r_ENUM
#define MSPI_RXRAM_19r_ENUM BCM56440_B0_MSPI_RXRAM_19r_ENUM
#define MSPI_RXRAM_20r_ENUM BCM56440_B0_MSPI_RXRAM_20r_ENUM
#define MSPI_RXRAM_21r_ENUM BCM56440_B0_MSPI_RXRAM_21r_ENUM
#define MSPI_RXRAM_22r_ENUM BCM56440_B0_MSPI_RXRAM_22r_ENUM
#define MSPI_RXRAM_23r_ENUM BCM56440_B0_MSPI_RXRAM_23r_ENUM
#define MSPI_RXRAM_24r_ENUM BCM56440_B0_MSPI_RXRAM_24r_ENUM
#define MSPI_RXRAM_25r_ENUM BCM56440_B0_MSPI_RXRAM_25r_ENUM
#define MSPI_RXRAM_26r_ENUM BCM56440_B0_MSPI_RXRAM_26r_ENUM
#define MSPI_RXRAM_27r_ENUM BCM56440_B0_MSPI_RXRAM_27r_ENUM
#define MSPI_RXRAM_28r_ENUM BCM56440_B0_MSPI_RXRAM_28r_ENUM
#define MSPI_RXRAM_29r_ENUM BCM56440_B0_MSPI_RXRAM_29r_ENUM
#define MSPI_RXRAM_30r_ENUM BCM56440_B0_MSPI_RXRAM_30r_ENUM
#define MSPI_RXRAM_31r_ENUM BCM56440_B0_MSPI_RXRAM_31r_ENUM
#define MSPI_SPCR0_LSBr_ENUM BCM56440_B0_MSPI_SPCR0_LSBr_ENUM
#define MSPI_SPCR0_MSBr_ENUM BCM56440_B0_MSPI_SPCR0_MSBr_ENUM
#define MSPI_SPCR1_LSBr_ENUM BCM56440_B0_MSPI_SPCR1_LSBr_ENUM
#define MSPI_SPCR1_MSBr_ENUM BCM56440_B0_MSPI_SPCR1_MSBr_ENUM
#define MSPI_SPCR2r_ENUM BCM56440_B0_MSPI_SPCR2r_ENUM
#define MSPI_STATUSr_ENUM BCM56440_B0_MSPI_STATUSr_ENUM
#define MSPI_TXRAM_00r_ENUM BCM56440_B0_MSPI_TXRAM_00r_ENUM
#define MSPI_TXRAM_01r_ENUM BCM56440_B0_MSPI_TXRAM_01r_ENUM
#define MSPI_TXRAM_02r_ENUM BCM56440_B0_MSPI_TXRAM_02r_ENUM
#define MSPI_TXRAM_03r_ENUM BCM56440_B0_MSPI_TXRAM_03r_ENUM
#define MSPI_TXRAM_04r_ENUM BCM56440_B0_MSPI_TXRAM_04r_ENUM
#define MSPI_TXRAM_05r_ENUM BCM56440_B0_MSPI_TXRAM_05r_ENUM
#define MSPI_TXRAM_06r_ENUM BCM56440_B0_MSPI_TXRAM_06r_ENUM
#define MSPI_TXRAM_07r_ENUM BCM56440_B0_MSPI_TXRAM_07r_ENUM
#define MSPI_TXRAM_08r_ENUM BCM56440_B0_MSPI_TXRAM_08r_ENUM
#define MSPI_TXRAM_09r_ENUM BCM56440_B0_MSPI_TXRAM_09r_ENUM
#define MSPI_TXRAM_10r_ENUM BCM56440_B0_MSPI_TXRAM_10r_ENUM
#define MSPI_TXRAM_11r_ENUM BCM56440_B0_MSPI_TXRAM_11r_ENUM
#define MSPI_TXRAM_12r_ENUM BCM56440_B0_MSPI_TXRAM_12r_ENUM
#define MSPI_TXRAM_13r_ENUM BCM56440_B0_MSPI_TXRAM_13r_ENUM
#define MSPI_TXRAM_14r_ENUM BCM56440_B0_MSPI_TXRAM_14r_ENUM
#define MSPI_TXRAM_15r_ENUM BCM56440_B0_MSPI_TXRAM_15r_ENUM
#define MSPI_TXRAM_16r_ENUM BCM56440_B0_MSPI_TXRAM_16r_ENUM
#define MSPI_TXRAM_17r_ENUM BCM56440_B0_MSPI_TXRAM_17r_ENUM
#define MSPI_TXRAM_18r_ENUM BCM56440_B0_MSPI_TXRAM_18r_ENUM
#define MSPI_TXRAM_19r_ENUM BCM56440_B0_MSPI_TXRAM_19r_ENUM
#define MSPI_TXRAM_20r_ENUM BCM56440_B0_MSPI_TXRAM_20r_ENUM
#define MSPI_TXRAM_21r_ENUM BCM56440_B0_MSPI_TXRAM_21r_ENUM
#define MSPI_TXRAM_22r_ENUM BCM56440_B0_MSPI_TXRAM_22r_ENUM
#define MSPI_TXRAM_23r_ENUM BCM56440_B0_MSPI_TXRAM_23r_ENUM
#define MSPI_TXRAM_24r_ENUM BCM56440_B0_MSPI_TXRAM_24r_ENUM
#define MSPI_TXRAM_25r_ENUM BCM56440_B0_MSPI_TXRAM_25r_ENUM
#define MSPI_TXRAM_26r_ENUM BCM56440_B0_MSPI_TXRAM_26r_ENUM
#define MSPI_TXRAM_27r_ENUM BCM56440_B0_MSPI_TXRAM_27r_ENUM
#define MSPI_TXRAM_28r_ENUM BCM56440_B0_MSPI_TXRAM_28r_ENUM
#define MSPI_TXRAM_29r_ENUM BCM56440_B0_MSPI_TXRAM_29r_ENUM
#define MSPI_TXRAM_30r_ENUM BCM56440_B0_MSPI_TXRAM_30r_ENUM
#define MSPI_TXRAM_31r_ENUM BCM56440_B0_MSPI_TXRAM_31r_ENUM
#define MTRI_IFGr_ENUM BCM56440_B0_MTRI_IFGr_ENUM
#define MULTIPASS_LOOPBACK_BITMAPm_ENUM BCM56440_B0_MULTIPASS_LOOPBACK_BITMAPm_ENUM
#define MY_STATION_CAM_BIST_CONFIGr_ENUM BCM56440_B0_MY_STATION_CAM_BIST_CONFIGr_ENUM
#define MY_STATION_CAM_BIST_CONTROLr_ENUM BCM56440_B0_MY_STATION_CAM_BIST_CONTROLr_ENUM
#define MY_STATION_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM
#define MY_STATION_CAM_BIST_STATUSr_ENUM BCM56440_B0_MY_STATION_CAM_BIST_STATUSr_ENUM
#define MY_STATION_CAM_DBGCTRLr_ENUM BCM56440_B0_MY_STATION_CAM_DBGCTRLr_ENUM
#define MY_STATION_DATA_PARITY_CONTROLr_ENUM BCM56440_B0_MY_STATION_DATA_PARITY_CONTROLr_ENUM
#define MY_STATION_TCAMm_ENUM BCM56440_B0_MY_STATION_TCAMm_ENUM
#define MY_STATION_TCAM_DATA_ONLYm_ENUM BCM56440_B0_MY_STATION_TCAM_DATA_ONLYm_ENUM
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr_ENUM BCM56440_B0_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr_ENUM
#define MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr_ENUM BCM56440_B0_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr_ENUM
#define MY_STATION_TCAM_ENTRY_ONLYm_ENUM BCM56440_B0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM
#define NIV_ERROR_DROP_PARITY_CONTROLr_ENUM BCM56440_B0_NIV_ERROR_DROP_PARITY_CONTROLr_ENUM
#define NIV_ERROR_DROP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_NIV_ERROR_DROP_PARITY_STATUS_INTRr_ENUM
#define NIV_ERROR_DROP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_NIV_ERROR_DROP_PARITY_STATUS_NACKr_ENUM
#define NIV_FORWARDING_DROP_PARITY_CONTROLr_ENUM BCM56440_B0_NIV_FORWARDING_DROP_PARITY_CONTROLr_ENUM
#define NIV_FORWARDING_DROP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_NIV_FORWARDING_DROP_PARITY_STATUS_INTRr_ENUM
#define NIV_FORWARDING_DROP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_NIV_FORWARDING_DROP_PARITY_STATUS_NACKr_ENUM
#define NIV_VLAN_TAGGED_PARITY_CONTROLr_ENUM BCM56440_B0_NIV_VLAN_TAGGED_PARITY_CONTROLr_ENUM
#define NIV_VLAN_TAGGED_PARITY_STATUS_INTRr_ENUM BCM56440_B0_NIV_VLAN_TAGGED_PARITY_STATUS_INTRr_ENUM
#define NIV_VLAN_TAGGED_PARITY_STATUS_NACKr_ENUM BCM56440_B0_NIV_VLAN_TAGGED_PARITY_STATUS_NACKr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASKm_ENUM BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM BCM56440_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM
#define OAM_CCM_COUNT_64r_ENUM BCM56440_B0_OAM_CCM_COUNT_64r_ENUM
#define OAM_CURRENT_TIMEr_ENUM BCM56440_B0_OAM_CURRENT_TIMEr_ENUM
#define OAM_LM_COUNTERSm_ENUM BCM56440_B0_OAM_LM_COUNTERSm_ENUM
#define OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM BCM56440_B0_OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM
#define OAM_LM_COUNTERS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_OAM_LM_COUNTERS_PARITY_STATUS_INTRr_ENUM
#define OAM_LM_COUNTERS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_OAM_LM_COUNTERS_PARITY_STATUS_NACKr_ENUM
#define OAM_LM_CPU_DATA_CONTROLr_ENUM BCM56440_B0_OAM_LM_CPU_DATA_CONTROLr_ENUM
#define OAM_OPCODE_CONTROL_PROFILEm_ENUM BCM56440_B0_OAM_OPCODE_CONTROL_PROFILEm_ENUM
#define OAM_SEC_NS_COUNTER_64r_ENUM BCM56440_B0_OAM_SEC_NS_COUNTER_64r_ENUM
#define OAM_SEC_NS_COUNTER_ENABLEr_ENUM BCM56440_B0_OAM_SEC_NS_COUNTER_ENABLEr_ENUM
#define OAM_TIMER_CONTROLr_ENUM BCM56440_B0_OAM_TIMER_CONTROLr_ENUM
#define OAM_TX_CONTROLr_ENUM BCM56440_B0_OAM_TX_CONTROLr_ENUM
#define OOBFC_CHANNEL_BASE_64r_ENUM BCM56440_B0_OOBFC_CHANNEL_BASE_64r_ENUM
#define OOBFC_ENG_PORT_EN_0_64r_ENUM BCM56440_B0_OOBFC_ENG_PORT_EN_0_64r_ENUM
#define OOBFC_ENG_PORT_EN_1_64r_ENUM BCM56440_B0_OOBFC_ENG_PORT_EN_1_64r_ENUM
#define OOBFC_GCSr_ENUM BCM56440_B0_OOBFC_GCSr_ENUM
#define OOBFC_INGRES_PORT_PG_PORT_ENA_64r_ENUM BCM56440_B0_OOBFC_INGRES_PORT_PG_PORT_ENA_64r_ENUM
#define OOBFC_ING_PORT_EN_1_64r_ENUM BCM56440_B0_OOBFC_ING_PORT_EN_1_64r_ENUM
#define OOBFC_STSr_ENUM BCM56440_B0_OOBFC_STSr_ENUM
#define OOBFC_TX_MESSAGE_GAPr_ENUM BCM56440_B0_OOBFC_TX_MESSAGE_GAPr_ENUM
#define OP_BUFFER_LIMIT_RED_CELLEr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RED_CELLEr_ENUM
#define OP_BUFFER_LIMIT_RED_CELLIr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RED_CELLIr_ENUM
#define OP_BUFFER_LIMIT_RED_QENTRYr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RED_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_RED_THDOEMAr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RED_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_RED_THDORQEQr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RED_THDORQEQr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_CELLEr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLEr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLIr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_CELLEr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_CELLEr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_CELLIr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_CELLIr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_QENTRYr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_THDOEMAr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_THDORQEQr_ENUM BCM56440_B0_OP_BUFFER_LIMIT_YELLOW_THDORQEQr_ENUM
#define OP_BUFFER_SHARED_COUNT_CELLEr_ENUM BCM56440_B0_OP_BUFFER_SHARED_COUNT_CELLEr_ENUM
#define OP_BUFFER_SHARED_COUNT_CELLIr_ENUM BCM56440_B0_OP_BUFFER_SHARED_COUNT_CELLIr_ENUM
#define OP_BUFFER_SHARED_COUNT_QENTRYr_ENUM BCM56440_B0_OP_BUFFER_SHARED_COUNT_QENTRYr_ENUM
#define OP_BUFFER_SHARED_COUNT_THDOEMAr_ENUM BCM56440_B0_OP_BUFFER_SHARED_COUNT_THDOEMAr_ENUM
#define OP_BUFFER_SHARED_COUNT_THDORQEQr_ENUM BCM56440_B0_OP_BUFFER_SHARED_COUNT_THDORQEQr_ENUM
#define OP_BUFFER_SHARED_LIMIT_CELLEr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_CELLEr_ENUM
#define OP_BUFFER_SHARED_LIMIT_CELLIr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_CELLIr_ENUM
#define OP_BUFFER_SHARED_LIMIT_QENTRYr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_QENTRYr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_ENUM
#define OP_BUFFER_SHARED_LIMIT_THDOEMAr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_THDOEMAr_ENUM
#define OP_BUFFER_SHARED_LIMIT_THDORQEQr_ENUM BCM56440_B0_OP_BUFFER_SHARED_LIMIT_THDORQEQr_ENUM
#define OP_E2ECC_PORT_CONFIGr_ENUM BCM56440_B0_OP_E2ECC_PORT_CONFIGr_ENUM
#define OP_QUEUE_CONFIG1_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_CONFIG1_THDOEMAr_ENUM
#define OP_QUEUE_CONFIG1_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_CONFIG1_THDORQEEr_ENUM
#define OP_QUEUE_CONFIG1_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_CONFIG1_THDORQEIr_ENUM
#define OP_QUEUE_CONFIG1_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_CONFIG1_THDORQEQr_ENUM
#define OP_QUEUE_CONFIG_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_CONFIG_THDOEMAr_ENUM
#define OP_QUEUE_CONFIG_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_CONFIG_THDORQEEr_ENUM
#define OP_QUEUE_CONFIG_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_CONFIG_THDORQEIr_ENUM
#define OP_QUEUE_CONFIG_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_CONFIG_THDORQEQr_ENUM
#define OP_QUEUE_LIMIT_RED_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_RED_THDOEMAr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_RED_THDORQEEr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_RED_THDORQEIr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_RED_THDORQEQr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEEr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEIr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEQr_ENUM
#define OP_QUEUE_MIN_COUNT_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_MIN_COUNT_THDOEMAr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_MIN_COUNT_THDORQEEr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_MIN_COUNT_THDORQEIr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_MIN_COUNT_THDORQEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDOEMAr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDORQEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDORQEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_THDORQEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_ENUM
#define OP_QUEUE_RESET_VALUE_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_RESET_VALUE_THDOEMAr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_RESET_VALUE_THDORQEEr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_RESET_VALUE_THDORQEIr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_RESET_VALUE_THDORQEQr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDOEMAr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDORQEEr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDORQEIr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_SHARED_COUNT_THDORQEQr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDOEMAr_ENUM BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDOEMAr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORQEEr_ENUM BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDORQEEr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORQEIr_ENUM BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDORQEIr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORQEQr_ENUM BCM56440_B0_OP_QUEUE_TOTAL_COUNT_THDORQEQr_ENUM
#define OP_THR_CONFIGr_ENUM BCM56440_B0_OP_THR_CONFIGr_ENUM
#define PARITY_ERROR_COUNTERr_ENUM BCM56440_B0_PARITY_ERROR_COUNTERr_ENUM
#define PARITY_ERROR_STATUS_0r_ENUM BCM56440_B0_PARITY_ERROR_STATUS_0r_ENUM
#define PARITY_ERROR_STATUS_1r_ENUM BCM56440_B0_PARITY_ERROR_STATUS_1r_ENUM
#define PARS_RAM_DBGCTRLr_ENUM BCM56440_B0_PARS_RAM_DBGCTRLr_ENUM
#define PAUSE_CONTROLr_ENUM BCM56440_B0_PAUSE_CONTROLr_ENUM
#define PAUSE_QUANTr_ENUM BCM56440_B0_PAUSE_QUANTr_ENUM
#define PBCASCFG_CHID_0r_ENUM BCM56440_B0_PBCASCFG_CHID_0r_ENUM
#define PBCASCFG_CHID_1r_ENUM BCM56440_B0_PBCASCFG_CHID_1r_ENUM
#define PBCASCFG_CHID_10r_ENUM BCM56440_B0_PBCASCFG_CHID_10r_ENUM
#define PBCASCFG_CHID_11r_ENUM BCM56440_B0_PBCASCFG_CHID_11r_ENUM
#define PBCASCFG_CHID_12r_ENUM BCM56440_B0_PBCASCFG_CHID_12r_ENUM
#define PBCASCFG_CHID_13r_ENUM BCM56440_B0_PBCASCFG_CHID_13r_ENUM
#define PBCASCFG_CHID_14r_ENUM BCM56440_B0_PBCASCFG_CHID_14r_ENUM
#define PBCASCFG_CHID_15r_ENUM BCM56440_B0_PBCASCFG_CHID_15r_ENUM
#define PBCASCFG_CHID_16r_ENUM BCM56440_B0_PBCASCFG_CHID_16r_ENUM
#define PBCASCFG_CHID_17r_ENUM BCM56440_B0_PBCASCFG_CHID_17r_ENUM
#define PBCASCFG_CHID_18r_ENUM BCM56440_B0_PBCASCFG_CHID_18r_ENUM
#define PBCASCFG_CHID_19r_ENUM BCM56440_B0_PBCASCFG_CHID_19r_ENUM
#define PBCASCFG_CHID_2r_ENUM BCM56440_B0_PBCASCFG_CHID_2r_ENUM
#define PBCASCFG_CHID_20r_ENUM BCM56440_B0_PBCASCFG_CHID_20r_ENUM
#define PBCASCFG_CHID_21r_ENUM BCM56440_B0_PBCASCFG_CHID_21r_ENUM
#define PBCASCFG_CHID_22r_ENUM BCM56440_B0_PBCASCFG_CHID_22r_ENUM
#define PBCASCFG_CHID_23r_ENUM BCM56440_B0_PBCASCFG_CHID_23r_ENUM
#define PBCASCFG_CHID_24r_ENUM BCM56440_B0_PBCASCFG_CHID_24r_ENUM
#define PBCASCFG_CHID_25r_ENUM BCM56440_B0_PBCASCFG_CHID_25r_ENUM
#define PBCASCFG_CHID_26r_ENUM BCM56440_B0_PBCASCFG_CHID_26r_ENUM
#define PBCASCFG_CHID_27r_ENUM BCM56440_B0_PBCASCFG_CHID_27r_ENUM
#define PBCASCFG_CHID_28r_ENUM BCM56440_B0_PBCASCFG_CHID_28r_ENUM
#define PBCASCFG_CHID_29r_ENUM BCM56440_B0_PBCASCFG_CHID_29r_ENUM
#define PBCASCFG_CHID_3r_ENUM BCM56440_B0_PBCASCFG_CHID_3r_ENUM
#define PBCASCFG_CHID_30r_ENUM BCM56440_B0_PBCASCFG_CHID_30r_ENUM
#define PBCASCFG_CHID_31r_ENUM BCM56440_B0_PBCASCFG_CHID_31r_ENUM
#define PBCASCFG_CHID_32r_ENUM BCM56440_B0_PBCASCFG_CHID_32r_ENUM
#define PBCASCFG_CHID_33r_ENUM BCM56440_B0_PBCASCFG_CHID_33r_ENUM
#define PBCASCFG_CHID_34r_ENUM BCM56440_B0_PBCASCFG_CHID_34r_ENUM
#define PBCASCFG_CHID_35r_ENUM BCM56440_B0_PBCASCFG_CHID_35r_ENUM
#define PBCASCFG_CHID_36r_ENUM BCM56440_B0_PBCASCFG_CHID_36r_ENUM
#define PBCASCFG_CHID_37r_ENUM BCM56440_B0_PBCASCFG_CHID_37r_ENUM
#define PBCASCFG_CHID_38r_ENUM BCM56440_B0_PBCASCFG_CHID_38r_ENUM
#define PBCASCFG_CHID_39r_ENUM BCM56440_B0_PBCASCFG_CHID_39r_ENUM
#define PBCASCFG_CHID_4r_ENUM BCM56440_B0_PBCASCFG_CHID_4r_ENUM
#define PBCASCFG_CHID_40r_ENUM BCM56440_B0_PBCASCFG_CHID_40r_ENUM
#define PBCASCFG_CHID_41r_ENUM BCM56440_B0_PBCASCFG_CHID_41r_ENUM
#define PBCASCFG_CHID_42r_ENUM BCM56440_B0_PBCASCFG_CHID_42r_ENUM
#define PBCASCFG_CHID_43r_ENUM BCM56440_B0_PBCASCFG_CHID_43r_ENUM
#define PBCASCFG_CHID_44r_ENUM BCM56440_B0_PBCASCFG_CHID_44r_ENUM
#define PBCASCFG_CHID_45r_ENUM BCM56440_B0_PBCASCFG_CHID_45r_ENUM
#define PBCASCFG_CHID_46r_ENUM BCM56440_B0_PBCASCFG_CHID_46r_ENUM
#define PBCASCFG_CHID_47r_ENUM BCM56440_B0_PBCASCFG_CHID_47r_ENUM
#define PBCASCFG_CHID_48r_ENUM BCM56440_B0_PBCASCFG_CHID_48r_ENUM
#define PBCASCFG_CHID_49r_ENUM BCM56440_B0_PBCASCFG_CHID_49r_ENUM
#define PBCASCFG_CHID_5r_ENUM BCM56440_B0_PBCASCFG_CHID_5r_ENUM
#define PBCASCFG_CHID_50r_ENUM BCM56440_B0_PBCASCFG_CHID_50r_ENUM
#define PBCASCFG_CHID_51r_ENUM BCM56440_B0_PBCASCFG_CHID_51r_ENUM
#define PBCASCFG_CHID_52r_ENUM BCM56440_B0_PBCASCFG_CHID_52r_ENUM
#define PBCASCFG_CHID_53r_ENUM BCM56440_B0_PBCASCFG_CHID_53r_ENUM
#define PBCASCFG_CHID_54r_ENUM BCM56440_B0_PBCASCFG_CHID_54r_ENUM
#define PBCASCFG_CHID_55r_ENUM BCM56440_B0_PBCASCFG_CHID_55r_ENUM
#define PBCASCFG_CHID_56r_ENUM BCM56440_B0_PBCASCFG_CHID_56r_ENUM
#define PBCASCFG_CHID_57r_ENUM BCM56440_B0_PBCASCFG_CHID_57r_ENUM
#define PBCASCFG_CHID_58r_ENUM BCM56440_B0_PBCASCFG_CHID_58r_ENUM
#define PBCASCFG_CHID_59r_ENUM BCM56440_B0_PBCASCFG_CHID_59r_ENUM
#define PBCASCFG_CHID_6r_ENUM BCM56440_B0_PBCASCFG_CHID_6r_ENUM
#define PBCASCFG_CHID_60r_ENUM BCM56440_B0_PBCASCFG_CHID_60r_ENUM
#define PBCASCFG_CHID_61r_ENUM BCM56440_B0_PBCASCFG_CHID_61r_ENUM
#define PBCASCFG_CHID_62r_ENUM BCM56440_B0_PBCASCFG_CHID_62r_ENUM
#define PBCASCFG_CHID_63r_ENUM BCM56440_B0_PBCASCFG_CHID_63r_ENUM
#define PBCASCFG_CHID_7r_ENUM BCM56440_B0_PBCASCFG_CHID_7r_ENUM
#define PBCASCFG_CHID_8r_ENUM BCM56440_B0_PBCASCFG_CHID_8r_ENUM
#define PBCASCFG_CHID_9r_ENUM BCM56440_B0_PBCASCFG_CHID_9r_ENUM
#define PBCHCFG_CHID_0r_ENUM BCM56440_B0_PBCHCFG_CHID_0r_ENUM
#define PBCHCFG_CHID_1r_ENUM BCM56440_B0_PBCHCFG_CHID_1r_ENUM
#define PBCHCFG_CHID_10r_ENUM BCM56440_B0_PBCHCFG_CHID_10r_ENUM
#define PBCHCFG_CHID_11r_ENUM BCM56440_B0_PBCHCFG_CHID_11r_ENUM
#define PBCHCFG_CHID_12r_ENUM BCM56440_B0_PBCHCFG_CHID_12r_ENUM
#define PBCHCFG_CHID_13r_ENUM BCM56440_B0_PBCHCFG_CHID_13r_ENUM
#define PBCHCFG_CHID_14r_ENUM BCM56440_B0_PBCHCFG_CHID_14r_ENUM
#define PBCHCFG_CHID_15r_ENUM BCM56440_B0_PBCHCFG_CHID_15r_ENUM
#define PBCHCFG_CHID_16r_ENUM BCM56440_B0_PBCHCFG_CHID_16r_ENUM
#define PBCHCFG_CHID_17r_ENUM BCM56440_B0_PBCHCFG_CHID_17r_ENUM
#define PBCHCFG_CHID_18r_ENUM BCM56440_B0_PBCHCFG_CHID_18r_ENUM
#define PBCHCFG_CHID_19r_ENUM BCM56440_B0_PBCHCFG_CHID_19r_ENUM
#define PBCHCFG_CHID_2r_ENUM BCM56440_B0_PBCHCFG_CHID_2r_ENUM
#define PBCHCFG_CHID_20r_ENUM BCM56440_B0_PBCHCFG_CHID_20r_ENUM
#define PBCHCFG_CHID_21r_ENUM BCM56440_B0_PBCHCFG_CHID_21r_ENUM
#define PBCHCFG_CHID_22r_ENUM BCM56440_B0_PBCHCFG_CHID_22r_ENUM
#define PBCHCFG_CHID_23r_ENUM BCM56440_B0_PBCHCFG_CHID_23r_ENUM
#define PBCHCFG_CHID_24r_ENUM BCM56440_B0_PBCHCFG_CHID_24r_ENUM
#define PBCHCFG_CHID_25r_ENUM BCM56440_B0_PBCHCFG_CHID_25r_ENUM
#define PBCHCFG_CHID_26r_ENUM BCM56440_B0_PBCHCFG_CHID_26r_ENUM
#define PBCHCFG_CHID_27r_ENUM BCM56440_B0_PBCHCFG_CHID_27r_ENUM
#define PBCHCFG_CHID_28r_ENUM BCM56440_B0_PBCHCFG_CHID_28r_ENUM
#define PBCHCFG_CHID_29r_ENUM BCM56440_B0_PBCHCFG_CHID_29r_ENUM
#define PBCHCFG_CHID_3r_ENUM BCM56440_B0_PBCHCFG_CHID_3r_ENUM
#define PBCHCFG_CHID_30r_ENUM BCM56440_B0_PBCHCFG_CHID_30r_ENUM
#define PBCHCFG_CHID_31r_ENUM BCM56440_B0_PBCHCFG_CHID_31r_ENUM
#define PBCHCFG_CHID_32r_ENUM BCM56440_B0_PBCHCFG_CHID_32r_ENUM
#define PBCHCFG_CHID_33r_ENUM BCM56440_B0_PBCHCFG_CHID_33r_ENUM
#define PBCHCFG_CHID_34r_ENUM BCM56440_B0_PBCHCFG_CHID_34r_ENUM
#define PBCHCFG_CHID_35r_ENUM BCM56440_B0_PBCHCFG_CHID_35r_ENUM
#define PBCHCFG_CHID_36r_ENUM BCM56440_B0_PBCHCFG_CHID_36r_ENUM
#define PBCHCFG_CHID_37r_ENUM BCM56440_B0_PBCHCFG_CHID_37r_ENUM
#define PBCHCFG_CHID_38r_ENUM BCM56440_B0_PBCHCFG_CHID_38r_ENUM
#define PBCHCFG_CHID_39r_ENUM BCM56440_B0_PBCHCFG_CHID_39r_ENUM
#define PBCHCFG_CHID_4r_ENUM BCM56440_B0_PBCHCFG_CHID_4r_ENUM
#define PBCHCFG_CHID_40r_ENUM BCM56440_B0_PBCHCFG_CHID_40r_ENUM
#define PBCHCFG_CHID_41r_ENUM BCM56440_B0_PBCHCFG_CHID_41r_ENUM
#define PBCHCFG_CHID_42r_ENUM BCM56440_B0_PBCHCFG_CHID_42r_ENUM
#define PBCHCFG_CHID_43r_ENUM BCM56440_B0_PBCHCFG_CHID_43r_ENUM
#define PBCHCFG_CHID_44r_ENUM BCM56440_B0_PBCHCFG_CHID_44r_ENUM
#define PBCHCFG_CHID_45r_ENUM BCM56440_B0_PBCHCFG_CHID_45r_ENUM
#define PBCHCFG_CHID_46r_ENUM BCM56440_B0_PBCHCFG_CHID_46r_ENUM
#define PBCHCFG_CHID_47r_ENUM BCM56440_B0_PBCHCFG_CHID_47r_ENUM
#define PBCHCFG_CHID_48r_ENUM BCM56440_B0_PBCHCFG_CHID_48r_ENUM
#define PBCHCFG_CHID_49r_ENUM BCM56440_B0_PBCHCFG_CHID_49r_ENUM
#define PBCHCFG_CHID_5r_ENUM BCM56440_B0_PBCHCFG_CHID_5r_ENUM
#define PBCHCFG_CHID_50r_ENUM BCM56440_B0_PBCHCFG_CHID_50r_ENUM
#define PBCHCFG_CHID_51r_ENUM BCM56440_B0_PBCHCFG_CHID_51r_ENUM
#define PBCHCFG_CHID_52r_ENUM BCM56440_B0_PBCHCFG_CHID_52r_ENUM
#define PBCHCFG_CHID_53r_ENUM BCM56440_B0_PBCHCFG_CHID_53r_ENUM
#define PBCHCFG_CHID_54r_ENUM BCM56440_B0_PBCHCFG_CHID_54r_ENUM
#define PBCHCFG_CHID_55r_ENUM BCM56440_B0_PBCHCFG_CHID_55r_ENUM
#define PBCHCFG_CHID_56r_ENUM BCM56440_B0_PBCHCFG_CHID_56r_ENUM
#define PBCHCFG_CHID_57r_ENUM BCM56440_B0_PBCHCFG_CHID_57r_ENUM
#define PBCHCFG_CHID_58r_ENUM BCM56440_B0_PBCHCFG_CHID_58r_ENUM
#define PBCHCFG_CHID_59r_ENUM BCM56440_B0_PBCHCFG_CHID_59r_ENUM
#define PBCHCFG_CHID_6r_ENUM BCM56440_B0_PBCHCFG_CHID_6r_ENUM
#define PBCHCFG_CHID_60r_ENUM BCM56440_B0_PBCHCFG_CHID_60r_ENUM
#define PBCHCFG_CHID_61r_ENUM BCM56440_B0_PBCHCFG_CHID_61r_ENUM
#define PBCHCFG_CHID_62r_ENUM BCM56440_B0_PBCHCFG_CHID_62r_ENUM
#define PBCHCFG_CHID_63r_ENUM BCM56440_B0_PBCHCFG_CHID_63r_ENUM
#define PBCHCFG_CHID_7r_ENUM BCM56440_B0_PBCHCFG_CHID_7r_ENUM
#define PBCHCFG_CHID_8r_ENUM BCM56440_B0_PBCHCFG_CHID_8r_ENUM
#define PBCHCFG_CHID_9r_ENUM BCM56440_B0_PBCHCFG_CHID_9r_ENUM
#define PCBRG1_CID_0r_ENUM BCM56440_B0_PCBRG1_CID_0r_ENUM
#define PCBRG1_CID_1r_ENUM BCM56440_B0_PCBRG1_CID_1r_ENUM
#define PCBRG1_CID_10r_ENUM BCM56440_B0_PCBRG1_CID_10r_ENUM
#define PCBRG1_CID_11r_ENUM BCM56440_B0_PCBRG1_CID_11r_ENUM
#define PCBRG1_CID_12r_ENUM BCM56440_B0_PCBRG1_CID_12r_ENUM
#define PCBRG1_CID_13r_ENUM BCM56440_B0_PCBRG1_CID_13r_ENUM
#define PCBRG1_CID_14r_ENUM BCM56440_B0_PCBRG1_CID_14r_ENUM
#define PCBRG1_CID_15r_ENUM BCM56440_B0_PCBRG1_CID_15r_ENUM
#define PCBRG1_CID_2r_ENUM BCM56440_B0_PCBRG1_CID_2r_ENUM
#define PCBRG1_CID_3r_ENUM BCM56440_B0_PCBRG1_CID_3r_ENUM
#define PCBRG1_CID_4r_ENUM BCM56440_B0_PCBRG1_CID_4r_ENUM
#define PCBRG1_CID_5r_ENUM BCM56440_B0_PCBRG1_CID_5r_ENUM
#define PCBRG1_CID_6r_ENUM BCM56440_B0_PCBRG1_CID_6r_ENUM
#define PCBRG1_CID_7r_ENUM BCM56440_B0_PCBRG1_CID_7r_ENUM
#define PCBRG1_CID_8r_ENUM BCM56440_B0_PCBRG1_CID_8r_ENUM
#define PCBRG1_CID_9r_ENUM BCM56440_B0_PCBRG1_CID_9r_ENUM
#define PCBRG2_CID_0r_ENUM BCM56440_B0_PCBRG2_CID_0r_ENUM
#define PCBRG2_CID_1r_ENUM BCM56440_B0_PCBRG2_CID_1r_ENUM
#define PCBRG2_CID_10r_ENUM BCM56440_B0_PCBRG2_CID_10r_ENUM
#define PCBRG2_CID_11r_ENUM BCM56440_B0_PCBRG2_CID_11r_ENUM
#define PCBRG2_CID_12r_ENUM BCM56440_B0_PCBRG2_CID_12r_ENUM
#define PCBRG2_CID_13r_ENUM BCM56440_B0_PCBRG2_CID_13r_ENUM
#define PCBRG2_CID_14r_ENUM BCM56440_B0_PCBRG2_CID_14r_ENUM
#define PCBRG2_CID_15r_ENUM BCM56440_B0_PCBRG2_CID_15r_ENUM
#define PCBRG2_CID_2r_ENUM BCM56440_B0_PCBRG2_CID_2r_ENUM
#define PCBRG2_CID_3r_ENUM BCM56440_B0_PCBRG2_CID_3r_ENUM
#define PCBRG2_CID_4r_ENUM BCM56440_B0_PCBRG2_CID_4r_ENUM
#define PCBRG2_CID_5r_ENUM BCM56440_B0_PCBRG2_CID_5r_ENUM
#define PCBRG2_CID_6r_ENUM BCM56440_B0_PCBRG2_CID_6r_ENUM
#define PCBRG2_CID_7r_ENUM BCM56440_B0_PCBRG2_CID_7r_ENUM
#define PCBRG2_CID_8r_ENUM BCM56440_B0_PCBRG2_CID_8r_ENUM
#define PCBRG2_CID_9r_ENUM BCM56440_B0_PCBRG2_CID_9r_ENUM
#define PCIE_RST_CONTROLr_ENUM BCM56440_B0_PCIE_RST_CONTROLr_ENUM
#define PDTPMC_TCID_0r_ENUM BCM56440_B0_PDTPMC_TCID_0r_ENUM
#define PDTPMC_TCID_1r_ENUM BCM56440_B0_PDTPMC_TCID_1r_ENUM
#define PDTPMC_TCID_10r_ENUM BCM56440_B0_PDTPMC_TCID_10r_ENUM
#define PDTPMC_TCID_11r_ENUM BCM56440_B0_PDTPMC_TCID_11r_ENUM
#define PDTPMC_TCID_12r_ENUM BCM56440_B0_PDTPMC_TCID_12r_ENUM
#define PDTPMC_TCID_13r_ENUM BCM56440_B0_PDTPMC_TCID_13r_ENUM
#define PDTPMC_TCID_14r_ENUM BCM56440_B0_PDTPMC_TCID_14r_ENUM
#define PDTPMC_TCID_15r_ENUM BCM56440_B0_PDTPMC_TCID_15r_ENUM
#define PDTPMC_TCID_2r_ENUM BCM56440_B0_PDTPMC_TCID_2r_ENUM
#define PDTPMC_TCID_3r_ENUM BCM56440_B0_PDTPMC_TCID_3r_ENUM
#define PDTPMC_TCID_4r_ENUM BCM56440_B0_PDTPMC_TCID_4r_ENUM
#define PDTPMC_TCID_5r_ENUM BCM56440_B0_PDTPMC_TCID_5r_ENUM
#define PDTPMC_TCID_6r_ENUM BCM56440_B0_PDTPMC_TCID_6r_ENUM
#define PDTPMC_TCID_7r_ENUM BCM56440_B0_PDTPMC_TCID_7r_ENUM
#define PDTPMC_TCID_8r_ENUM BCM56440_B0_PDTPMC_TCID_8r_ENUM
#define PDTPMC_TCID_9r_ENUM BCM56440_B0_PDTPMC_TCID_9r_ENUM
#define PFC_XOFF_TIMERr_ENUM BCM56440_B0_PFC_XOFF_TIMERr_ENUM
#define PG_GBL_HDRM_COUNTr_ENUM BCM56440_B0_PG_GBL_HDRM_COUNTr_ENUM
#define PG_HDRM_COUNT_CELLr_ENUM BCM56440_B0_PG_HDRM_COUNT_CELLr_ENUM
#define PG_HDRM_LIMIT_CELLr_ENUM BCM56440_B0_PG_HDRM_LIMIT_CELLr_ENUM
#define PG_MIN_CELLr_ENUM BCM56440_B0_PG_MIN_CELLr_ENUM
#define PG_MIN_COUNT_CELLr_ENUM BCM56440_B0_PG_MIN_COUNT_CELLr_ENUM
#define PG_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_PG_PORT_MIN_COUNT_CELLr_ENUM
#define PG_RESET_FLOOR_CELLr_ENUM BCM56440_B0_PG_RESET_FLOOR_CELLr_ENUM
#define PG_RESET_OFFSET_CELLr_ENUM BCM56440_B0_PG_RESET_OFFSET_CELLr_ENUM
#define PG_RESET_VALUE_CELLr_ENUM BCM56440_B0_PG_RESET_VALUE_CELLr_ENUM
#define PG_SHARED_COUNT_CELLr_ENUM BCM56440_B0_PG_SHARED_COUNT_CELLr_ENUM
#define PG_SHARED_LIMIT_CELLr_ENUM BCM56440_B0_PG_SHARED_LIMIT_CELLr_ENUM
#define PHB2_COS_MAPm_ENUM BCM56440_B0_PHB2_COS_MAPm_ENUM
#define PHB2_COS_MAP_PARITY_CONTROLr_ENUM BCM56440_B0_PHB2_COS_MAP_PARITY_CONTROLr_ENUM
#define PHB2_COS_MAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_PHB2_COS_MAP_PARITY_STATUS_INTRr_ENUM
#define PHB2_COS_MAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_PHB2_COS_MAP_PARITY_STATUS_NACKr_ENUM
#define PIFCSRr_ENUM BCM56440_B0_PIFCSRr_ENUM
#define PKTEXTAGINGLIMIT0r_ENUM BCM56440_B0_PKTEXTAGINGLIMIT0r_ENUM
#define PKTEXTAGINGLIMIT1r_ENUM BCM56440_B0_PKTEXTAGINGLIMIT1r_ENUM
#define PKTEXTAGINGTIMERr_ENUM BCM56440_B0_PKTEXTAGINGTIMERr_ENUM
#define PKTINTAGINGLIMIT0r_ENUM BCM56440_B0_PKTINTAGINGLIMIT0r_ENUM
#define PKTINTAGINGLIMIT1r_ENUM BCM56440_B0_PKTINTAGINGLIMIT1r_ENUM
#define PKTINTAGINGTIMERr_ENUM BCM56440_B0_PKTINTAGINGTIMERr_ENUM
#define POOL_DROP_STATEr_ENUM BCM56440_B0_POOL_DROP_STATEr_ENUM
#define PORT_BRIDGE_BMAPm_ENUM BCM56440_B0_PORT_BRIDGE_BMAPm_ENUM
#define PORT_BRIDGE_MIRROR_BMAPm_ENUM BCM56440_B0_PORT_BRIDGE_MIRROR_BMAPm_ENUM
#define PORT_CBL_TABLEm_ENUM BCM56440_B0_PORT_CBL_TABLEm_ENUM
#define PORT_CBL_TABLE_MODBASEm_ENUM BCM56440_B0_PORT_CBL_TABLE_MODBASEm_ENUM
#define PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr_ENUM BCM56440_B0_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr_ENUM
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr_ENUM
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr_ENUM
#define PORT_CBL_TABLE_PARITY_CONTROLr_ENUM BCM56440_B0_PORT_CBL_TABLE_PARITY_CONTROLr_ENUM
#define PORT_CBL_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_PORT_CBL_TABLE_PARITY_STATUS_INTRr_ENUM
#define PORT_CBL_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_PORT_CBL_TABLE_PARITY_STATUS_NACKr_ENUM
#define PORT_COS_MAPm_ENUM BCM56440_B0_PORT_COS_MAPm_ENUM
#define PORT_COUNT_CELLr_ENUM BCM56440_B0_PORT_COUNT_CELLr_ENUM
#define PORT_FC_STATUSr_ENUM BCM56440_B0_PORT_FC_STATUSr_ENUM
#define PORT_LAG_FAILOVER_SETm_ENUM BCM56440_B0_PORT_LAG_FAILOVER_SETm_ENUM
#define PORT_LAG_FAILOVER_SET_PARITY_CONTROLr_ENUM BCM56440_B0_PORT_LAG_FAILOVER_SET_PARITY_CONTROLr_ENUM
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr_ENUM BCM56440_B0_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr_ENUM
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr_ENUM BCM56440_B0_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr_ENUM
#define PORT_LIMIT_STATE_0r_ENUM BCM56440_B0_PORT_LIMIT_STATE_0r_ENUM
#define PORT_LIMIT_STATE_1r_ENUM BCM56440_B0_PORT_LIMIT_STATE_1r_ENUM
#define PORT_LLFC_CFGr_ENUM BCM56440_B0_PORT_LLFC_CFGr_ENUM
#define PORT_MAX_PKT_SIZEr_ENUM BCM56440_B0_PORT_MAX_PKT_SIZEr_ENUM
#define PORT_MAX_SHARED_CELLr_ENUM BCM56440_B0_PORT_MAX_SHARED_CELLr_ENUM
#define PORT_MIN_CELLr_ENUM BCM56440_B0_PORT_MIN_CELLr_ENUM
#define PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_PORT_MIN_COUNT_CELLr_ENUM
#define PORT_MIN_PG_ENABLEr_ENUM BCM56440_B0_PORT_MIN_PG_ENABLEr_ENUM
#define PORT_OR_TRUNK_MAC_COUNTm_ENUM BCM56440_B0_PORT_OR_TRUNK_MAC_COUNTm_ENUM
#define PORT_OR_TRUNK_MAC_LIMITm_ENUM BCM56440_B0_PORT_OR_TRUNK_MAC_LIMITm_ENUM
#define PORT_OVQ_PAUSE_ENABLE0r_ENUM BCM56440_B0_PORT_OVQ_PAUSE_ENABLE0r_ENUM
#define PORT_OVQ_PAUSE_ENABLE1r_ENUM BCM56440_B0_PORT_OVQ_PAUSE_ENABLE1r_ENUM
#define PORT_PAUSE_ENABLE0_64r_ENUM BCM56440_B0_PORT_PAUSE_ENABLE0_64r_ENUM
#define PORT_PAUSE_ENABLE1_64r_ENUM BCM56440_B0_PORT_PAUSE_ENABLE1_64r_ENUM
#define PORT_PG_SPIDr_ENUM BCM56440_B0_PORT_PG_SPIDr_ENUM
#define PORT_PRI_GRP0r_ENUM BCM56440_B0_PORT_PRI_GRP0r_ENUM
#define PORT_PRI_GRP1r_ENUM BCM56440_B0_PORT_PRI_GRP1r_ENUM
#define PORT_PRI_XON_ENABLEr_ENUM BCM56440_B0_PORT_PRI_XON_ENABLEr_ENUM
#define PORT_RESUME_LIMIT_CELLr_ENUM BCM56440_B0_PORT_RESUME_LIMIT_CELLr_ENUM
#define PORT_SHARED_COUNT_CELLr_ENUM BCM56440_B0_PORT_SHARED_COUNT_CELLr_ENUM
#define PORT_SHARED_MAX_PG_ENABLEr_ENUM BCM56440_B0_PORT_SHARED_MAX_PG_ENABLEr_ENUM
#define PORT_TABm_ENUM BCM56440_B0_PORT_TABm_ENUM
#define PORT_TABLE_ECC_CONTROLr_ENUM BCM56440_B0_PORT_TABLE_ECC_CONTROLr_ENUM
#define PORT_TABLE_ECC_STATUS_INTRr_ENUM BCM56440_B0_PORT_TABLE_ECC_STATUS_INTRr_ENUM
#define PORT_TABLE_ECC_STATUS_NACKr_ENUM BCM56440_B0_PORT_TABLE_ECC_STATUS_NACKr_ENUM
#define PRBPATr_ENUM BCM56440_B0_PRBPATr_ENUM
#define PRCNTSELr_ENUM BCM56440_B0_PRCNTSELr_ENUM
#define PRIO2COS_LLFC0r_ENUM BCM56440_B0_PRIO2COS_LLFC0r_ENUM
#define PRIO2COS_LLFC1r_ENUM BCM56440_B0_PRIO2COS_LLFC1r_ENUM
#define PRIO2COS_LLFC2r_ENUM BCM56440_B0_PRIO2COS_LLFC2r_ENUM
#define PRIO2COS_LLFC3r_ENUM BCM56440_B0_PRIO2COS_LLFC3r_ENUM
#define PRIO2EXTQ_LLFC0r_ENUM BCM56440_B0_PRIO2EXTQ_LLFC0r_ENUM
#define PRIO2EXTQ_LLFC1r_ENUM BCM56440_B0_PRIO2EXTQ_LLFC1r_ENUM
#define PRIORITY_CONTROLr_ENUM BCM56440_B0_PRIORITY_CONTROLr_ENUM
#define PROTOCOL_PKT_CONTROLr_ENUM BCM56440_B0_PROTOCOL_PKT_CONTROLr_ENUM
#define PRPLCr_ENUM BCM56440_B0_PRPLCr_ENUM
#define PSINTEQr_ENUM BCM56440_B0_PSINTEQr_ENUM
#define PSINTQSTr_ENUM BCM56440_B0_PSINTQSTr_ENUM
#define PSLPMC_TCID_0r_ENUM BCM56440_B0_PSLPMC_TCID_0r_ENUM
#define PSLPMC_TCID_1r_ENUM BCM56440_B0_PSLPMC_TCID_1r_ENUM
#define PSLPMC_TCID_10r_ENUM BCM56440_B0_PSLPMC_TCID_10r_ENUM
#define PSLPMC_TCID_11r_ENUM BCM56440_B0_PSLPMC_TCID_11r_ENUM
#define PSLPMC_TCID_12r_ENUM BCM56440_B0_PSLPMC_TCID_12r_ENUM
#define PSLPMC_TCID_13r_ENUM BCM56440_B0_PSLPMC_TCID_13r_ENUM
#define PSLPMC_TCID_14r_ENUM BCM56440_B0_PSLPMC_TCID_14r_ENUM
#define PSLPMC_TCID_15r_ENUM BCM56440_B0_PSLPMC_TCID_15r_ENUM
#define PSLPMC_TCID_2r_ENUM BCM56440_B0_PSLPMC_TCID_2r_ENUM
#define PSLPMC_TCID_3r_ENUM BCM56440_B0_PSLPMC_TCID_3r_ENUM
#define PSLPMC_TCID_4r_ENUM BCM56440_B0_PSLPMC_TCID_4r_ENUM
#define PSLPMC_TCID_5r_ENUM BCM56440_B0_PSLPMC_TCID_5r_ENUM
#define PSLPMC_TCID_6r_ENUM BCM56440_B0_PSLPMC_TCID_6r_ENUM
#define PSLPMC_TCID_7r_ENUM BCM56440_B0_PSLPMC_TCID_7r_ENUM
#define PSLPMC_TCID_8r_ENUM BCM56440_B0_PSLPMC_TCID_8r_ENUM
#define PSLPMC_TCID_9r_ENUM BCM56440_B0_PSLPMC_TCID_9r_ENUM
#define PSLTH_TCID_0r_ENUM BCM56440_B0_PSLTH_TCID_0r_ENUM
#define PSLTH_TCID_1r_ENUM BCM56440_B0_PSLTH_TCID_1r_ENUM
#define PSLTH_TCID_10r_ENUM BCM56440_B0_PSLTH_TCID_10r_ENUM
#define PSLTH_TCID_11r_ENUM BCM56440_B0_PSLTH_TCID_11r_ENUM
#define PSLTH_TCID_12r_ENUM BCM56440_B0_PSLTH_TCID_12r_ENUM
#define PSLTH_TCID_13r_ENUM BCM56440_B0_PSLTH_TCID_13r_ENUM
#define PSLTH_TCID_14r_ENUM BCM56440_B0_PSLTH_TCID_14r_ENUM
#define PSLTH_TCID_15r_ENUM BCM56440_B0_PSLTH_TCID_15r_ENUM
#define PSLTH_TCID_2r_ENUM BCM56440_B0_PSLTH_TCID_2r_ENUM
#define PSLTH_TCID_3r_ENUM BCM56440_B0_PSLTH_TCID_3r_ENUM
#define PSLTH_TCID_4r_ENUM BCM56440_B0_PSLTH_TCID_4r_ENUM
#define PSLTH_TCID_5r_ENUM BCM56440_B0_PSLTH_TCID_5r_ENUM
#define PSLTH_TCID_6r_ENUM BCM56440_B0_PSLTH_TCID_6r_ENUM
#define PSLTH_TCID_7r_ENUM BCM56440_B0_PSLTH_TCID_7r_ENUM
#define PSLTH_TCID_8r_ENUM BCM56440_B0_PSLTH_TCID_8r_ENUM
#define PSLTH_TCID_9r_ENUM BCM56440_B0_PSLTH_TCID_9r_ENUM
#define PSYSTAT_CHID_0r_ENUM BCM56440_B0_PSYSTAT_CHID_0r_ENUM
#define PSYSTAT_CHID_1r_ENUM BCM56440_B0_PSYSTAT_CHID_1r_ENUM
#define PSYSTAT_CHID_10r_ENUM BCM56440_B0_PSYSTAT_CHID_10r_ENUM
#define PSYSTAT_CHID_11r_ENUM BCM56440_B0_PSYSTAT_CHID_11r_ENUM
#define PSYSTAT_CHID_12r_ENUM BCM56440_B0_PSYSTAT_CHID_12r_ENUM
#define PSYSTAT_CHID_13r_ENUM BCM56440_B0_PSYSTAT_CHID_13r_ENUM
#define PSYSTAT_CHID_14r_ENUM BCM56440_B0_PSYSTAT_CHID_14r_ENUM
#define PSYSTAT_CHID_15r_ENUM BCM56440_B0_PSYSTAT_CHID_15r_ENUM
#define PSYSTAT_CHID_16r_ENUM BCM56440_B0_PSYSTAT_CHID_16r_ENUM
#define PSYSTAT_CHID_17r_ENUM BCM56440_B0_PSYSTAT_CHID_17r_ENUM
#define PSYSTAT_CHID_18r_ENUM BCM56440_B0_PSYSTAT_CHID_18r_ENUM
#define PSYSTAT_CHID_19r_ENUM BCM56440_B0_PSYSTAT_CHID_19r_ENUM
#define PSYSTAT_CHID_2r_ENUM BCM56440_B0_PSYSTAT_CHID_2r_ENUM
#define PSYSTAT_CHID_20r_ENUM BCM56440_B0_PSYSTAT_CHID_20r_ENUM
#define PSYSTAT_CHID_21r_ENUM BCM56440_B0_PSYSTAT_CHID_21r_ENUM
#define PSYSTAT_CHID_22r_ENUM BCM56440_B0_PSYSTAT_CHID_22r_ENUM
#define PSYSTAT_CHID_23r_ENUM BCM56440_B0_PSYSTAT_CHID_23r_ENUM
#define PSYSTAT_CHID_24r_ENUM BCM56440_B0_PSYSTAT_CHID_24r_ENUM
#define PSYSTAT_CHID_25r_ENUM BCM56440_B0_PSYSTAT_CHID_25r_ENUM
#define PSYSTAT_CHID_26r_ENUM BCM56440_B0_PSYSTAT_CHID_26r_ENUM
#define PSYSTAT_CHID_27r_ENUM BCM56440_B0_PSYSTAT_CHID_27r_ENUM
#define PSYSTAT_CHID_28r_ENUM BCM56440_B0_PSYSTAT_CHID_28r_ENUM
#define PSYSTAT_CHID_29r_ENUM BCM56440_B0_PSYSTAT_CHID_29r_ENUM
#define PSYSTAT_CHID_3r_ENUM BCM56440_B0_PSYSTAT_CHID_3r_ENUM
#define PSYSTAT_CHID_30r_ENUM BCM56440_B0_PSYSTAT_CHID_30r_ENUM
#define PSYSTAT_CHID_31r_ENUM BCM56440_B0_PSYSTAT_CHID_31r_ENUM
#define PSYSTAT_CHID_32r_ENUM BCM56440_B0_PSYSTAT_CHID_32r_ENUM
#define PSYSTAT_CHID_33r_ENUM BCM56440_B0_PSYSTAT_CHID_33r_ENUM
#define PSYSTAT_CHID_34r_ENUM BCM56440_B0_PSYSTAT_CHID_34r_ENUM
#define PSYSTAT_CHID_35r_ENUM BCM56440_B0_PSYSTAT_CHID_35r_ENUM
#define PSYSTAT_CHID_36r_ENUM BCM56440_B0_PSYSTAT_CHID_36r_ENUM
#define PSYSTAT_CHID_37r_ENUM BCM56440_B0_PSYSTAT_CHID_37r_ENUM
#define PSYSTAT_CHID_38r_ENUM BCM56440_B0_PSYSTAT_CHID_38r_ENUM
#define PSYSTAT_CHID_39r_ENUM BCM56440_B0_PSYSTAT_CHID_39r_ENUM
#define PSYSTAT_CHID_4r_ENUM BCM56440_B0_PSYSTAT_CHID_4r_ENUM
#define PSYSTAT_CHID_40r_ENUM BCM56440_B0_PSYSTAT_CHID_40r_ENUM
#define PSYSTAT_CHID_41r_ENUM BCM56440_B0_PSYSTAT_CHID_41r_ENUM
#define PSYSTAT_CHID_42r_ENUM BCM56440_B0_PSYSTAT_CHID_42r_ENUM
#define PSYSTAT_CHID_43r_ENUM BCM56440_B0_PSYSTAT_CHID_43r_ENUM
#define PSYSTAT_CHID_44r_ENUM BCM56440_B0_PSYSTAT_CHID_44r_ENUM
#define PSYSTAT_CHID_45r_ENUM BCM56440_B0_PSYSTAT_CHID_45r_ENUM
#define PSYSTAT_CHID_46r_ENUM BCM56440_B0_PSYSTAT_CHID_46r_ENUM
#define PSYSTAT_CHID_47r_ENUM BCM56440_B0_PSYSTAT_CHID_47r_ENUM
#define PSYSTAT_CHID_48r_ENUM BCM56440_B0_PSYSTAT_CHID_48r_ENUM
#define PSYSTAT_CHID_49r_ENUM BCM56440_B0_PSYSTAT_CHID_49r_ENUM
#define PSYSTAT_CHID_5r_ENUM BCM56440_B0_PSYSTAT_CHID_5r_ENUM
#define PSYSTAT_CHID_50r_ENUM BCM56440_B0_PSYSTAT_CHID_50r_ENUM
#define PSYSTAT_CHID_51r_ENUM BCM56440_B0_PSYSTAT_CHID_51r_ENUM
#define PSYSTAT_CHID_52r_ENUM BCM56440_B0_PSYSTAT_CHID_52r_ENUM
#define PSYSTAT_CHID_53r_ENUM BCM56440_B0_PSYSTAT_CHID_53r_ENUM
#define PSYSTAT_CHID_54r_ENUM BCM56440_B0_PSYSTAT_CHID_54r_ENUM
#define PSYSTAT_CHID_55r_ENUM BCM56440_B0_PSYSTAT_CHID_55r_ENUM
#define PSYSTAT_CHID_56r_ENUM BCM56440_B0_PSYSTAT_CHID_56r_ENUM
#define PSYSTAT_CHID_57r_ENUM BCM56440_B0_PSYSTAT_CHID_57r_ENUM
#define PSYSTAT_CHID_58r_ENUM BCM56440_B0_PSYSTAT_CHID_58r_ENUM
#define PSYSTAT_CHID_59r_ENUM BCM56440_B0_PSYSTAT_CHID_59r_ENUM
#define PSYSTAT_CHID_6r_ENUM BCM56440_B0_PSYSTAT_CHID_6r_ENUM
#define PSYSTAT_CHID_60r_ENUM BCM56440_B0_PSYSTAT_CHID_60r_ENUM
#define PSYSTAT_CHID_61r_ENUM BCM56440_B0_PSYSTAT_CHID_61r_ENUM
#define PSYSTAT_CHID_62r_ENUM BCM56440_B0_PSYSTAT_CHID_62r_ENUM
#define PSYSTAT_CHID_63r_ENUM BCM56440_B0_PSYSTAT_CHID_63r_ENUM
#define PSYSTAT_CHID_7r_ENUM BCM56440_B0_PSYSTAT_CHID_7r_ENUM
#define PSYSTAT_CHID_8r_ENUM BCM56440_B0_PSYSTAT_CHID_8r_ENUM
#define PSYSTAT_CHID_9r_ENUM BCM56440_B0_PSYSTAT_CHID_9r_ENUM
#define PWIBLPC_CHID_0r_ENUM BCM56440_B0_PWIBLPC_CHID_0r_ENUM
#define PWIBLPC_CHID_1r_ENUM BCM56440_B0_PWIBLPC_CHID_1r_ENUM
#define PWIBLPC_CHID_10r_ENUM BCM56440_B0_PWIBLPC_CHID_10r_ENUM
#define PWIBLPC_CHID_11r_ENUM BCM56440_B0_PWIBLPC_CHID_11r_ENUM
#define PWIBLPC_CHID_12r_ENUM BCM56440_B0_PWIBLPC_CHID_12r_ENUM
#define PWIBLPC_CHID_13r_ENUM BCM56440_B0_PWIBLPC_CHID_13r_ENUM
#define PWIBLPC_CHID_14r_ENUM BCM56440_B0_PWIBLPC_CHID_14r_ENUM
#define PWIBLPC_CHID_15r_ENUM BCM56440_B0_PWIBLPC_CHID_15r_ENUM
#define PWIBLPC_CHID_16r_ENUM BCM56440_B0_PWIBLPC_CHID_16r_ENUM
#define PWIBLPC_CHID_17r_ENUM BCM56440_B0_PWIBLPC_CHID_17r_ENUM
#define PWIBLPC_CHID_18r_ENUM BCM56440_B0_PWIBLPC_CHID_18r_ENUM
#define PWIBLPC_CHID_19r_ENUM BCM56440_B0_PWIBLPC_CHID_19r_ENUM
#define PWIBLPC_CHID_2r_ENUM BCM56440_B0_PWIBLPC_CHID_2r_ENUM
#define PWIBLPC_CHID_20r_ENUM BCM56440_B0_PWIBLPC_CHID_20r_ENUM
#define PWIBLPC_CHID_21r_ENUM BCM56440_B0_PWIBLPC_CHID_21r_ENUM
#define PWIBLPC_CHID_22r_ENUM BCM56440_B0_PWIBLPC_CHID_22r_ENUM
#define PWIBLPC_CHID_23r_ENUM BCM56440_B0_PWIBLPC_CHID_23r_ENUM
#define PWIBLPC_CHID_24r_ENUM BCM56440_B0_PWIBLPC_CHID_24r_ENUM
#define PWIBLPC_CHID_25r_ENUM BCM56440_B0_PWIBLPC_CHID_25r_ENUM
#define PWIBLPC_CHID_26r_ENUM BCM56440_B0_PWIBLPC_CHID_26r_ENUM
#define PWIBLPC_CHID_27r_ENUM BCM56440_B0_PWIBLPC_CHID_27r_ENUM
#define PWIBLPC_CHID_28r_ENUM BCM56440_B0_PWIBLPC_CHID_28r_ENUM
#define PWIBLPC_CHID_29r_ENUM BCM56440_B0_PWIBLPC_CHID_29r_ENUM
#define PWIBLPC_CHID_3r_ENUM BCM56440_B0_PWIBLPC_CHID_3r_ENUM
#define PWIBLPC_CHID_30r_ENUM BCM56440_B0_PWIBLPC_CHID_30r_ENUM
#define PWIBLPC_CHID_31r_ENUM BCM56440_B0_PWIBLPC_CHID_31r_ENUM
#define PWIBLPC_CHID_32r_ENUM BCM56440_B0_PWIBLPC_CHID_32r_ENUM
#define PWIBLPC_CHID_33r_ENUM BCM56440_B0_PWIBLPC_CHID_33r_ENUM
#define PWIBLPC_CHID_34r_ENUM BCM56440_B0_PWIBLPC_CHID_34r_ENUM
#define PWIBLPC_CHID_35r_ENUM BCM56440_B0_PWIBLPC_CHID_35r_ENUM
#define PWIBLPC_CHID_36r_ENUM BCM56440_B0_PWIBLPC_CHID_36r_ENUM
#define PWIBLPC_CHID_37r_ENUM BCM56440_B0_PWIBLPC_CHID_37r_ENUM
#define PWIBLPC_CHID_38r_ENUM BCM56440_B0_PWIBLPC_CHID_38r_ENUM
#define PWIBLPC_CHID_39r_ENUM BCM56440_B0_PWIBLPC_CHID_39r_ENUM
#define PWIBLPC_CHID_4r_ENUM BCM56440_B0_PWIBLPC_CHID_4r_ENUM
#define PWIBLPC_CHID_40r_ENUM BCM56440_B0_PWIBLPC_CHID_40r_ENUM
#define PWIBLPC_CHID_41r_ENUM BCM56440_B0_PWIBLPC_CHID_41r_ENUM
#define PWIBLPC_CHID_42r_ENUM BCM56440_B0_PWIBLPC_CHID_42r_ENUM
#define PWIBLPC_CHID_43r_ENUM BCM56440_B0_PWIBLPC_CHID_43r_ENUM
#define PWIBLPC_CHID_44r_ENUM BCM56440_B0_PWIBLPC_CHID_44r_ENUM
#define PWIBLPC_CHID_45r_ENUM BCM56440_B0_PWIBLPC_CHID_45r_ENUM
#define PWIBLPC_CHID_46r_ENUM BCM56440_B0_PWIBLPC_CHID_46r_ENUM
#define PWIBLPC_CHID_47r_ENUM BCM56440_B0_PWIBLPC_CHID_47r_ENUM
#define PWIBLPC_CHID_48r_ENUM BCM56440_B0_PWIBLPC_CHID_48r_ENUM
#define PWIBLPC_CHID_49r_ENUM BCM56440_B0_PWIBLPC_CHID_49r_ENUM
#define PWIBLPC_CHID_5r_ENUM BCM56440_B0_PWIBLPC_CHID_5r_ENUM
#define PWIBLPC_CHID_50r_ENUM BCM56440_B0_PWIBLPC_CHID_50r_ENUM
#define PWIBLPC_CHID_51r_ENUM BCM56440_B0_PWIBLPC_CHID_51r_ENUM
#define PWIBLPC_CHID_52r_ENUM BCM56440_B0_PWIBLPC_CHID_52r_ENUM
#define PWIBLPC_CHID_53r_ENUM BCM56440_B0_PWIBLPC_CHID_53r_ENUM
#define PWIBLPC_CHID_54r_ENUM BCM56440_B0_PWIBLPC_CHID_54r_ENUM
#define PWIBLPC_CHID_55r_ENUM BCM56440_B0_PWIBLPC_CHID_55r_ENUM
#define PWIBLPC_CHID_56r_ENUM BCM56440_B0_PWIBLPC_CHID_56r_ENUM
#define PWIBLPC_CHID_57r_ENUM BCM56440_B0_PWIBLPC_CHID_57r_ENUM
#define PWIBLPC_CHID_58r_ENUM BCM56440_B0_PWIBLPC_CHID_58r_ENUM
#define PWIBLPC_CHID_59r_ENUM BCM56440_B0_PWIBLPC_CHID_59r_ENUM
#define PWIBLPC_CHID_6r_ENUM BCM56440_B0_PWIBLPC_CHID_6r_ENUM
#define PWIBLPC_CHID_60r_ENUM BCM56440_B0_PWIBLPC_CHID_60r_ENUM
#define PWIBLPC_CHID_61r_ENUM BCM56440_B0_PWIBLPC_CHID_61r_ENUM
#define PWIBLPC_CHID_62r_ENUM BCM56440_B0_PWIBLPC_CHID_62r_ENUM
#define PWIBLPC_CHID_63r_ENUM BCM56440_B0_PWIBLPC_CHID_63r_ENUM
#define PWIBLPC_CHID_7r_ENUM BCM56440_B0_PWIBLPC_CHID_7r_ENUM
#define PWIBLPC_CHID_8r_ENUM BCM56440_B0_PWIBLPC_CHID_8r_ENUM
#define PWIBLPC_CHID_9r_ENUM BCM56440_B0_PWIBLPC_CHID_9r_ENUM
#define PWIRPC_CHID_0r_ENUM BCM56440_B0_PWIRPC_CHID_0r_ENUM
#define PWIRPC_CHID_1r_ENUM BCM56440_B0_PWIRPC_CHID_1r_ENUM
#define PWIRPC_CHID_10r_ENUM BCM56440_B0_PWIRPC_CHID_10r_ENUM
#define PWIRPC_CHID_11r_ENUM BCM56440_B0_PWIRPC_CHID_11r_ENUM
#define PWIRPC_CHID_12r_ENUM BCM56440_B0_PWIRPC_CHID_12r_ENUM
#define PWIRPC_CHID_13r_ENUM BCM56440_B0_PWIRPC_CHID_13r_ENUM
#define PWIRPC_CHID_14r_ENUM BCM56440_B0_PWIRPC_CHID_14r_ENUM
#define PWIRPC_CHID_15r_ENUM BCM56440_B0_PWIRPC_CHID_15r_ENUM
#define PWIRPC_CHID_16r_ENUM BCM56440_B0_PWIRPC_CHID_16r_ENUM
#define PWIRPC_CHID_17r_ENUM BCM56440_B0_PWIRPC_CHID_17r_ENUM
#define PWIRPC_CHID_18r_ENUM BCM56440_B0_PWIRPC_CHID_18r_ENUM
#define PWIRPC_CHID_19r_ENUM BCM56440_B0_PWIRPC_CHID_19r_ENUM
#define PWIRPC_CHID_2r_ENUM BCM56440_B0_PWIRPC_CHID_2r_ENUM
#define PWIRPC_CHID_20r_ENUM BCM56440_B0_PWIRPC_CHID_20r_ENUM
#define PWIRPC_CHID_21r_ENUM BCM56440_B0_PWIRPC_CHID_21r_ENUM
#define PWIRPC_CHID_22r_ENUM BCM56440_B0_PWIRPC_CHID_22r_ENUM
#define PWIRPC_CHID_23r_ENUM BCM56440_B0_PWIRPC_CHID_23r_ENUM
#define PWIRPC_CHID_24r_ENUM BCM56440_B0_PWIRPC_CHID_24r_ENUM
#define PWIRPC_CHID_25r_ENUM BCM56440_B0_PWIRPC_CHID_25r_ENUM
#define PWIRPC_CHID_26r_ENUM BCM56440_B0_PWIRPC_CHID_26r_ENUM
#define PWIRPC_CHID_27r_ENUM BCM56440_B0_PWIRPC_CHID_27r_ENUM
#define PWIRPC_CHID_28r_ENUM BCM56440_B0_PWIRPC_CHID_28r_ENUM
#define PWIRPC_CHID_29r_ENUM BCM56440_B0_PWIRPC_CHID_29r_ENUM
#define PWIRPC_CHID_3r_ENUM BCM56440_B0_PWIRPC_CHID_3r_ENUM
#define PWIRPC_CHID_30r_ENUM BCM56440_B0_PWIRPC_CHID_30r_ENUM
#define PWIRPC_CHID_31r_ENUM BCM56440_B0_PWIRPC_CHID_31r_ENUM
#define PWIRPC_CHID_32r_ENUM BCM56440_B0_PWIRPC_CHID_32r_ENUM
#define PWIRPC_CHID_33r_ENUM BCM56440_B0_PWIRPC_CHID_33r_ENUM
#define PWIRPC_CHID_34r_ENUM BCM56440_B0_PWIRPC_CHID_34r_ENUM
#define PWIRPC_CHID_35r_ENUM BCM56440_B0_PWIRPC_CHID_35r_ENUM
#define PWIRPC_CHID_36r_ENUM BCM56440_B0_PWIRPC_CHID_36r_ENUM
#define PWIRPC_CHID_37r_ENUM BCM56440_B0_PWIRPC_CHID_37r_ENUM
#define PWIRPC_CHID_38r_ENUM BCM56440_B0_PWIRPC_CHID_38r_ENUM
#define PWIRPC_CHID_39r_ENUM BCM56440_B0_PWIRPC_CHID_39r_ENUM
#define PWIRPC_CHID_4r_ENUM BCM56440_B0_PWIRPC_CHID_4r_ENUM
#define PWIRPC_CHID_40r_ENUM BCM56440_B0_PWIRPC_CHID_40r_ENUM
#define PWIRPC_CHID_41r_ENUM BCM56440_B0_PWIRPC_CHID_41r_ENUM
#define PWIRPC_CHID_42r_ENUM BCM56440_B0_PWIRPC_CHID_42r_ENUM
#define PWIRPC_CHID_43r_ENUM BCM56440_B0_PWIRPC_CHID_43r_ENUM
#define PWIRPC_CHID_44r_ENUM BCM56440_B0_PWIRPC_CHID_44r_ENUM
#define PWIRPC_CHID_45r_ENUM BCM56440_B0_PWIRPC_CHID_45r_ENUM
#define PWIRPC_CHID_46r_ENUM BCM56440_B0_PWIRPC_CHID_46r_ENUM
#define PWIRPC_CHID_47r_ENUM BCM56440_B0_PWIRPC_CHID_47r_ENUM
#define PWIRPC_CHID_48r_ENUM BCM56440_B0_PWIRPC_CHID_48r_ENUM
#define PWIRPC_CHID_49r_ENUM BCM56440_B0_PWIRPC_CHID_49r_ENUM
#define PWIRPC_CHID_5r_ENUM BCM56440_B0_PWIRPC_CHID_5r_ENUM
#define PWIRPC_CHID_50r_ENUM BCM56440_B0_PWIRPC_CHID_50r_ENUM
#define PWIRPC_CHID_51r_ENUM BCM56440_B0_PWIRPC_CHID_51r_ENUM
#define PWIRPC_CHID_52r_ENUM BCM56440_B0_PWIRPC_CHID_52r_ENUM
#define PWIRPC_CHID_53r_ENUM BCM56440_B0_PWIRPC_CHID_53r_ENUM
#define PWIRPC_CHID_54r_ENUM BCM56440_B0_PWIRPC_CHID_54r_ENUM
#define PWIRPC_CHID_55r_ENUM BCM56440_B0_PWIRPC_CHID_55r_ENUM
#define PWIRPC_CHID_56r_ENUM BCM56440_B0_PWIRPC_CHID_56r_ENUM
#define PWIRPC_CHID_57r_ENUM BCM56440_B0_PWIRPC_CHID_57r_ENUM
#define PWIRPC_CHID_58r_ENUM BCM56440_B0_PWIRPC_CHID_58r_ENUM
#define PWIRPC_CHID_59r_ENUM BCM56440_B0_PWIRPC_CHID_59r_ENUM
#define PWIRPC_CHID_6r_ENUM BCM56440_B0_PWIRPC_CHID_6r_ENUM
#define PWIRPC_CHID_60r_ENUM BCM56440_B0_PWIRPC_CHID_60r_ENUM
#define PWIRPC_CHID_61r_ENUM BCM56440_B0_PWIRPC_CHID_61r_ENUM
#define PWIRPC_CHID_62r_ENUM BCM56440_B0_PWIRPC_CHID_62r_ENUM
#define PWIRPC_CHID_63r_ENUM BCM56440_B0_PWIRPC_CHID_63r_ENUM
#define PWIRPC_CHID_7r_ENUM BCM56440_B0_PWIRPC_CHID_7r_ENUM
#define PWIRPC_CHID_8r_ENUM BCM56440_B0_PWIRPC_CHID_8r_ENUM
#define PWIRPC_CHID_9r_ENUM BCM56440_B0_PWIRPC_CHID_9r_ENUM
#define PWOTPC_CHID_0r_ENUM BCM56440_B0_PWOTPC_CHID_0r_ENUM
#define PWOTPC_CHID_1r_ENUM BCM56440_B0_PWOTPC_CHID_1r_ENUM
#define PWOTPC_CHID_10r_ENUM BCM56440_B0_PWOTPC_CHID_10r_ENUM
#define PWOTPC_CHID_11r_ENUM BCM56440_B0_PWOTPC_CHID_11r_ENUM
#define PWOTPC_CHID_12r_ENUM BCM56440_B0_PWOTPC_CHID_12r_ENUM
#define PWOTPC_CHID_13r_ENUM BCM56440_B0_PWOTPC_CHID_13r_ENUM
#define PWOTPC_CHID_14r_ENUM BCM56440_B0_PWOTPC_CHID_14r_ENUM
#define PWOTPC_CHID_15r_ENUM BCM56440_B0_PWOTPC_CHID_15r_ENUM
#define PWOTPC_CHID_16r_ENUM BCM56440_B0_PWOTPC_CHID_16r_ENUM
#define PWOTPC_CHID_17r_ENUM BCM56440_B0_PWOTPC_CHID_17r_ENUM
#define PWOTPC_CHID_18r_ENUM BCM56440_B0_PWOTPC_CHID_18r_ENUM
#define PWOTPC_CHID_19r_ENUM BCM56440_B0_PWOTPC_CHID_19r_ENUM
#define PWOTPC_CHID_2r_ENUM BCM56440_B0_PWOTPC_CHID_2r_ENUM
#define PWOTPC_CHID_20r_ENUM BCM56440_B0_PWOTPC_CHID_20r_ENUM
#define PWOTPC_CHID_21r_ENUM BCM56440_B0_PWOTPC_CHID_21r_ENUM
#define PWOTPC_CHID_22r_ENUM BCM56440_B0_PWOTPC_CHID_22r_ENUM
#define PWOTPC_CHID_23r_ENUM BCM56440_B0_PWOTPC_CHID_23r_ENUM
#define PWOTPC_CHID_24r_ENUM BCM56440_B0_PWOTPC_CHID_24r_ENUM
#define PWOTPC_CHID_25r_ENUM BCM56440_B0_PWOTPC_CHID_25r_ENUM
#define PWOTPC_CHID_26r_ENUM BCM56440_B0_PWOTPC_CHID_26r_ENUM
#define PWOTPC_CHID_27r_ENUM BCM56440_B0_PWOTPC_CHID_27r_ENUM
#define PWOTPC_CHID_28r_ENUM BCM56440_B0_PWOTPC_CHID_28r_ENUM
#define PWOTPC_CHID_29r_ENUM BCM56440_B0_PWOTPC_CHID_29r_ENUM
#define PWOTPC_CHID_3r_ENUM BCM56440_B0_PWOTPC_CHID_3r_ENUM
#define PWOTPC_CHID_30r_ENUM BCM56440_B0_PWOTPC_CHID_30r_ENUM
#define PWOTPC_CHID_31r_ENUM BCM56440_B0_PWOTPC_CHID_31r_ENUM
#define PWOTPC_CHID_32r_ENUM BCM56440_B0_PWOTPC_CHID_32r_ENUM
#define PWOTPC_CHID_33r_ENUM BCM56440_B0_PWOTPC_CHID_33r_ENUM
#define PWOTPC_CHID_34r_ENUM BCM56440_B0_PWOTPC_CHID_34r_ENUM
#define PWOTPC_CHID_35r_ENUM BCM56440_B0_PWOTPC_CHID_35r_ENUM
#define PWOTPC_CHID_36r_ENUM BCM56440_B0_PWOTPC_CHID_36r_ENUM
#define PWOTPC_CHID_37r_ENUM BCM56440_B0_PWOTPC_CHID_37r_ENUM
#define PWOTPC_CHID_38r_ENUM BCM56440_B0_PWOTPC_CHID_38r_ENUM
#define PWOTPC_CHID_39r_ENUM BCM56440_B0_PWOTPC_CHID_39r_ENUM
#define PWOTPC_CHID_4r_ENUM BCM56440_B0_PWOTPC_CHID_4r_ENUM
#define PWOTPC_CHID_40r_ENUM BCM56440_B0_PWOTPC_CHID_40r_ENUM
#define PWOTPC_CHID_41r_ENUM BCM56440_B0_PWOTPC_CHID_41r_ENUM
#define PWOTPC_CHID_42r_ENUM BCM56440_B0_PWOTPC_CHID_42r_ENUM
#define PWOTPC_CHID_43r_ENUM BCM56440_B0_PWOTPC_CHID_43r_ENUM
#define PWOTPC_CHID_44r_ENUM BCM56440_B0_PWOTPC_CHID_44r_ENUM
#define PWOTPC_CHID_45r_ENUM BCM56440_B0_PWOTPC_CHID_45r_ENUM
#define PWOTPC_CHID_46r_ENUM BCM56440_B0_PWOTPC_CHID_46r_ENUM
#define PWOTPC_CHID_47r_ENUM BCM56440_B0_PWOTPC_CHID_47r_ENUM
#define PWOTPC_CHID_48r_ENUM BCM56440_B0_PWOTPC_CHID_48r_ENUM
#define PWOTPC_CHID_49r_ENUM BCM56440_B0_PWOTPC_CHID_49r_ENUM
#define PWOTPC_CHID_5r_ENUM BCM56440_B0_PWOTPC_CHID_5r_ENUM
#define PWOTPC_CHID_50r_ENUM BCM56440_B0_PWOTPC_CHID_50r_ENUM
#define PWOTPC_CHID_51r_ENUM BCM56440_B0_PWOTPC_CHID_51r_ENUM
#define PWOTPC_CHID_52r_ENUM BCM56440_B0_PWOTPC_CHID_52r_ENUM
#define PWOTPC_CHID_53r_ENUM BCM56440_B0_PWOTPC_CHID_53r_ENUM
#define PWOTPC_CHID_54r_ENUM BCM56440_B0_PWOTPC_CHID_54r_ENUM
#define PWOTPC_CHID_55r_ENUM BCM56440_B0_PWOTPC_CHID_55r_ENUM
#define PWOTPC_CHID_56r_ENUM BCM56440_B0_PWOTPC_CHID_56r_ENUM
#define PWOTPC_CHID_57r_ENUM BCM56440_B0_PWOTPC_CHID_57r_ENUM
#define PWOTPC_CHID_58r_ENUM BCM56440_B0_PWOTPC_CHID_58r_ENUM
#define PWOTPC_CHID_59r_ENUM BCM56440_B0_PWOTPC_CHID_59r_ENUM
#define PWOTPC_CHID_6r_ENUM BCM56440_B0_PWOTPC_CHID_6r_ENUM
#define PWOTPC_CHID_60r_ENUM BCM56440_B0_PWOTPC_CHID_60r_ENUM
#define PWOTPC_CHID_61r_ENUM BCM56440_B0_PWOTPC_CHID_61r_ENUM
#define PWOTPC_CHID_62r_ENUM BCM56440_B0_PWOTPC_CHID_62r_ENUM
#define PWOTPC_CHID_63r_ENUM BCM56440_B0_PWOTPC_CHID_63r_ENUM
#define PWOTPC_CHID_7r_ENUM BCM56440_B0_PWOTPC_CHID_7r_ENUM
#define PWOTPC_CHID_8r_ENUM BCM56440_B0_PWOTPC_CHID_8r_ENUM
#define PWOTPC_CHID_9r_ENUM BCM56440_B0_PWOTPC_CHID_9r_ENUM
#define QBLOCK_NEXT_MEMDEBUGr_ENUM BCM56440_B0_QBLOCK_NEXT_MEMDEBUGr_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_0r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_0r_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_1r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_1r_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_2r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_2r_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_3r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_3r_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_4r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_4r_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_5r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_5r_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_6r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_6r_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_7r_ENUM BCM56440_B0_QBLOCK_NEXT_MEM_ECC_STATUS_7r_ENUM
#define QENTRY_LOWER_MEMDEBUG_0r_ENUM BCM56440_B0_QENTRY_LOWER_MEMDEBUG_0r_ENUM
#define QENTRY_LOWER_MEMDEBUG_1r_ENUM BCM56440_B0_QENTRY_LOWER_MEMDEBUG_1r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_0r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_0r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_1r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_1r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_2r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_2r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_3r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_3r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_4r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_4r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_5r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_5r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_6r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_6r_ENUM
#define QENTRY_LOWER_MEM_ECC_STATUS_7r_ENUM BCM56440_B0_QENTRY_LOWER_MEM_ECC_STATUS_7r_ENUM
#define QENTRY_UPPER_MEMDEBUG_0r_ENUM BCM56440_B0_QENTRY_UPPER_MEMDEBUG_0r_ENUM
#define QENTRY_UPPER_MEMDEBUG_1r_ENUM BCM56440_B0_QENTRY_UPPER_MEMDEBUG_1r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_0r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_0r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_1r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_1r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_2r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_2r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_3r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_3r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_4r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_4r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_5r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_5r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_6r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_6r_ENUM
#define QENTRY_UPPER_MEM_ECC_STATUS_7r_ENUM BCM56440_B0_QENTRY_UPPER_MEM_ECC_STATUS_7r_ENUM
#define QSTRUCT_FAP0_WATERMARKr_ENUM BCM56440_B0_QSTRUCT_FAP0_WATERMARKr_ENUM
#define QSTRUCT_FAP1_WATERMARKr_ENUM BCM56440_B0_QSTRUCT_FAP1_WATERMARKr_ENUM
#define QSTRUCT_FAP2_WATERMARKr_ENUM BCM56440_B0_QSTRUCT_FAP2_WATERMARKr_ENUM
#define QSTRUCT_FAP3_WATERMARKr_ENUM BCM56440_B0_QSTRUCT_FAP3_WATERMARKr_ENUM
#define QSTRUCT_FAPCONFIG_0r_ENUM BCM56440_B0_QSTRUCT_FAPCONFIG_0r_ENUM
#define QSTRUCT_FAPCONFIG_1r_ENUM BCM56440_B0_QSTRUCT_FAPCONFIG_1r_ENUM
#define QSTRUCT_FAPCONFIG_2r_ENUM BCM56440_B0_QSTRUCT_FAPCONFIG_2r_ENUM
#define QSTRUCT_FAPCONFIG_3r_ENUM BCM56440_B0_QSTRUCT_FAPCONFIG_3r_ENUM
#define QSTRUCT_FAPFULLRESETPOINT_0r_ENUM BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_0r_ENUM
#define QSTRUCT_FAPFULLRESETPOINT_1r_ENUM BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_1r_ENUM
#define QSTRUCT_FAPFULLRESETPOINT_2r_ENUM BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_2r_ENUM
#define QSTRUCT_FAPFULLRESETPOINT_3r_ENUM BCM56440_B0_QSTRUCT_FAPFULLRESETPOINT_3r_ENUM
#define QSTRUCT_FAPFULLSETPOINT_0r_ENUM BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_0r_ENUM
#define QSTRUCT_FAPFULLSETPOINT_1r_ENUM BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_1r_ENUM
#define QSTRUCT_FAPFULLSETPOINT_2r_ENUM BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_2r_ENUM
#define QSTRUCT_FAPFULLSETPOINT_3r_ENUM BCM56440_B0_QSTRUCT_FAPFULLSETPOINT_3r_ENUM
#define QSTRUCT_FAPINIT_0r_ENUM BCM56440_B0_QSTRUCT_FAPINIT_0r_ENUM
#define QSTRUCT_FAPINIT_1r_ENUM BCM56440_B0_QSTRUCT_FAPINIT_1r_ENUM
#define QSTRUCT_FAPINIT_2r_ENUM BCM56440_B0_QSTRUCT_FAPINIT_2r_ENUM
#define QSTRUCT_FAPINIT_3r_ENUM BCM56440_B0_QSTRUCT_FAPINIT_3r_ENUM
#define QSTRUCT_FAPOTPCONFIG_0r_ENUM BCM56440_B0_QSTRUCT_FAPOTPCONFIG_0r_ENUM
#define QSTRUCT_FAPOTPCONFIG_1r_ENUM BCM56440_B0_QSTRUCT_FAPOTPCONFIG_1r_ENUM
#define QSTRUCT_FAPOTPCONFIG_2r_ENUM BCM56440_B0_QSTRUCT_FAPOTPCONFIG_2r_ENUM
#define QSTRUCT_FAPOTPCONFIG_3r_ENUM BCM56440_B0_QSTRUCT_FAPOTPCONFIG_3r_ENUM
#define QSTRUCT_FAPREADPOINTER_0r_ENUM BCM56440_B0_QSTRUCT_FAPREADPOINTER_0r_ENUM
#define QSTRUCT_FAPREADPOINTER_1r_ENUM BCM56440_B0_QSTRUCT_FAPREADPOINTER_1r_ENUM
#define QSTRUCT_FAPREADPOINTER_2r_ENUM BCM56440_B0_QSTRUCT_FAPREADPOINTER_2r_ENUM
#define QSTRUCT_FAPREADPOINTER_3r_ENUM BCM56440_B0_QSTRUCT_FAPREADPOINTER_3r_ENUM
#define QSTRUCT_FAPSTACKSTATUS_0r_ENUM BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_0r_ENUM
#define QSTRUCT_FAPSTACKSTATUS_1r_ENUM BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_1r_ENUM
#define QSTRUCT_FAPSTACKSTATUS_2r_ENUM BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_2r_ENUM
#define QSTRUCT_FAPSTACKSTATUS_3r_ENUM BCM56440_B0_QSTRUCT_FAPSTACKSTATUS_3r_ENUM
#define QSTRUCT_FAP_BITMAP_ECC_DEBUGr_ENUM BCM56440_B0_QSTRUCT_FAP_BITMAP_ECC_DEBUGr_ENUM
#define QSTRUCT_FAP_MEMDEBUGr_ENUM BCM56440_B0_QSTRUCT_FAP_MEMDEBUGr_ENUM
#define QSTRUCT_FAP_MEM_ECC_STATUS_0r_ENUM BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_0r_ENUM
#define QSTRUCT_FAP_MEM_ECC_STATUS_1r_ENUM BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_1r_ENUM
#define QSTRUCT_FAP_MEM_ECC_STATUS_2r_ENUM BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_2r_ENUM
#define QSTRUCT_FAP_MEM_ECC_STATUS_3r_ENUM BCM56440_B0_QSTRUCT_FAP_MEM_ECC_STATUS_3r_ENUM
#define QSTRUCT_FAP_MEM_ERRORr_ENUM BCM56440_B0_QSTRUCT_FAP_MEM_ERRORr_ENUM
#define QSTRUCT_FAP_MEM_ERROR_MASKr_ENUM BCM56440_B0_QSTRUCT_FAP_MEM_ERROR_MASKr_ENUM
#define QSTRUCT_FAP_STACK_ECC_DEBUGr_ENUM BCM56440_B0_QSTRUCT_FAP_STACK_ECC_DEBUGr_ENUM
#define QSTRUCT_INTERRUPTr_ENUM BCM56440_B0_QSTRUCT_INTERRUPTr_ENUM
#define QSTRUCT_INTERRUPT_MASKr_ENUM BCM56440_B0_QSTRUCT_INTERRUPT_MASKr_ENUM
#define QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_ENUM BCM56440_B0_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_ENUM
#define QSTRUCT_QBLOCK_NEXT_ERRORr_ENUM BCM56440_B0_QSTRUCT_QBLOCK_NEXT_ERRORr_ENUM
#define QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_ENUM BCM56440_B0_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_ENUM
#define QSTRUCT_QENTRY_LOWER_ECC_DEBUGr_ENUM BCM56440_B0_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr_ENUM
#define QSTRUCT_QENTRY_LOWER_ERRORr_ENUM BCM56440_B0_QSTRUCT_QENTRY_LOWER_ERRORr_ENUM
#define QSTRUCT_QENTRY_LOWER_ERROR_MASKr_ENUM BCM56440_B0_QSTRUCT_QENTRY_LOWER_ERROR_MASKr_ENUM
#define QSTRUCT_QENTRY_UPPER_ECC_DEBUGr_ENUM BCM56440_B0_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr_ENUM
#define QSTRUCT_QENTRY_UPPER_ERRORr_ENUM BCM56440_B0_QSTRUCT_QENTRY_UPPER_ERRORr_ENUM
#define QSTRUCT_QENTRY_UPPER_ERROR_MASKr_ENUM BCM56440_B0_QSTRUCT_QENTRY_UPPER_ERROR_MASKr_ENUM
#define QUAD0_SERDES_CTRLr_ENUM BCM56440_B0_QUAD0_SERDES_CTRLr_ENUM
#define QUAD0_SERDES_STATUS0r_ENUM BCM56440_B0_QUAD0_SERDES_STATUS0r_ENUM
#define QUAD0_SERDES_STATUS1r_ENUM BCM56440_B0_QUAD0_SERDES_STATUS1r_ENUM
#define QUAD1_SERDES_CTRLr_ENUM BCM56440_B0_QUAD1_SERDES_CTRLr_ENUM
#define QUAD1_SERDES_STATUS0r_ENUM BCM56440_B0_QUAD1_SERDES_STATUS0r_ENUM
#define QUAD1_SERDES_STATUS1r_ENUM BCM56440_B0_QUAD1_SERDES_STATUS1r_ENUM
#define R1023r_ENUM BCM56440_B0_R1023r_ENUM
#define R127r_ENUM BCM56440_B0_R127r_ENUM
#define R1518r_ENUM BCM56440_B0_R1518r_ENUM
#define R16383r_ENUM BCM56440_B0_R16383r_ENUM
#define R2047r_ENUM BCM56440_B0_R2047r_ENUM
#define R255r_ENUM BCM56440_B0_R255r_ENUM
#define R4095r_ENUM BCM56440_B0_R4095r_ENUM
#define R511r_ENUM BCM56440_B0_R511r_ENUM
#define R64r_ENUM BCM56440_B0_R64r_ENUM
#define R9216r_ENUM BCM56440_B0_R9216r_ENUM
#define RAICFGr_ENUM BCM56440_B0_RAICFGr_ENUM
#define RALNr_ENUM BCM56440_B0_RALNr_ENUM
#define RBCAr_ENUM BCM56440_B0_RBCAr_ENUM
#define RBYTr_ENUM BCM56440_B0_RBYTr_ENUM
#define RCHCFG_TCID_0r_ENUM BCM56440_B0_RCHCFG_TCID_0r_ENUM
#define RCHCFG_TCID_1r_ENUM BCM56440_B0_RCHCFG_TCID_1r_ENUM
#define RCHCFG_TCID_10r_ENUM BCM56440_B0_RCHCFG_TCID_10r_ENUM
#define RCHCFG_TCID_11r_ENUM BCM56440_B0_RCHCFG_TCID_11r_ENUM
#define RCHCFG_TCID_12r_ENUM BCM56440_B0_RCHCFG_TCID_12r_ENUM
#define RCHCFG_TCID_13r_ENUM BCM56440_B0_RCHCFG_TCID_13r_ENUM
#define RCHCFG_TCID_14r_ENUM BCM56440_B0_RCHCFG_TCID_14r_ENUM
#define RCHCFG_TCID_15r_ENUM BCM56440_B0_RCHCFG_TCID_15r_ENUM
#define RCHCFG_TCID_2r_ENUM BCM56440_B0_RCHCFG_TCID_2r_ENUM
#define RCHCFG_TCID_3r_ENUM BCM56440_B0_RCHCFG_TCID_3r_ENUM
#define RCHCFG_TCID_4r_ENUM BCM56440_B0_RCHCFG_TCID_4r_ENUM
#define RCHCFG_TCID_5r_ENUM BCM56440_B0_RCHCFG_TCID_5r_ENUM
#define RCHCFG_TCID_6r_ENUM BCM56440_B0_RCHCFG_TCID_6r_ENUM
#define RCHCFG_TCID_7r_ENUM BCM56440_B0_RCHCFG_TCID_7r_ENUM
#define RCHCFG_TCID_8r_ENUM BCM56440_B0_RCHCFG_TCID_8r_ENUM
#define RCHCFG_TCID_9r_ENUM BCM56440_B0_RCHCFG_TCID_9r_ENUM
#define RCVDTSO1_CID_0r_ENUM BCM56440_B0_RCVDTSO1_CID_0r_ENUM
#define RCVDTSO1_CID_1r_ENUM BCM56440_B0_RCVDTSO1_CID_1r_ENUM
#define RCVDTSO1_CID_10r_ENUM BCM56440_B0_RCVDTSO1_CID_10r_ENUM
#define RCVDTSO1_CID_11r_ENUM BCM56440_B0_RCVDTSO1_CID_11r_ENUM
#define RCVDTSO1_CID_12r_ENUM BCM56440_B0_RCVDTSO1_CID_12r_ENUM
#define RCVDTSO1_CID_13r_ENUM BCM56440_B0_RCVDTSO1_CID_13r_ENUM
#define RCVDTSO1_CID_14r_ENUM BCM56440_B0_RCVDTSO1_CID_14r_ENUM
#define RCVDTSO1_CID_15r_ENUM BCM56440_B0_RCVDTSO1_CID_15r_ENUM
#define RCVDTSO1_CID_2r_ENUM BCM56440_B0_RCVDTSO1_CID_2r_ENUM
#define RCVDTSO1_CID_3r_ENUM BCM56440_B0_RCVDTSO1_CID_3r_ENUM
#define RCVDTSO1_CID_4r_ENUM BCM56440_B0_RCVDTSO1_CID_4r_ENUM
#define RCVDTSO1_CID_5r_ENUM BCM56440_B0_RCVDTSO1_CID_5r_ENUM
#define RCVDTSO1_CID_6r_ENUM BCM56440_B0_RCVDTSO1_CID_6r_ENUM
#define RCVDTSO1_CID_7r_ENUM BCM56440_B0_RCVDTSO1_CID_7r_ENUM
#define RCVDTSO1_CID_8r_ENUM BCM56440_B0_RCVDTSO1_CID_8r_ENUM
#define RCVDTSO1_CID_9r_ENUM BCM56440_B0_RCVDTSO1_CID_9r_ENUM
#define RCVDTSO2_CID_0r_ENUM BCM56440_B0_RCVDTSO2_CID_0r_ENUM
#define RCVDTSO2_CID_1r_ENUM BCM56440_B0_RCVDTSO2_CID_1r_ENUM
#define RCVDTSO2_CID_10r_ENUM BCM56440_B0_RCVDTSO2_CID_10r_ENUM
#define RCVDTSO2_CID_11r_ENUM BCM56440_B0_RCVDTSO2_CID_11r_ENUM
#define RCVDTSO2_CID_12r_ENUM BCM56440_B0_RCVDTSO2_CID_12r_ENUM
#define RCVDTSO2_CID_13r_ENUM BCM56440_B0_RCVDTSO2_CID_13r_ENUM
#define RCVDTSO2_CID_14r_ENUM BCM56440_B0_RCVDTSO2_CID_14r_ENUM
#define RCVDTSO2_CID_15r_ENUM BCM56440_B0_RCVDTSO2_CID_15r_ENUM
#define RCVDTSO2_CID_2r_ENUM BCM56440_B0_RCVDTSO2_CID_2r_ENUM
#define RCVDTSO2_CID_3r_ENUM BCM56440_B0_RCVDTSO2_CID_3r_ENUM
#define RCVDTSO2_CID_4r_ENUM BCM56440_B0_RCVDTSO2_CID_4r_ENUM
#define RCVDTSO2_CID_5r_ENUM BCM56440_B0_RCVDTSO2_CID_5r_ENUM
#define RCVDTSO2_CID_6r_ENUM BCM56440_B0_RCVDTSO2_CID_6r_ENUM
#define RCVDTSO2_CID_7r_ENUM BCM56440_B0_RCVDTSO2_CID_7r_ENUM
#define RCVDTSO2_CID_8r_ENUM BCM56440_B0_RCVDTSO2_CID_8r_ENUM
#define RCVDTSO2_CID_9r_ENUM BCM56440_B0_RCVDTSO2_CID_9r_ENUM
#define RDBGC0r_ENUM BCM56440_B0_RDBGC0r_ENUM
#define RDBGC0_SELECTr_ENUM BCM56440_B0_RDBGC0_SELECTr_ENUM
#define RDBGC1r_ENUM BCM56440_B0_RDBGC1r_ENUM
#define RDBGC1_SELECTr_ENUM BCM56440_B0_RDBGC1_SELECTr_ENUM
#define RDBGC2r_ENUM BCM56440_B0_RDBGC2r_ENUM
#define RDBGC2_SELECTr_ENUM BCM56440_B0_RDBGC2_SELECTr_ENUM
#define RDBGC3r_ENUM BCM56440_B0_RDBGC3r_ENUM
#define RDBGC3_SELECTr_ENUM BCM56440_B0_RDBGC3_SELECTr_ENUM
#define RDBGC4r_ENUM BCM56440_B0_RDBGC4r_ENUM
#define RDBGC4_SELECTr_ENUM BCM56440_B0_RDBGC4_SELECTr_ENUM
#define RDBGC5r_ENUM BCM56440_B0_RDBGC5r_ENUM
#define RDBGC5_SELECTr_ENUM BCM56440_B0_RDBGC5_SELECTr_ENUM
#define RDBGC6r_ENUM BCM56440_B0_RDBGC6r_ENUM
#define RDBGC6_SELECTr_ENUM BCM56440_B0_RDBGC6_SELECTr_ENUM
#define RDBGC7r_ENUM BCM56440_B0_RDBGC7r_ENUM
#define RDBGC7_SELECTr_ENUM BCM56440_B0_RDBGC7_SELECTr_ENUM
#define RDBGC8r_ENUM BCM56440_B0_RDBGC8r_ENUM
#define RDBGC8_SELECTr_ENUM BCM56440_B0_RDBGC8_SELECTr_ENUM
#define RDBGC_MEM_INST0_PARITY_CONTROLr_ENUM BCM56440_B0_RDBGC_MEM_INST0_PARITY_CONTROLr_ENUM
#define RDBGC_MEM_INST0_PARITY_STATUS_INTRr_ENUM BCM56440_B0_RDBGC_MEM_INST0_PARITY_STATUS_INTRr_ENUM
#define RDBGC_MEM_INST0_PARITY_STATUS_NACKr_ENUM BCM56440_B0_RDBGC_MEM_INST0_PARITY_STATUS_NACKr_ENUM
#define RDBGC_MEM_INST1_PARITY_CONTROLr_ENUM BCM56440_B0_RDBGC_MEM_INST1_PARITY_CONTROLr_ENUM
#define RDBGC_MEM_INST1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_RDBGC_MEM_INST1_PARITY_STATUS_INTRr_ENUM
#define RDBGC_MEM_INST1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_RDBGC_MEM_INST1_PARITY_STATUS_NACKr_ENUM
#define RDBGC_MEM_INST2_PARITY_CONTROLr_ENUM BCM56440_B0_RDBGC_MEM_INST2_PARITY_CONTROLr_ENUM
#define RDBGC_MEM_INST2_PARITY_STATUS_INTRr_ENUM BCM56440_B0_RDBGC_MEM_INST2_PARITY_STATUS_INTRr_ENUM
#define RDBGC_MEM_INST2_PARITY_STATUS_NACKr_ENUM BCM56440_B0_RDBGC_MEM_INST2_PARITY_STATUS_NACKr_ENUM
#define RDBGC_SELECT_2r_ENUM BCM56440_B0_RDBGC_SELECT_2r_ENUM
#define RDISCr_ENUM BCM56440_B0_RDISCr_ENUM
#define RDVLNr_ENUM BCM56440_B0_RDVLNr_ENUM
#define REMOTE_CPU_DA_LSr_ENUM BCM56440_B0_REMOTE_CPU_DA_LSr_ENUM
#define REMOTE_CPU_DA_MSr_ENUM BCM56440_B0_REMOTE_CPU_DA_MSr_ENUM
#define REMOTE_CPU_LENGTH_TYPEr_ENUM BCM56440_B0_REMOTE_CPU_LENGTH_TYPEr_ENUM
#define REORDPC_CHID_0r_ENUM BCM56440_B0_REORDPC_CHID_0r_ENUM
#define REORDPC_CHID_1r_ENUM BCM56440_B0_REORDPC_CHID_1r_ENUM
#define REORDPC_CHID_10r_ENUM BCM56440_B0_REORDPC_CHID_10r_ENUM
#define REORDPC_CHID_11r_ENUM BCM56440_B0_REORDPC_CHID_11r_ENUM
#define REORDPC_CHID_12r_ENUM BCM56440_B0_REORDPC_CHID_12r_ENUM
#define REORDPC_CHID_13r_ENUM BCM56440_B0_REORDPC_CHID_13r_ENUM
#define REORDPC_CHID_14r_ENUM BCM56440_B0_REORDPC_CHID_14r_ENUM
#define REORDPC_CHID_15r_ENUM BCM56440_B0_REORDPC_CHID_15r_ENUM
#define REORDPC_CHID_16r_ENUM BCM56440_B0_REORDPC_CHID_16r_ENUM
#define REORDPC_CHID_17r_ENUM BCM56440_B0_REORDPC_CHID_17r_ENUM
#define REORDPC_CHID_18r_ENUM BCM56440_B0_REORDPC_CHID_18r_ENUM
#define REORDPC_CHID_19r_ENUM BCM56440_B0_REORDPC_CHID_19r_ENUM
#define REORDPC_CHID_2r_ENUM BCM56440_B0_REORDPC_CHID_2r_ENUM
#define REORDPC_CHID_20r_ENUM BCM56440_B0_REORDPC_CHID_20r_ENUM
#define REORDPC_CHID_21r_ENUM BCM56440_B0_REORDPC_CHID_21r_ENUM
#define REORDPC_CHID_22r_ENUM BCM56440_B0_REORDPC_CHID_22r_ENUM
#define REORDPC_CHID_23r_ENUM BCM56440_B0_REORDPC_CHID_23r_ENUM
#define REORDPC_CHID_24r_ENUM BCM56440_B0_REORDPC_CHID_24r_ENUM
#define REORDPC_CHID_25r_ENUM BCM56440_B0_REORDPC_CHID_25r_ENUM
#define REORDPC_CHID_26r_ENUM BCM56440_B0_REORDPC_CHID_26r_ENUM
#define REORDPC_CHID_27r_ENUM BCM56440_B0_REORDPC_CHID_27r_ENUM
#define REORDPC_CHID_28r_ENUM BCM56440_B0_REORDPC_CHID_28r_ENUM
#define REORDPC_CHID_29r_ENUM BCM56440_B0_REORDPC_CHID_29r_ENUM
#define REORDPC_CHID_3r_ENUM BCM56440_B0_REORDPC_CHID_3r_ENUM
#define REORDPC_CHID_30r_ENUM BCM56440_B0_REORDPC_CHID_30r_ENUM
#define REORDPC_CHID_31r_ENUM BCM56440_B0_REORDPC_CHID_31r_ENUM
#define REORDPC_CHID_32r_ENUM BCM56440_B0_REORDPC_CHID_32r_ENUM
#define REORDPC_CHID_33r_ENUM BCM56440_B0_REORDPC_CHID_33r_ENUM
#define REORDPC_CHID_34r_ENUM BCM56440_B0_REORDPC_CHID_34r_ENUM
#define REORDPC_CHID_35r_ENUM BCM56440_B0_REORDPC_CHID_35r_ENUM
#define REORDPC_CHID_36r_ENUM BCM56440_B0_REORDPC_CHID_36r_ENUM
#define REORDPC_CHID_37r_ENUM BCM56440_B0_REORDPC_CHID_37r_ENUM
#define REORDPC_CHID_38r_ENUM BCM56440_B0_REORDPC_CHID_38r_ENUM
#define REORDPC_CHID_39r_ENUM BCM56440_B0_REORDPC_CHID_39r_ENUM
#define REORDPC_CHID_4r_ENUM BCM56440_B0_REORDPC_CHID_4r_ENUM
#define REORDPC_CHID_40r_ENUM BCM56440_B0_REORDPC_CHID_40r_ENUM
#define REORDPC_CHID_41r_ENUM BCM56440_B0_REORDPC_CHID_41r_ENUM
#define REORDPC_CHID_42r_ENUM BCM56440_B0_REORDPC_CHID_42r_ENUM
#define REORDPC_CHID_43r_ENUM BCM56440_B0_REORDPC_CHID_43r_ENUM
#define REORDPC_CHID_44r_ENUM BCM56440_B0_REORDPC_CHID_44r_ENUM
#define REORDPC_CHID_45r_ENUM BCM56440_B0_REORDPC_CHID_45r_ENUM
#define REORDPC_CHID_46r_ENUM BCM56440_B0_REORDPC_CHID_46r_ENUM
#define REORDPC_CHID_47r_ENUM BCM56440_B0_REORDPC_CHID_47r_ENUM
#define REORDPC_CHID_48r_ENUM BCM56440_B0_REORDPC_CHID_48r_ENUM
#define REORDPC_CHID_49r_ENUM BCM56440_B0_REORDPC_CHID_49r_ENUM
#define REORDPC_CHID_5r_ENUM BCM56440_B0_REORDPC_CHID_5r_ENUM
#define REORDPC_CHID_50r_ENUM BCM56440_B0_REORDPC_CHID_50r_ENUM
#define REORDPC_CHID_51r_ENUM BCM56440_B0_REORDPC_CHID_51r_ENUM
#define REORDPC_CHID_52r_ENUM BCM56440_B0_REORDPC_CHID_52r_ENUM
#define REORDPC_CHID_53r_ENUM BCM56440_B0_REORDPC_CHID_53r_ENUM
#define REORDPC_CHID_54r_ENUM BCM56440_B0_REORDPC_CHID_54r_ENUM
#define REORDPC_CHID_55r_ENUM BCM56440_B0_REORDPC_CHID_55r_ENUM
#define REORDPC_CHID_56r_ENUM BCM56440_B0_REORDPC_CHID_56r_ENUM
#define REORDPC_CHID_57r_ENUM BCM56440_B0_REORDPC_CHID_57r_ENUM
#define REORDPC_CHID_58r_ENUM BCM56440_B0_REORDPC_CHID_58r_ENUM
#define REORDPC_CHID_59r_ENUM BCM56440_B0_REORDPC_CHID_59r_ENUM
#define REORDPC_CHID_6r_ENUM BCM56440_B0_REORDPC_CHID_6r_ENUM
#define REORDPC_CHID_60r_ENUM BCM56440_B0_REORDPC_CHID_60r_ENUM
#define REORDPC_CHID_61r_ENUM BCM56440_B0_REORDPC_CHID_61r_ENUM
#define REORDPC_CHID_62r_ENUM BCM56440_B0_REORDPC_CHID_62r_ENUM
#define REORDPC_CHID_63r_ENUM BCM56440_B0_REORDPC_CHID_63r_ENUM
#define REORDPC_CHID_7r_ENUM BCM56440_B0_REORDPC_CHID_7r_ENUM
#define REORDPC_CHID_8r_ENUM BCM56440_B0_REORDPC_CHID_8r_ENUM
#define REORDPC_CHID_9r_ENUM BCM56440_B0_REORDPC_CHID_9r_ENUM
#define RERPKTr_ENUM BCM56440_B0_RERPKTr_ENUM
#define RFCRr_ENUM BCM56440_B0_RFCRr_ENUM
#define RFCSr_ENUM BCM56440_B0_RFCSr_ENUM
#define RFLRr_ENUM BCM56440_B0_RFLRr_ENUM
#define RFRGr_ENUM BCM56440_B0_RFRGr_ENUM
#define RIPC4r_ENUM BCM56440_B0_RIPC4r_ENUM
#define RIPC6r_ENUM BCM56440_B0_RIPC6r_ENUM
#define RIPD4r_ENUM BCM56440_B0_RIPD4r_ENUM
#define RIPD6r_ENUM BCM56440_B0_RIPD6r_ENUM
#define RIPHE4r_ENUM BCM56440_B0_RIPHE4r_ENUM
#define RIPHE6r_ENUM BCM56440_B0_RIPHE6r_ENUM
#define RJBRr_ENUM BCM56440_B0_RJBRr_ENUM
#define RMCAr_ENUM BCM56440_B0_RMCAr_ENUM
#define RMCRCr_ENUM BCM56440_B0_RMCRCr_ENUM
#define RMEPm_ENUM BCM56440_B0_RMEPm_ENUM
#define RMEP_PARITY_CONTROLr_ENUM BCM56440_B0_RMEP_PARITY_CONTROLr_ENUM
#define RMEP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_RMEP_PARITY_STATUS_INTRr_ENUM
#define RMEP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_RMEP_PARITY_STATUS_NACKr_ENUM
#define RMGVr_ENUM BCM56440_B0_RMGVr_ENUM
#define RMTUEr_ENUM BCM56440_B0_RMTUEr_ENUM
#define ROVRr_ENUM BCM56440_B0_ROVRr_ENUM
#define RPFC0r_ENUM BCM56440_B0_RPFC0r_ENUM
#define RPFC1r_ENUM BCM56440_B0_RPFC1r_ENUM
#define RPFC2r_ENUM BCM56440_B0_RPFC2r_ENUM
#define RPFC3r_ENUM BCM56440_B0_RPFC3r_ENUM
#define RPFC4r_ENUM BCM56440_B0_RPFC4r_ENUM
#define RPFC5r_ENUM BCM56440_B0_RPFC5r_ENUM
#define RPFC6r_ENUM BCM56440_B0_RPFC6r_ENUM
#define RPFC7r_ENUM BCM56440_B0_RPFC7r_ENUM
#define RPFCOFF0r_ENUM BCM56440_B0_RPFCOFF0r_ENUM
#define RPFCOFF1r_ENUM BCM56440_B0_RPFCOFF1r_ENUM
#define RPFCOFF2r_ENUM BCM56440_B0_RPFCOFF2r_ENUM
#define RPFCOFF3r_ENUM BCM56440_B0_RPFCOFF3r_ENUM
#define RPFCOFF4r_ENUM BCM56440_B0_RPFCOFF4r_ENUM
#define RPFCOFF5r_ENUM BCM56440_B0_RPFCOFF5r_ENUM
#define RPFCOFF6r_ENUM BCM56440_B0_RPFCOFF6r_ENUM
#define RPFCOFF7r_ENUM BCM56440_B0_RPFCOFF7r_ENUM
#define RPKTr_ENUM BCM56440_B0_RPKTr_ENUM
#define RPOKr_ENUM BCM56440_B0_RPOKr_ENUM
#define RPORTDr_ENUM BCM56440_B0_RPORTDr_ENUM
#define RPRMr_ENUM BCM56440_B0_RPRMr_ENUM
#define RQE_DEBUG_TM_DCM1r_ENUM BCM56440_B0_RQE_DEBUG_TM_DCM1r_ENUM
#define RQE_DEBUG_TM_DCM2r_ENUM BCM56440_B0_RQE_DEBUG_TM_DCM2r_ENUM
#define RQE_DEBUG_TM_DCM3r_ENUM BCM56440_B0_RQE_DEBUG_TM_DCM3r_ENUM
#define RQE_DEBUG_TM_DCM4r_ENUM BCM56440_B0_RQE_DEBUG_TM_DCM4r_ENUM
#define RQE_DEBUG_TM_DCM5r_ENUM BCM56440_B0_RQE_DEBUG_TM_DCM5r_ENUM
#define RQE_DEBUG_TM_DCM6r_ENUM BCM56440_B0_RQE_DEBUG_TM_DCM6r_ENUM
#define RQE_DEBUG_TM_DCM7r_ENUM BCM56440_B0_RQE_DEBUG_TM_DCM7r_ENUM
#define RQE_EXTQ_REPLICATION_COUNTr_ENUM BCM56440_B0_RQE_EXTQ_REPLICATION_COUNTr_ENUM
#define RQE_EXTQ_REPLICATION_LIMITr_ENUM BCM56440_B0_RQE_EXTQ_REPLICATION_LIMITr_ENUM
#define RQE_GLOBAL_CONFIGr_ENUM BCM56440_B0_RQE_GLOBAL_CONFIGr_ENUM
#define RQE_GLOBAL_DEBUG_STATUSr_ENUM BCM56440_B0_RQE_GLOBAL_DEBUG_STATUSr_ENUM
#define RQE_MIRROR_CONFIGr_ENUM BCM56440_B0_RQE_MIRROR_CONFIGr_ENUM
#define RQE_PARITYERRORPOINTER1r_ENUM BCM56440_B0_RQE_PARITYERRORPOINTER1r_ENUM
#define RQE_PARITYERRORPOINTER2r_ENUM BCM56440_B0_RQE_PARITYERRORPOINTER2r_ENUM
#define RQE_PARITYERRORPOINTER3r_ENUM BCM56440_B0_RQE_PARITYERRORPOINTER3r_ENUM
#define RQE_PARITYERRORPOINTER4r_ENUM BCM56440_B0_RQE_PARITYERRORPOINTER4r_ENUM
#define RQE_PORT_CONFIGr_ENUM BCM56440_B0_RQE_PORT_CONFIGr_ENUM
#define RQE_QUEUE_OFFSETr_ENUM BCM56440_B0_RQE_QUEUE_OFFSETr_ENUM
#define RQE_SCHEDULER_CONFIGr_ENUM BCM56440_B0_RQE_SCHEDULER_CONFIGr_ENUM
#define RQE_SCHEDULER_WEIGHT_L0_QUEUEr_ENUM BCM56440_B0_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_ENUM
#define RQE_SCHEDULER_WEIGHT_L1_QUEUEr_ENUM BCM56440_B0_RQE_SCHEDULER_WEIGHT_L1_QUEUEr_ENUM
#define RQE_SER_COUNTr_ENUM BCM56440_B0_RQE_SER_COUNTr_ENUM
#define RQE_SER_MASKr_ENUM BCM56440_B0_RQE_SER_MASKr_ENUM
#define RQE_SER_STATUSr_ENUM BCM56440_B0_RQE_SER_STATUSr_ENUM
#define RQE_WORK_QUEUE_DEBUG_STATUSr_ENUM BCM56440_B0_RQE_WORK_QUEUE_DEBUG_STATUSr_ENUM
#define RRBYTr_ENUM BCM56440_B0_RRBYTr_ENUM
#define RRPKTr_ENUM BCM56440_B0_RRPKTr_ENUM
#define RSCHCRCr_ENUM BCM56440_B0_RSCHCRCr_ENUM
#define RSEL1_RAM_DBGCTRLr_ENUM BCM56440_B0_RSEL1_RAM_DBGCTRLr_ENUM
#define RSEL1_RAM_DBGCTRL_2r_ENUM BCM56440_B0_RSEL1_RAM_DBGCTRL_2r_ENUM
#define RSEL1_RAM_DBGCTRL_3r_ENUM BCM56440_B0_RSEL1_RAM_DBGCTRL_3r_ENUM
#define RSEL1_RAM_DBGCTRL_4r_ENUM BCM56440_B0_RSEL1_RAM_DBGCTRL_4r_ENUM
#define RSEL2_RAM_CONTROL_2r_ENUM BCM56440_B0_RSEL2_RAM_CONTROL_2r_ENUM
#define RSEL2_RAM_CONTROL_3r_ENUM BCM56440_B0_RSEL2_RAM_CONTROL_3r_ENUM
#define RSEL2_RAM_DBGCTRLr_ENUM BCM56440_B0_RSEL2_RAM_DBGCTRLr_ENUM
#define RTAG7_HASH_CONTROLr_ENUM BCM56440_B0_RTAG7_HASH_CONTROLr_ENUM
#define RTAG7_HASH_CONTROL_2r_ENUM BCM56440_B0_RTAG7_HASH_CONTROL_2r_ENUM
#define RTAG7_HASH_CONTROL_3r_ENUM BCM56440_B0_RTAG7_HASH_CONTROL_3r_ENUM
#define RTAG7_HASH_ECMPr_ENUM BCM56440_B0_RTAG7_HASH_ECMPr_ENUM
#define RTAG7_HASH_ENTROPY_LABELr_ENUM BCM56440_B0_RTAG7_HASH_ENTROPY_LABELr_ENUM
#define RTAG7_HASH_FIELD_BMAP_1r_ENUM BCM56440_B0_RTAG7_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_HASH_FIELD_BMAP_2r_ENUM BCM56440_B0_RTAG7_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_HASH_FIELD_BMAP_3r_ENUM BCM56440_B0_RTAG7_HASH_FIELD_BMAP_3r_ENUM
#define RTAG7_HASH_FIELD_BMAP_5r_ENUM BCM56440_B0_RTAG7_HASH_FIELD_BMAP_5r_ENUM
#define RTAG7_HASH_HG_TRUNKr_ENUM BCM56440_B0_RTAG7_HASH_HG_TRUNKr_ENUM
#define RTAG7_HASH_HG_TRUNK_FAILOVERr_ENUM BCM56440_B0_RTAG7_HASH_HG_TRUNK_FAILOVERr_ENUM
#define RTAG7_HASH_LBIDr_ENUM BCM56440_B0_RTAG7_HASH_LBIDr_ENUM
#define RTAG7_HASH_MPLS_ECMPr_ENUM BCM56440_B0_RTAG7_HASH_MPLS_ECMPr_ENUM
#define RTAG7_HASH_PLFSr_ENUM BCM56440_B0_RTAG7_HASH_PLFSr_ENUM
#define RTAG7_HASH_SEED_Ar_ENUM BCM56440_B0_RTAG7_HASH_SEED_Ar_ENUM
#define RTAG7_HASH_SEED_Br_ENUM BCM56440_B0_RTAG7_HASH_SEED_Br_ENUM
#define RTAG7_HASH_TRUNKr_ENUM BCM56440_B0_RTAG7_HASH_TRUNKr_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56440_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56440_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56440_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56440_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM BCM56440_B0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56440_B0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56440_B0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56440_B0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM BCM56440_B0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTPTSI1_TCID_0r_ENUM BCM56440_B0_RTPTSI1_TCID_0r_ENUM
#define RTPTSI1_TCID_1r_ENUM BCM56440_B0_RTPTSI1_TCID_1r_ENUM
#define RTPTSI1_TCID_10r_ENUM BCM56440_B0_RTPTSI1_TCID_10r_ENUM
#define RTPTSI1_TCID_11r_ENUM BCM56440_B0_RTPTSI1_TCID_11r_ENUM
#define RTPTSI1_TCID_12r_ENUM BCM56440_B0_RTPTSI1_TCID_12r_ENUM
#define RTPTSI1_TCID_13r_ENUM BCM56440_B0_RTPTSI1_TCID_13r_ENUM
#define RTPTSI1_TCID_14r_ENUM BCM56440_B0_RTPTSI1_TCID_14r_ENUM
#define RTPTSI1_TCID_15r_ENUM BCM56440_B0_RTPTSI1_TCID_15r_ENUM
#define RTPTSI1_TCID_2r_ENUM BCM56440_B0_RTPTSI1_TCID_2r_ENUM
#define RTPTSI1_TCID_3r_ENUM BCM56440_B0_RTPTSI1_TCID_3r_ENUM
#define RTPTSI1_TCID_4r_ENUM BCM56440_B0_RTPTSI1_TCID_4r_ENUM
#define RTPTSI1_TCID_5r_ENUM BCM56440_B0_RTPTSI1_TCID_5r_ENUM
#define RTPTSI1_TCID_6r_ENUM BCM56440_B0_RTPTSI1_TCID_6r_ENUM
#define RTPTSI1_TCID_7r_ENUM BCM56440_B0_RTPTSI1_TCID_7r_ENUM
#define RTPTSI1_TCID_8r_ENUM BCM56440_B0_RTPTSI1_TCID_8r_ENUM
#define RTPTSI1_TCID_9r_ENUM BCM56440_B0_RTPTSI1_TCID_9r_ENUM
#define RTPTSI2_TCID_0r_ENUM BCM56440_B0_RTPTSI2_TCID_0r_ENUM
#define RTPTSI2_TCID_1r_ENUM BCM56440_B0_RTPTSI2_TCID_1r_ENUM
#define RTPTSI2_TCID_10r_ENUM BCM56440_B0_RTPTSI2_TCID_10r_ENUM
#define RTPTSI2_TCID_11r_ENUM BCM56440_B0_RTPTSI2_TCID_11r_ENUM
#define RTPTSI2_TCID_12r_ENUM BCM56440_B0_RTPTSI2_TCID_12r_ENUM
#define RTPTSI2_TCID_13r_ENUM BCM56440_B0_RTPTSI2_TCID_13r_ENUM
#define RTPTSI2_TCID_14r_ENUM BCM56440_B0_RTPTSI2_TCID_14r_ENUM
#define RTPTSI2_TCID_15r_ENUM BCM56440_B0_RTPTSI2_TCID_15r_ENUM
#define RTPTSI2_TCID_2r_ENUM BCM56440_B0_RTPTSI2_TCID_2r_ENUM
#define RTPTSI2_TCID_3r_ENUM BCM56440_B0_RTPTSI2_TCID_3r_ENUM
#define RTPTSI2_TCID_4r_ENUM BCM56440_B0_RTPTSI2_TCID_4r_ENUM
#define RTPTSI2_TCID_5r_ENUM BCM56440_B0_RTPTSI2_TCID_5r_ENUM
#define RTPTSI2_TCID_6r_ENUM BCM56440_B0_RTPTSI2_TCID_6r_ENUM
#define RTPTSI2_TCID_7r_ENUM BCM56440_B0_RTPTSI2_TCID_7r_ENUM
#define RTPTSI2_TCID_8r_ENUM BCM56440_B0_RTPTSI2_TCID_8r_ENUM
#define RTPTSI2_TCID_9r_ENUM BCM56440_B0_RTPTSI2_TCID_9r_ENUM
#define RTPTSZ1r_ENUM BCM56440_B0_RTPTSZ1r_ENUM
#define RTPTSZ2r_ENUM BCM56440_B0_RTPTSZ2r_ENUM
#define RTRFUr_ENUM BCM56440_B0_RTRFUr_ENUM
#define RTSECPr_ENUM BCM56440_B0_RTSECPr_ENUM
#define RTSFPHCr_ENUM BCM56440_B0_RTSFPHCr_ENUM
#define RTSGCFGr_ENUM BCM56440_B0_RTSGCFGr_ENUM
#define RUCr_ENUM BCM56440_B0_RUCr_ENUM
#define RUCAr_ENUM BCM56440_B0_RUCAr_ENUM
#define RUNDr_ENUM BCM56440_B0_RUNDr_ENUM
#define RVLNr_ENUM BCM56440_B0_RVLNr_ENUM
#define RXCESCW_CHID_0r_ENUM BCM56440_B0_RXCESCW_CHID_0r_ENUM
#define RXCESCW_CHID_1r_ENUM BCM56440_B0_RXCESCW_CHID_1r_ENUM
#define RXCESCW_CHID_10r_ENUM BCM56440_B0_RXCESCW_CHID_10r_ENUM
#define RXCESCW_CHID_11r_ENUM BCM56440_B0_RXCESCW_CHID_11r_ENUM
#define RXCESCW_CHID_12r_ENUM BCM56440_B0_RXCESCW_CHID_12r_ENUM
#define RXCESCW_CHID_13r_ENUM BCM56440_B0_RXCESCW_CHID_13r_ENUM
#define RXCESCW_CHID_14r_ENUM BCM56440_B0_RXCESCW_CHID_14r_ENUM
#define RXCESCW_CHID_15r_ENUM BCM56440_B0_RXCESCW_CHID_15r_ENUM
#define RXCESCW_CHID_16r_ENUM BCM56440_B0_RXCESCW_CHID_16r_ENUM
#define RXCESCW_CHID_17r_ENUM BCM56440_B0_RXCESCW_CHID_17r_ENUM
#define RXCESCW_CHID_18r_ENUM BCM56440_B0_RXCESCW_CHID_18r_ENUM
#define RXCESCW_CHID_19r_ENUM BCM56440_B0_RXCESCW_CHID_19r_ENUM
#define RXCESCW_CHID_2r_ENUM BCM56440_B0_RXCESCW_CHID_2r_ENUM
#define RXCESCW_CHID_20r_ENUM BCM56440_B0_RXCESCW_CHID_20r_ENUM
#define RXCESCW_CHID_21r_ENUM BCM56440_B0_RXCESCW_CHID_21r_ENUM
#define RXCESCW_CHID_22r_ENUM BCM56440_B0_RXCESCW_CHID_22r_ENUM
#define RXCESCW_CHID_23r_ENUM BCM56440_B0_RXCESCW_CHID_23r_ENUM
#define RXCESCW_CHID_24r_ENUM BCM56440_B0_RXCESCW_CHID_24r_ENUM
#define RXCESCW_CHID_25r_ENUM BCM56440_B0_RXCESCW_CHID_25r_ENUM
#define RXCESCW_CHID_26r_ENUM BCM56440_B0_RXCESCW_CHID_26r_ENUM
#define RXCESCW_CHID_27r_ENUM BCM56440_B0_RXCESCW_CHID_27r_ENUM
#define RXCESCW_CHID_28r_ENUM BCM56440_B0_RXCESCW_CHID_28r_ENUM
#define RXCESCW_CHID_29r_ENUM BCM56440_B0_RXCESCW_CHID_29r_ENUM
#define RXCESCW_CHID_3r_ENUM BCM56440_B0_RXCESCW_CHID_3r_ENUM
#define RXCESCW_CHID_30r_ENUM BCM56440_B0_RXCESCW_CHID_30r_ENUM
#define RXCESCW_CHID_31r_ENUM BCM56440_B0_RXCESCW_CHID_31r_ENUM
#define RXCESCW_CHID_32r_ENUM BCM56440_B0_RXCESCW_CHID_32r_ENUM
#define RXCESCW_CHID_33r_ENUM BCM56440_B0_RXCESCW_CHID_33r_ENUM
#define RXCESCW_CHID_34r_ENUM BCM56440_B0_RXCESCW_CHID_34r_ENUM
#define RXCESCW_CHID_35r_ENUM BCM56440_B0_RXCESCW_CHID_35r_ENUM
#define RXCESCW_CHID_36r_ENUM BCM56440_B0_RXCESCW_CHID_36r_ENUM
#define RXCESCW_CHID_37r_ENUM BCM56440_B0_RXCESCW_CHID_37r_ENUM
#define RXCESCW_CHID_38r_ENUM BCM56440_B0_RXCESCW_CHID_38r_ENUM
#define RXCESCW_CHID_39r_ENUM BCM56440_B0_RXCESCW_CHID_39r_ENUM
#define RXCESCW_CHID_4r_ENUM BCM56440_B0_RXCESCW_CHID_4r_ENUM
#define RXCESCW_CHID_40r_ENUM BCM56440_B0_RXCESCW_CHID_40r_ENUM
#define RXCESCW_CHID_41r_ENUM BCM56440_B0_RXCESCW_CHID_41r_ENUM
#define RXCESCW_CHID_42r_ENUM BCM56440_B0_RXCESCW_CHID_42r_ENUM
#define RXCESCW_CHID_43r_ENUM BCM56440_B0_RXCESCW_CHID_43r_ENUM
#define RXCESCW_CHID_44r_ENUM BCM56440_B0_RXCESCW_CHID_44r_ENUM
#define RXCESCW_CHID_45r_ENUM BCM56440_B0_RXCESCW_CHID_45r_ENUM
#define RXCESCW_CHID_46r_ENUM BCM56440_B0_RXCESCW_CHID_46r_ENUM
#define RXCESCW_CHID_47r_ENUM BCM56440_B0_RXCESCW_CHID_47r_ENUM
#define RXCESCW_CHID_48r_ENUM BCM56440_B0_RXCESCW_CHID_48r_ENUM
#define RXCESCW_CHID_49r_ENUM BCM56440_B0_RXCESCW_CHID_49r_ENUM
#define RXCESCW_CHID_5r_ENUM BCM56440_B0_RXCESCW_CHID_5r_ENUM
#define RXCESCW_CHID_50r_ENUM BCM56440_B0_RXCESCW_CHID_50r_ENUM
#define RXCESCW_CHID_51r_ENUM BCM56440_B0_RXCESCW_CHID_51r_ENUM
#define RXCESCW_CHID_52r_ENUM BCM56440_B0_RXCESCW_CHID_52r_ENUM
#define RXCESCW_CHID_53r_ENUM BCM56440_B0_RXCESCW_CHID_53r_ENUM
#define RXCESCW_CHID_54r_ENUM BCM56440_B0_RXCESCW_CHID_54r_ENUM
#define RXCESCW_CHID_55r_ENUM BCM56440_B0_RXCESCW_CHID_55r_ENUM
#define RXCESCW_CHID_56r_ENUM BCM56440_B0_RXCESCW_CHID_56r_ENUM
#define RXCESCW_CHID_57r_ENUM BCM56440_B0_RXCESCW_CHID_57r_ENUM
#define RXCESCW_CHID_58r_ENUM BCM56440_B0_RXCESCW_CHID_58r_ENUM
#define RXCESCW_CHID_59r_ENUM BCM56440_B0_RXCESCW_CHID_59r_ENUM
#define RXCESCW_CHID_6r_ENUM BCM56440_B0_RXCESCW_CHID_6r_ENUM
#define RXCESCW_CHID_60r_ENUM BCM56440_B0_RXCESCW_CHID_60r_ENUM
#define RXCESCW_CHID_61r_ENUM BCM56440_B0_RXCESCW_CHID_61r_ENUM
#define RXCESCW_CHID_62r_ENUM BCM56440_B0_RXCESCW_CHID_62r_ENUM
#define RXCESCW_CHID_63r_ENUM BCM56440_B0_RXCESCW_CHID_63r_ENUM
#define RXCESCW_CHID_7r_ENUM BCM56440_B0_RXCESCW_CHID_7r_ENUM
#define RXCESCW_CHID_8r_ENUM BCM56440_B0_RXCESCW_CHID_8r_ENUM
#define RXCESCW_CHID_9r_ENUM BCM56440_B0_RXCESCW_CHID_9r_ENUM
#define RXCFr_ENUM BCM56440_B0_RXCFr_ENUM
#define RXCHCFG_CHID_0r_ENUM BCM56440_B0_RXCHCFG_CHID_0r_ENUM
#define RXCHCFG_CHID_1r_ENUM BCM56440_B0_RXCHCFG_CHID_1r_ENUM
#define RXCHCFG_CHID_10r_ENUM BCM56440_B0_RXCHCFG_CHID_10r_ENUM
#define RXCHCFG_CHID_11r_ENUM BCM56440_B0_RXCHCFG_CHID_11r_ENUM
#define RXCHCFG_CHID_12r_ENUM BCM56440_B0_RXCHCFG_CHID_12r_ENUM
#define RXCHCFG_CHID_13r_ENUM BCM56440_B0_RXCHCFG_CHID_13r_ENUM
#define RXCHCFG_CHID_14r_ENUM BCM56440_B0_RXCHCFG_CHID_14r_ENUM
#define RXCHCFG_CHID_15r_ENUM BCM56440_B0_RXCHCFG_CHID_15r_ENUM
#define RXCHCFG_CHID_16r_ENUM BCM56440_B0_RXCHCFG_CHID_16r_ENUM
#define RXCHCFG_CHID_17r_ENUM BCM56440_B0_RXCHCFG_CHID_17r_ENUM
#define RXCHCFG_CHID_18r_ENUM BCM56440_B0_RXCHCFG_CHID_18r_ENUM
#define RXCHCFG_CHID_19r_ENUM BCM56440_B0_RXCHCFG_CHID_19r_ENUM
#define RXCHCFG_CHID_2r_ENUM BCM56440_B0_RXCHCFG_CHID_2r_ENUM
#define RXCHCFG_CHID_20r_ENUM BCM56440_B0_RXCHCFG_CHID_20r_ENUM
#define RXCHCFG_CHID_21r_ENUM BCM56440_B0_RXCHCFG_CHID_21r_ENUM
#define RXCHCFG_CHID_22r_ENUM BCM56440_B0_RXCHCFG_CHID_22r_ENUM
#define RXCHCFG_CHID_23r_ENUM BCM56440_B0_RXCHCFG_CHID_23r_ENUM
#define RXCHCFG_CHID_24r_ENUM BCM56440_B0_RXCHCFG_CHID_24r_ENUM
#define RXCHCFG_CHID_25r_ENUM BCM56440_B0_RXCHCFG_CHID_25r_ENUM
#define RXCHCFG_CHID_26r_ENUM BCM56440_B0_RXCHCFG_CHID_26r_ENUM
#define RXCHCFG_CHID_27r_ENUM BCM56440_B0_RXCHCFG_CHID_27r_ENUM
#define RXCHCFG_CHID_28r_ENUM BCM56440_B0_RXCHCFG_CHID_28r_ENUM
#define RXCHCFG_CHID_29r_ENUM BCM56440_B0_RXCHCFG_CHID_29r_ENUM
#define RXCHCFG_CHID_3r_ENUM BCM56440_B0_RXCHCFG_CHID_3r_ENUM
#define RXCHCFG_CHID_30r_ENUM BCM56440_B0_RXCHCFG_CHID_30r_ENUM
#define RXCHCFG_CHID_31r_ENUM BCM56440_B0_RXCHCFG_CHID_31r_ENUM
#define RXCHCFG_CHID_32r_ENUM BCM56440_B0_RXCHCFG_CHID_32r_ENUM
#define RXCHCFG_CHID_33r_ENUM BCM56440_B0_RXCHCFG_CHID_33r_ENUM
#define RXCHCFG_CHID_34r_ENUM BCM56440_B0_RXCHCFG_CHID_34r_ENUM
#define RXCHCFG_CHID_35r_ENUM BCM56440_B0_RXCHCFG_CHID_35r_ENUM
#define RXCHCFG_CHID_36r_ENUM BCM56440_B0_RXCHCFG_CHID_36r_ENUM
#define RXCHCFG_CHID_37r_ENUM BCM56440_B0_RXCHCFG_CHID_37r_ENUM
#define RXCHCFG_CHID_38r_ENUM BCM56440_B0_RXCHCFG_CHID_38r_ENUM
#define RXCHCFG_CHID_39r_ENUM BCM56440_B0_RXCHCFG_CHID_39r_ENUM
#define RXCHCFG_CHID_4r_ENUM BCM56440_B0_RXCHCFG_CHID_4r_ENUM
#define RXCHCFG_CHID_40r_ENUM BCM56440_B0_RXCHCFG_CHID_40r_ENUM
#define RXCHCFG_CHID_41r_ENUM BCM56440_B0_RXCHCFG_CHID_41r_ENUM
#define RXCHCFG_CHID_42r_ENUM BCM56440_B0_RXCHCFG_CHID_42r_ENUM
#define RXCHCFG_CHID_43r_ENUM BCM56440_B0_RXCHCFG_CHID_43r_ENUM
#define RXCHCFG_CHID_44r_ENUM BCM56440_B0_RXCHCFG_CHID_44r_ENUM
#define RXCHCFG_CHID_45r_ENUM BCM56440_B0_RXCHCFG_CHID_45r_ENUM
#define RXCHCFG_CHID_46r_ENUM BCM56440_B0_RXCHCFG_CHID_46r_ENUM
#define RXCHCFG_CHID_47r_ENUM BCM56440_B0_RXCHCFG_CHID_47r_ENUM
#define RXCHCFG_CHID_48r_ENUM BCM56440_B0_RXCHCFG_CHID_48r_ENUM
#define RXCHCFG_CHID_49r_ENUM BCM56440_B0_RXCHCFG_CHID_49r_ENUM
#define RXCHCFG_CHID_5r_ENUM BCM56440_B0_RXCHCFG_CHID_5r_ENUM
#define RXCHCFG_CHID_50r_ENUM BCM56440_B0_RXCHCFG_CHID_50r_ENUM
#define RXCHCFG_CHID_51r_ENUM BCM56440_B0_RXCHCFG_CHID_51r_ENUM
#define RXCHCFG_CHID_52r_ENUM BCM56440_B0_RXCHCFG_CHID_52r_ENUM
#define RXCHCFG_CHID_53r_ENUM BCM56440_B0_RXCHCFG_CHID_53r_ENUM
#define RXCHCFG_CHID_54r_ENUM BCM56440_B0_RXCHCFG_CHID_54r_ENUM
#define RXCHCFG_CHID_55r_ENUM BCM56440_B0_RXCHCFG_CHID_55r_ENUM
#define RXCHCFG_CHID_56r_ENUM BCM56440_B0_RXCHCFG_CHID_56r_ENUM
#define RXCHCFG_CHID_57r_ENUM BCM56440_B0_RXCHCFG_CHID_57r_ENUM
#define RXCHCFG_CHID_58r_ENUM BCM56440_B0_RXCHCFG_CHID_58r_ENUM
#define RXCHCFG_CHID_59r_ENUM BCM56440_B0_RXCHCFG_CHID_59r_ENUM
#define RXCHCFG_CHID_6r_ENUM BCM56440_B0_RXCHCFG_CHID_6r_ENUM
#define RXCHCFG_CHID_60r_ENUM BCM56440_B0_RXCHCFG_CHID_60r_ENUM
#define RXCHCFG_CHID_61r_ENUM BCM56440_B0_RXCHCFG_CHID_61r_ENUM
#define RXCHCFG_CHID_62r_ENUM BCM56440_B0_RXCHCFG_CHID_62r_ENUM
#define RXCHCFG_CHID_63r_ENUM BCM56440_B0_RXCHCFG_CHID_63r_ENUM
#define RXCHCFG_CHID_7r_ENUM BCM56440_B0_RXCHCFG_CHID_7r_ENUM
#define RXCHCFG_CHID_8r_ENUM BCM56440_B0_RXCHCFG_CHID_8r_ENUM
#define RXCHCFG_CHID_9r_ENUM BCM56440_B0_RXCHCFG_CHID_9r_ENUM
#define RXFIFO_STATr_ENUM BCM56440_B0_RXFIFO_STATr_ENUM
#define RXFILLTHr_ENUM BCM56440_B0_RXFILLTHr_ENUM
#define RXPFr_ENUM BCM56440_B0_RXPFr_ENUM
#define RXPPr_ENUM BCM56440_B0_RXPPr_ENUM
#define RXUDAr_ENUM BCM56440_B0_RXUDAr_ENUM
#define RXUOr_ENUM BCM56440_B0_RXUOr_ENUM
#define RXWSAr_ENUM BCM56440_B0_RXWSAr_ENUM
#define RX_DCB_ENUM BCM56440_B0_RX_DCB_ENUM
#define RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56440_B0_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56440_B0_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define RX_LLFC_CRC_COUNTERr_ENUM BCM56440_B0_RX_LLFC_CRC_COUNTERr_ENUM
#define RX_LLFC_LOG_COUNTERr_ENUM BCM56440_B0_RX_LLFC_LOG_COUNTERr_ENUM
#define RX_LLFC_PHY_COUNTERr_ENUM BCM56440_B0_RX_LLFC_PHY_COUNTERr_ENUM
#define RX_PAUSE_QUANTA_SCALEr_ENUM BCM56440_B0_RX_PAUSE_QUANTA_SCALEr_ENUM
#define SEVPMC1C1r_ENUM BCM56440_B0_SEVPMC1C1r_ENUM
#define SEVPMC1C2r_ENUM BCM56440_B0_SEVPMC1C2r_ENUM
#define SEVPMC2C1r_ENUM BCM56440_B0_SEVPMC2C1r_ENUM
#define SEVPMC2C2r_ENUM BCM56440_B0_SEVPMC2C2r_ENUM
#define SEVPMC3C1r_ENUM BCM56440_B0_SEVPMC3C1r_ENUM
#define SEVPMC3C2r_ENUM BCM56440_B0_SEVPMC3C2r_ENUM
#define SEVPMC4C1r_ENUM BCM56440_B0_SEVPMC4C1r_ENUM
#define SEVPMC4C2r_ENUM BCM56440_B0_SEVPMC4C2r_ENUM
#define SEVPMDH1r_ENUM BCM56440_B0_SEVPMDH1r_ENUM
#define SEVPMDH2r_ENUM BCM56440_B0_SEVPMDH2r_ENUM
#define SEVPMG1C1r_ENUM BCM56440_B0_SEVPMG1C1r_ENUM
#define SEVPMG1C2r_ENUM BCM56440_B0_SEVPMG1C2r_ENUM
#define SEVPMG2C1r_ENUM BCM56440_B0_SEVPMG2C1r_ENUM
#define SEVPMG2C2r_ENUM BCM56440_B0_SEVPMG2C2r_ENUM
#define SEVPMG3C1r_ENUM BCM56440_B0_SEVPMG3C1r_ENUM
#define SEVPMG3C2r_ENUM BCM56440_B0_SEVPMG3C2r_ENUM
#define SEVPMG4C1r_ENUM BCM56440_B0_SEVPMG4C1r_ENUM
#define SEVPMG4C2r_ENUM BCM56440_B0_SEVPMG4C2r_ENUM
#define SEVPMG5C1r_ENUM BCM56440_B0_SEVPMG5C1r_ENUM
#define SEVPMG5C2r_ENUM BCM56440_B0_SEVPMG5C2r_ENUM
#define SEVPMG6C1r_ENUM BCM56440_B0_SEVPMG6C1r_ENUM
#define SEVPMG6C2r_ENUM BCM56440_B0_SEVPMG6C2r_ENUM
#define SEVPMG7C1r_ENUM BCM56440_B0_SEVPMG7C1r_ENUM
#define SEVPMG7C2r_ENUM BCM56440_B0_SEVPMG7C2r_ENUM
#define SEVPMG8C1r_ENUM BCM56440_B0_SEVPMG8C1r_ENUM
#define SEVPMG8C2r_ENUM BCM56440_B0_SEVPMG8C2r_ENUM
#define SEVPMSP1r_ENUM BCM56440_B0_SEVPMSP1r_ENUM
#define SEVPMSP2r_ENUM BCM56440_B0_SEVPMSP2r_ENUM
#define SFD_OFFSETr_ENUM BCM56440_B0_SFD_OFFSETr_ENUM
#define SFLOW_EGR_RAND_SEEDr_ENUM BCM56440_B0_SFLOW_EGR_RAND_SEEDr_ENUM
#define SFLOW_EGR_THRESHOLDr_ENUM BCM56440_B0_SFLOW_EGR_THRESHOLDr_ENUM
#define SFLOW_ING_RAND_SEEDr_ENUM BCM56440_B0_SFLOW_ING_RAND_SEEDr_ENUM
#define SFLOW_ING_THRESHOLDr_ENUM BCM56440_B0_SFLOW_ING_THRESHOLDr_ENUM
#define SOFTWARE_BLOCKMAP_ENUM BCM56440_B0_SOFTWARE_BLOCKMAP_ENUM
#define SOME_RDI_DEFECT_STATUSr_ENUM BCM56440_B0_SOME_RDI_DEFECT_STATUSr_ENUM
#define SOME_RMEP_CCM_DEFECT_STATUSr_ENUM BCM56440_B0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM
#define SOURCE_MOD_PROXY_TABLEm_ENUM BCM56440_B0_SOURCE_MOD_PROXY_TABLEm_ENUM
#define SOURCE_TRUNK_MAP_MODBASEm_ENUM BCM56440_B0_SOURCE_TRUNK_MAP_MODBASEm_ENUM
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM BCM56440_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr_ENUM
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr_ENUM BCM56440_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr_ENUM
#define SOURCE_TRUNK_MAP_TABLEm_ENUM BCM56440_B0_SOURCE_TRUNK_MAP_TABLEm_ENUM
#define SOURCE_VPm_ENUM BCM56440_B0_SOURCE_VPm_ENUM
#define SOURCE_VP_PARITY_CONTROLr_ENUM BCM56440_B0_SOURCE_VP_PARITY_CONTROLr_ENUM
#define SOURCE_VP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SOURCE_VP_PARITY_STATUS_INTRr_ENUM
#define SOURCE_VP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_SOURCE_VP_PARITY_STATUS_NACKr_ENUM
#define SQFSUM1_TCID_0r_ENUM BCM56440_B0_SQFSUM1_TCID_0r_ENUM
#define SQFSUM1_TCID_1r_ENUM BCM56440_B0_SQFSUM1_TCID_1r_ENUM
#define SQFSUM1_TCID_10r_ENUM BCM56440_B0_SQFSUM1_TCID_10r_ENUM
#define SQFSUM1_TCID_11r_ENUM BCM56440_B0_SQFSUM1_TCID_11r_ENUM
#define SQFSUM1_TCID_12r_ENUM BCM56440_B0_SQFSUM1_TCID_12r_ENUM
#define SQFSUM1_TCID_13r_ENUM BCM56440_B0_SQFSUM1_TCID_13r_ENUM
#define SQFSUM1_TCID_14r_ENUM BCM56440_B0_SQFSUM1_TCID_14r_ENUM
#define SQFSUM1_TCID_15r_ENUM BCM56440_B0_SQFSUM1_TCID_15r_ENUM
#define SQFSUM1_TCID_2r_ENUM BCM56440_B0_SQFSUM1_TCID_2r_ENUM
#define SQFSUM1_TCID_3r_ENUM BCM56440_B0_SQFSUM1_TCID_3r_ENUM
#define SQFSUM1_TCID_4r_ENUM BCM56440_B0_SQFSUM1_TCID_4r_ENUM
#define SQFSUM1_TCID_5r_ENUM BCM56440_B0_SQFSUM1_TCID_5r_ENUM
#define SQFSUM1_TCID_6r_ENUM BCM56440_B0_SQFSUM1_TCID_6r_ENUM
#define SQFSUM1_TCID_7r_ENUM BCM56440_B0_SQFSUM1_TCID_7r_ENUM
#define SQFSUM1_TCID_8r_ENUM BCM56440_B0_SQFSUM1_TCID_8r_ENUM
#define SQFSUM1_TCID_9r_ENUM BCM56440_B0_SQFSUM1_TCID_9r_ENUM
#define SQFSUM2_TCID_0r_ENUM BCM56440_B0_SQFSUM2_TCID_0r_ENUM
#define SQFSUM2_TCID_1r_ENUM BCM56440_B0_SQFSUM2_TCID_1r_ENUM
#define SQFSUM2_TCID_10r_ENUM BCM56440_B0_SQFSUM2_TCID_10r_ENUM
#define SQFSUM2_TCID_11r_ENUM BCM56440_B0_SQFSUM2_TCID_11r_ENUM
#define SQFSUM2_TCID_12r_ENUM BCM56440_B0_SQFSUM2_TCID_12r_ENUM
#define SQFSUM2_TCID_13r_ENUM BCM56440_B0_SQFSUM2_TCID_13r_ENUM
#define SQFSUM2_TCID_14r_ENUM BCM56440_B0_SQFSUM2_TCID_14r_ENUM
#define SQFSUM2_TCID_15r_ENUM BCM56440_B0_SQFSUM2_TCID_15r_ENUM
#define SQFSUM2_TCID_2r_ENUM BCM56440_B0_SQFSUM2_TCID_2r_ENUM
#define SQFSUM2_TCID_3r_ENUM BCM56440_B0_SQFSUM2_TCID_3r_ENUM
#define SQFSUM2_TCID_4r_ENUM BCM56440_B0_SQFSUM2_TCID_4r_ENUM
#define SQFSUM2_TCID_5r_ENUM BCM56440_B0_SQFSUM2_TCID_5r_ENUM
#define SQFSUM2_TCID_6r_ENUM BCM56440_B0_SQFSUM2_TCID_6r_ENUM
#define SQFSUM2_TCID_7r_ENUM BCM56440_B0_SQFSUM2_TCID_7r_ENUM
#define SQFSUM2_TCID_8r_ENUM BCM56440_B0_SQFSUM2_TCID_8r_ENUM
#define SQFSUM2_TCID_9r_ENUM BCM56440_B0_SQFSUM2_TCID_9r_ENUM
#define SRC_MODID_EGRESSm_ENUM BCM56440_B0_SRC_MODID_EGRESSm_ENUM
#define SRC_MODID_EGRESS_PARITY_CONTROLr_ENUM BCM56440_B0_SRC_MODID_EGRESS_PARITY_CONTROLr_ENUM
#define SRC_MODID_EGRESS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SRC_MODID_EGRESS_PARITY_STATUS_INTRr_ENUM
#define SRC_MODID_EGRESS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_SRC_MODID_EGRESS_PARITY_STATUS_NACKr_ENUM
#define SRC_MODID_EGRESS_SELr_ENUM BCM56440_B0_SRC_MODID_EGRESS_SELr_ENUM
#define SRC_MODID_INGRESS_BLOCKm_ENUM BCM56440_B0_SRC_MODID_INGRESS_BLOCKm_ENUM
#define SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr_ENUM BCM56440_B0_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr_ENUM
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr_ENUM
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr_ENUM BCM56440_B0_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr_ENUM
#define SRC_TRUNK_ECC_CONTROLr_ENUM BCM56440_B0_SRC_TRUNK_ECC_CONTROLr_ENUM
#define SRC_TRUNK_ECC_STATUS_INTRr_ENUM BCM56440_B0_SRC_TRUNK_ECC_STATUS_INTRr_ENUM
#define SRC_TRUNK_ECC_STATUS_NACKr_ENUM BCM56440_B0_SRC_TRUNK_ECC_STATUS_NACKr_ENUM
#define START_BY_START_ERROR0_64r_ENUM BCM56440_B0_START_BY_START_ERROR0_64r_ENUM
#define STG_TABm_ENUM BCM56440_B0_STG_TABm_ENUM
#define STORM_CONTROL_METER_CONFIGr_ENUM BCM56440_B0_STORM_CONTROL_METER_CONFIGr_ENUM
#define STORM_CONTROL_METER_MAPPINGr_ENUM BCM56440_B0_STORM_CONTROL_METER_MAPPINGr_ENUM
#define STSOSPER1_SI_0r_ENUM BCM56440_B0_STSOSPER1_SI_0r_ENUM
#define STSOSPER1_SI_1r_ENUM BCM56440_B0_STSOSPER1_SI_1r_ENUM
#define STSOSPER2_SI_0r_ENUM BCM56440_B0_STSOSPER2_SI_0r_ENUM
#define STSOSPER2_SI_1r_ENUM BCM56440_B0_STSOSPER2_SI_1r_ENUM
#define SVM_MACROFLOW_INDEX_TABLEm_ENUM BCM56440_B0_SVM_MACROFLOW_INDEX_TABLEm_ENUM
#define SVM_METER_TABLEm_ENUM BCM56440_B0_SVM_METER_TABLEm_ENUM
#define SVM_OFFSET_TABLEm_ENUM BCM56440_B0_SVM_OFFSET_TABLEm_ENUM
#define SVM_POLICY_TABLEm_ENUM BCM56440_B0_SVM_POLICY_TABLEm_ENUM
#define SW1_RAM_DBGCTRLr_ENUM BCM56440_B0_SW1_RAM_DBGCTRLr_ENUM
#define SW1_RAM_DBGCTRL_2r_ENUM BCM56440_B0_SW1_RAM_DBGCTRL_2r_ENUM
#define SW2_EOP_BUFFER_A_PARITY_CONTROLr_ENUM BCM56440_B0_SW2_EOP_BUFFER_A_PARITY_CONTROLr_ENUM
#define SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr_ENUM
#define SW2_EOP_BUFFER_B_PARITY_CONTROLr_ENUM BCM56440_B0_SW2_EOP_BUFFER_B_PARITY_CONTROLr_ENUM
#define SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr_ENUM
#define SW2_FP_DST_ACTION_CONTROLr_ENUM BCM56440_B0_SW2_FP_DST_ACTION_CONTROLr_ENUM
#define SW2_HW_CONTROLr_ENUM BCM56440_B0_SW2_HW_CONTROLr_ENUM
#define SW2_RAM_CONTROL_0r_ENUM BCM56440_B0_SW2_RAM_CONTROL_0r_ENUM
#define SW2_RAM_CONTROL_1r_ENUM BCM56440_B0_SW2_RAM_CONTROL_1r_ENUM
#define SW2_RAM_CONTROL_2r_ENUM BCM56440_B0_SW2_RAM_CONTROL_2r_ENUM
#define SW2_RAM_CONTROL_3r_ENUM BCM56440_B0_SW2_RAM_CONTROL_3r_ENUM
#define SW2_RAM_CONTROL_4r_ENUM BCM56440_B0_SW2_RAM_CONTROL_4r_ENUM
#define SW2_RAM_CONTROL_6r_ENUM BCM56440_B0_SW2_RAM_CONTROL_6r_ENUM
#define SW2_RAM_CONTROL_7r_ENUM BCM56440_B0_SW2_RAM_CONTROL_7r_ENUM
#define SW2_RAM_CONTROL_8r_ENUM BCM56440_B0_SW2_RAM_CONTROL_8r_ENUM
#define SYSBRG1_SI_0r_ENUM BCM56440_B0_SYSBRG1_SI_0r_ENUM
#define SYSBRG1_SI_1r_ENUM BCM56440_B0_SYSBRG1_SI_1r_ENUM
#define SYSBRG2_SI_0r_ENUM BCM56440_B0_SYSBRG2_SI_0r_ENUM
#define SYSBRG2_SI_1r_ENUM BCM56440_B0_SYSBRG2_SI_1r_ENUM
#define SYSCLKCFG1_SI_0r_ENUM BCM56440_B0_SYSCLKCFG1_SI_0r_ENUM
#define SYSCLKCFG1_SI_1r_ENUM BCM56440_B0_SYSCLKCFG1_SI_1r_ENUM
#define SYSCLKCFG2_SI_0r_ENUM BCM56440_B0_SYSCLKCFG2_SI_0r_ENUM
#define SYSCLKCFG2_SI_1r_ENUM BCM56440_B0_SYSCLKCFG2_SI_1r_ENUM
#define SYSCLTS1_SI_0r_ENUM BCM56440_B0_SYSCLTS1_SI_0r_ENUM
#define SYSCLTS1_SI_1r_ENUM BCM56440_B0_SYSCLTS1_SI_1r_ENUM
#define SYSCLTS2_SI_0r_ENUM BCM56440_B0_SYSCLTS2_SI_0r_ENUM
#define SYSCLTS2_SI_1r_ENUM BCM56440_B0_SYSCLTS2_SI_1r_ENUM
#define SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM BCM56440_B0_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr_ENUM
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr_ENUM BCM56440_B0_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr_ENUM
#define SYSTEM_CONFIG_PARITY_CONTROLr_ENUM BCM56440_B0_SYSTEM_CONFIG_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_PARITY_STATUS_INTRr_ENUM BCM56440_B0_SYSTEM_CONFIG_PARITY_STATUS_INTRr_ENUM
#define SYSTEM_CONFIG_PARITY_STATUS_NACKr_ENUM BCM56440_B0_SYSTEM_CONFIG_PARITY_STATUS_NACKr_ENUM
#define SYSTEM_CONFIG_TABLEm_ENUM BCM56440_B0_SYSTEM_CONFIG_TABLEm_ENUM
#define SYSTEM_CONFIG_TABLE_MODBASEm_ENUM BCM56440_B0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM
#define SYSTSO1_SI_0r_ENUM BCM56440_B0_SYSTSO1_SI_0r_ENUM
#define SYSTSO1_SI_1r_ENUM BCM56440_B0_SYSTSO1_SI_1r_ENUM
#define SYSTSO2_SI_0r_ENUM BCM56440_B0_SYSTSO2_SI_0r_ENUM
#define SYSTSO2_SI_1r_ENUM BCM56440_B0_SYSTSO2_SI_1r_ENUM
#define SYSTSOFPH_SI_0r_ENUM BCM56440_B0_SYSTSOFPH_SI_0r_ENUM
#define SYSTSOFPH_SI_1r_ENUM BCM56440_B0_SYSTSOFPH_SI_1r_ENUM
#define SYS_MAC_COUNTr_ENUM BCM56440_B0_SYS_MAC_COUNTr_ENUM
#define SYS_MAC_LIMIT_CONTROLr_ENUM BCM56440_B0_SYS_MAC_LIMIT_CONTROLr_ENUM
#define T1023r_ENUM BCM56440_B0_T1023r_ENUM
#define T127r_ENUM BCM56440_B0_T127r_ENUM
#define T1518r_ENUM BCM56440_B0_T1518r_ENUM
#define T16383r_ENUM BCM56440_B0_T16383r_ENUM
#define T2047r_ENUM BCM56440_B0_T2047r_ENUM
#define T255r_ENUM BCM56440_B0_T255r_ENUM
#define T4095r_ENUM BCM56440_B0_T4095r_ENUM
#define T511r_ENUM BCM56440_B0_T511r_ENUM
#define T64r_ENUM BCM56440_B0_T64r_ENUM
#define T9216r_ENUM BCM56440_B0_T9216r_ENUM
#define TAG_0r_ENUM BCM56440_B0_TAG_0r_ENUM
#define TAG_1r_ENUM BCM56440_B0_TAG_1r_ENUM
#define TBCAr_ENUM BCM56440_B0_TBCAr_ENUM
#define TBYTr_ENUM BCM56440_B0_TBYTr_ENUM
#define TCP_FNm_ENUM BCM56440_B0_TCP_FNm_ENUM
#define TDACTr_ENUM BCM56440_B0_TDACTr_ENUM
#define TDBGC0r_ENUM BCM56440_B0_TDBGC0r_ENUM
#define TDBGC0_SELECTr_ENUM BCM56440_B0_TDBGC0_SELECTr_ENUM
#define TDBGC1r_ENUM BCM56440_B0_TDBGC1r_ENUM
#define TDBGC10r_ENUM BCM56440_B0_TDBGC10r_ENUM
#define TDBGC10_SELECTr_ENUM BCM56440_B0_TDBGC10_SELECTr_ENUM
#define TDBGC11r_ENUM BCM56440_B0_TDBGC11r_ENUM
#define TDBGC11_SELECTr_ENUM BCM56440_B0_TDBGC11_SELECTr_ENUM
#define TDBGC1_SELECTr_ENUM BCM56440_B0_TDBGC1_SELECTr_ENUM
#define TDBGC2r_ENUM BCM56440_B0_TDBGC2r_ENUM
#define TDBGC2_SELECTr_ENUM BCM56440_B0_TDBGC2_SELECTr_ENUM
#define TDBGC3r_ENUM BCM56440_B0_TDBGC3r_ENUM
#define TDBGC3_SELECTr_ENUM BCM56440_B0_TDBGC3_SELECTr_ENUM
#define TDBGC4r_ENUM BCM56440_B0_TDBGC4r_ENUM
#define TDBGC4_SELECTr_ENUM BCM56440_B0_TDBGC4_SELECTr_ENUM
#define TDBGC5r_ENUM BCM56440_B0_TDBGC5r_ENUM
#define TDBGC5_SELECTr_ENUM BCM56440_B0_TDBGC5_SELECTr_ENUM
#define TDBGC6r_ENUM BCM56440_B0_TDBGC6r_ENUM
#define TDBGC6_SELECTr_ENUM BCM56440_B0_TDBGC6_SELECTr_ENUM
#define TDBGC7r_ENUM BCM56440_B0_TDBGC7r_ENUM
#define TDBGC7_SELECTr_ENUM BCM56440_B0_TDBGC7_SELECTr_ENUM
#define TDBGC8r_ENUM BCM56440_B0_TDBGC8r_ENUM
#define TDBGC8_SELECTr_ENUM BCM56440_B0_TDBGC8_SELECTr_ENUM
#define TDBGC9r_ENUM BCM56440_B0_TDBGC9r_ENUM
#define TDBGC9_SELECTr_ENUM BCM56440_B0_TDBGC9_SELECTr_ENUM
#define TDFRr_ENUM BCM56440_B0_TDFRr_ENUM
#define TDVLNr_ENUM BCM56440_B0_TDVLNr_ENUM
#define TECMUX1r_ENUM BCM56440_B0_TECMUX1r_ENUM
#define TECMUX2r_ENUM BCM56440_B0_TECMUX2r_ENUM
#define TEDFr_ENUM BCM56440_B0_TEDFr_ENUM
#define TEPCFG_CID_0r_ENUM BCM56440_B0_TEPCFG_CID_0r_ENUM
#define TEPCFG_CID_1r_ENUM BCM56440_B0_TEPCFG_CID_1r_ENUM
#define TEPCFG_CID_10r_ENUM BCM56440_B0_TEPCFG_CID_10r_ENUM
#define TEPCFG_CID_11r_ENUM BCM56440_B0_TEPCFG_CID_11r_ENUM
#define TEPCFG_CID_12r_ENUM BCM56440_B0_TEPCFG_CID_12r_ENUM
#define TEPCFG_CID_13r_ENUM BCM56440_B0_TEPCFG_CID_13r_ENUM
#define TEPCFG_CID_14r_ENUM BCM56440_B0_TEPCFG_CID_14r_ENUM
#define TEPCFG_CID_15r_ENUM BCM56440_B0_TEPCFG_CID_15r_ENUM
#define TEPCFG_CID_2r_ENUM BCM56440_B0_TEPCFG_CID_2r_ENUM
#define TEPCFG_CID_3r_ENUM BCM56440_B0_TEPCFG_CID_3r_ENUM
#define TEPCFG_CID_4r_ENUM BCM56440_B0_TEPCFG_CID_4r_ENUM
#define TEPCFG_CID_5r_ENUM BCM56440_B0_TEPCFG_CID_5r_ENUM
#define TEPCFG_CID_6r_ENUM BCM56440_B0_TEPCFG_CID_6r_ENUM
#define TEPCFG_CID_7r_ENUM BCM56440_B0_TEPCFG_CID_7r_ENUM
#define TEPCFG_CID_8r_ENUM BCM56440_B0_TEPCFG_CID_8r_ENUM
#define TEPCFG_CID_9r_ENUM BCM56440_B0_TEPCFG_CID_9r_ENUM
#define TERRr_ENUM BCM56440_B0_TERRr_ENUM
#define TFCSr_ENUM BCM56440_B0_TFCSr_ENUM
#define TFRGr_ENUM BCM56440_B0_TFRGr_ENUM
#define THDIEMA_BUFFER_CELL_LIMIT_SPr_ENUM BCM56440_B0_THDIEMA_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56440_B0_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56440_B0_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIEMA_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56440_B0_THDIEMA_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56440_B0_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIEMA_COLOR_AWAREr_ENUM BCM56440_B0_THDIEMA_COLOR_AWAREr_ENUM
#define THDIEMA_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56440_B0_THDIEMA_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIEMA_GLOBAL_HDRM_COUNTr_ENUM BCM56440_B0_THDIEMA_GLOBAL_HDRM_COUNTr_ENUM
#define THDIEMA_GLOBAL_HDRM_LIMITr_ENUM BCM56440_B0_THDIEMA_GLOBAL_HDRM_LIMITr_ENUM
#define THDIEMA_INPUT_PORT_RX_ENABLE0_64r_ENUM BCM56440_B0_THDIEMA_INPUT_PORT_RX_ENABLE0_64r_ENUM
#define THDIEMA_INPUT_PORT_RX_ENABLE1_64r_ENUM BCM56440_B0_THDIEMA_INPUT_PORT_RX_ENABLE1_64r_ENUM
#define THDIEMA_MEMORY_TM_0r_ENUM BCM56440_B0_THDIEMA_MEMORY_TM_0r_ENUM
#define THDIEMA_MEMORY_TM_1r_ENUM BCM56440_B0_THDIEMA_MEMORY_TM_1r_ENUM
#define THDIEMA_PARITY_ERROR_COUNTERr_ENUM BCM56440_B0_THDIEMA_PARITY_ERROR_COUNTERr_ENUM
#define THDIEMA_PARITY_ERROR_STATUS_0r_ENUM BCM56440_B0_THDIEMA_PARITY_ERROR_STATUS_0r_ENUM
#define THDIEMA_PARITY_ERROR_STATUS_1r_ENUM BCM56440_B0_THDIEMA_PARITY_ERROR_STATUS_1r_ENUM
#define THDIEMA_PG_GBL_HDRM_COUNTr_ENUM BCM56440_B0_THDIEMA_PG_GBL_HDRM_COUNTr_ENUM
#define THDIEMA_PG_HDRM_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_PG_HDRM_COUNT_CELLr_ENUM
#define THDIEMA_PG_HDRM_LIMIT_CELLr_ENUM BCM56440_B0_THDIEMA_PG_HDRM_LIMIT_CELLr_ENUM
#define THDIEMA_PG_MIN_CELLr_ENUM BCM56440_B0_THDIEMA_PG_MIN_CELLr_ENUM
#define THDIEMA_PG_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_PG_MIN_COUNT_CELLr_ENUM
#define THDIEMA_PG_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_PG_PORT_MIN_COUNT_CELLr_ENUM
#define THDIEMA_PG_RESET_FLOOR_CELLr_ENUM BCM56440_B0_THDIEMA_PG_RESET_FLOOR_CELLr_ENUM
#define THDIEMA_PG_RESET_OFFSET_CELLr_ENUM BCM56440_B0_THDIEMA_PG_RESET_OFFSET_CELLr_ENUM
#define THDIEMA_PG_RESET_VALUE_CELLr_ENUM BCM56440_B0_THDIEMA_PG_RESET_VALUE_CELLr_ENUM
#define THDIEMA_PG_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_PG_SHARED_COUNT_CELLr_ENUM
#define THDIEMA_PG_SHARED_LIMIT_CELLr_ENUM BCM56440_B0_THDIEMA_PG_SHARED_LIMIT_CELLr_ENUM
#define THDIEMA_POOL_DROP_STATEr_ENUM BCM56440_B0_THDIEMA_POOL_DROP_STATEr_ENUM
#define THDIEMA_PORT_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_PORT_COUNT_CELLr_ENUM
#define THDIEMA_PORT_FC_STATUSr_ENUM BCM56440_B0_THDIEMA_PORT_FC_STATUSr_ENUM
#define THDIEMA_PORT_LIMIT_STATE_0r_ENUM BCM56440_B0_THDIEMA_PORT_LIMIT_STATE_0r_ENUM
#define THDIEMA_PORT_LIMIT_STATE_1r_ENUM BCM56440_B0_THDIEMA_PORT_LIMIT_STATE_1r_ENUM
#define THDIEMA_PORT_MAX_PKT_SIZEr_ENUM BCM56440_B0_THDIEMA_PORT_MAX_PKT_SIZEr_ENUM
#define THDIEMA_PORT_MAX_SHARED_CELLr_ENUM BCM56440_B0_THDIEMA_PORT_MAX_SHARED_CELLr_ENUM
#define THDIEMA_PORT_MIN_CELLr_ENUM BCM56440_B0_THDIEMA_PORT_MIN_CELLr_ENUM
#define THDIEMA_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_PORT_MIN_COUNT_CELLr_ENUM
#define THDIEMA_PORT_MIN_PG_ENABLEr_ENUM BCM56440_B0_THDIEMA_PORT_MIN_PG_ENABLEr_ENUM
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE0r_ENUM BCM56440_B0_THDIEMA_PORT_OVQ_PAUSE_ENABLE0r_ENUM
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE1r_ENUM BCM56440_B0_THDIEMA_PORT_OVQ_PAUSE_ENABLE1r_ENUM
#define THDIEMA_PORT_PAUSE_ENABLE0_64r_ENUM BCM56440_B0_THDIEMA_PORT_PAUSE_ENABLE0_64r_ENUM
#define THDIEMA_PORT_PAUSE_ENABLE1_64r_ENUM BCM56440_B0_THDIEMA_PORT_PAUSE_ENABLE1_64r_ENUM
#define THDIEMA_PORT_PG_SPIDr_ENUM BCM56440_B0_THDIEMA_PORT_PG_SPIDr_ENUM
#define THDIEMA_PORT_PRI_GRP0r_ENUM BCM56440_B0_THDIEMA_PORT_PRI_GRP0r_ENUM
#define THDIEMA_PORT_PRI_GRP1r_ENUM BCM56440_B0_THDIEMA_PORT_PRI_GRP1r_ENUM
#define THDIEMA_PORT_PRI_XON_ENABLEr_ENUM BCM56440_B0_THDIEMA_PORT_PRI_XON_ENABLEr_ENUM
#define THDIEMA_PORT_RESUME_LIMIT_CELLr_ENUM BCM56440_B0_THDIEMA_PORT_RESUME_LIMIT_CELLr_ENUM
#define THDIEMA_PORT_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIEMA_PORT_SHARED_MAX_PG_ENABLEr_ENUM BCM56440_B0_THDIEMA_PORT_SHARED_MAX_PG_ENABLEr_ENUM
#define THDIEMA_THDI_BYPASSr_ENUM BCM56440_B0_THDIEMA_THDI_BYPASSr_ENUM
#define THDIEMA_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56440_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56440_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56440_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIEMA_USE_SP_SHAREDr_ENUM BCM56440_B0_THDIEMA_USE_SP_SHAREDr_ENUM
#define THDIEXT_BUFFER_CELL_LIMIT_SPr_ENUM BCM56440_B0_THDIEXT_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56440_B0_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56440_B0_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIEXT_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56440_B0_THDIEXT_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56440_B0_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIEXT_COLOR_AWAREr_ENUM BCM56440_B0_THDIEXT_COLOR_AWAREr_ENUM
#define THDIEXT_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56440_B0_THDIEXT_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIEXT_GLOBAL_HDRM_COUNTr_ENUM BCM56440_B0_THDIEXT_GLOBAL_HDRM_COUNTr_ENUM
#define THDIEXT_GLOBAL_HDRM_LIMITr_ENUM BCM56440_B0_THDIEXT_GLOBAL_HDRM_LIMITr_ENUM
#define THDIEXT_INPUT_PORT_RX_ENABLE0_64r_ENUM BCM56440_B0_THDIEXT_INPUT_PORT_RX_ENABLE0_64r_ENUM
#define THDIEXT_INPUT_PORT_RX_ENABLE1_64r_ENUM BCM56440_B0_THDIEXT_INPUT_PORT_RX_ENABLE1_64r_ENUM
#define THDIEXT_MEMORY_TM_0r_ENUM BCM56440_B0_THDIEXT_MEMORY_TM_0r_ENUM
#define THDIEXT_MEMORY_TM_1r_ENUM BCM56440_B0_THDIEXT_MEMORY_TM_1r_ENUM
#define THDIEXT_PARITY_ERROR_COUNTERr_ENUM BCM56440_B0_THDIEXT_PARITY_ERROR_COUNTERr_ENUM
#define THDIEXT_PARITY_ERROR_STATUS_0r_ENUM BCM56440_B0_THDIEXT_PARITY_ERROR_STATUS_0r_ENUM
#define THDIEXT_PARITY_ERROR_STATUS_1r_ENUM BCM56440_B0_THDIEXT_PARITY_ERROR_STATUS_1r_ENUM
#define THDIEXT_PG_GBL_HDRM_COUNTr_ENUM BCM56440_B0_THDIEXT_PG_GBL_HDRM_COUNTr_ENUM
#define THDIEXT_PG_HDRM_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_PG_HDRM_COUNT_CELLr_ENUM
#define THDIEXT_PG_HDRM_LIMIT_CELLr_ENUM BCM56440_B0_THDIEXT_PG_HDRM_LIMIT_CELLr_ENUM
#define THDIEXT_PG_MIN_CELLr_ENUM BCM56440_B0_THDIEXT_PG_MIN_CELLr_ENUM
#define THDIEXT_PG_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_PG_MIN_COUNT_CELLr_ENUM
#define THDIEXT_PG_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_PG_PORT_MIN_COUNT_CELLr_ENUM
#define THDIEXT_PG_RESET_FLOOR_CELLr_ENUM BCM56440_B0_THDIEXT_PG_RESET_FLOOR_CELLr_ENUM
#define THDIEXT_PG_RESET_OFFSET_CELLr_ENUM BCM56440_B0_THDIEXT_PG_RESET_OFFSET_CELLr_ENUM
#define THDIEXT_PG_RESET_VALUE_CELLr_ENUM BCM56440_B0_THDIEXT_PG_RESET_VALUE_CELLr_ENUM
#define THDIEXT_PG_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_PG_SHARED_COUNT_CELLr_ENUM
#define THDIEXT_PG_SHARED_LIMIT_CELLr_ENUM BCM56440_B0_THDIEXT_PG_SHARED_LIMIT_CELLr_ENUM
#define THDIEXT_POOL_DROP_STATEr_ENUM BCM56440_B0_THDIEXT_POOL_DROP_STATEr_ENUM
#define THDIEXT_PORT_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_PORT_COUNT_CELLr_ENUM
#define THDIEXT_PORT_FC_STATUSr_ENUM BCM56440_B0_THDIEXT_PORT_FC_STATUSr_ENUM
#define THDIEXT_PORT_LIMIT_STATE_0r_ENUM BCM56440_B0_THDIEXT_PORT_LIMIT_STATE_0r_ENUM
#define THDIEXT_PORT_LIMIT_STATE_1r_ENUM BCM56440_B0_THDIEXT_PORT_LIMIT_STATE_1r_ENUM
#define THDIEXT_PORT_MAX_PKT_SIZEr_ENUM BCM56440_B0_THDIEXT_PORT_MAX_PKT_SIZEr_ENUM
#define THDIEXT_PORT_MAX_SHARED_CELLr_ENUM BCM56440_B0_THDIEXT_PORT_MAX_SHARED_CELLr_ENUM
#define THDIEXT_PORT_MIN_CELLr_ENUM BCM56440_B0_THDIEXT_PORT_MIN_CELLr_ENUM
#define THDIEXT_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_PORT_MIN_COUNT_CELLr_ENUM
#define THDIEXT_PORT_MIN_PG_ENABLEr_ENUM BCM56440_B0_THDIEXT_PORT_MIN_PG_ENABLEr_ENUM
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE0r_ENUM BCM56440_B0_THDIEXT_PORT_OVQ_PAUSE_ENABLE0r_ENUM
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE1r_ENUM BCM56440_B0_THDIEXT_PORT_OVQ_PAUSE_ENABLE1r_ENUM
#define THDIEXT_PORT_PAUSE_ENABLE0_64r_ENUM BCM56440_B0_THDIEXT_PORT_PAUSE_ENABLE0_64r_ENUM
#define THDIEXT_PORT_PAUSE_ENABLE1_64r_ENUM BCM56440_B0_THDIEXT_PORT_PAUSE_ENABLE1_64r_ENUM
#define THDIEXT_PORT_PG_SPIDr_ENUM BCM56440_B0_THDIEXT_PORT_PG_SPIDr_ENUM
#define THDIEXT_PORT_PRI_GRP0r_ENUM BCM56440_B0_THDIEXT_PORT_PRI_GRP0r_ENUM
#define THDIEXT_PORT_PRI_GRP1r_ENUM BCM56440_B0_THDIEXT_PORT_PRI_GRP1r_ENUM
#define THDIEXT_PORT_PRI_XON_ENABLEr_ENUM BCM56440_B0_THDIEXT_PORT_PRI_XON_ENABLEr_ENUM
#define THDIEXT_PORT_RESUME_LIMIT_CELLr_ENUM BCM56440_B0_THDIEXT_PORT_RESUME_LIMIT_CELLr_ENUM
#define THDIEXT_PORT_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIEXT_PORT_SHARED_MAX_PG_ENABLEr_ENUM BCM56440_B0_THDIEXT_PORT_SHARED_MAX_PG_ENABLEr_ENUM
#define THDIEXT_THDI_BYPASSr_ENUM BCM56440_B0_THDIEXT_THDI_BYPASSr_ENUM
#define THDIEXT_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56440_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56440_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56440_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIEXT_USE_SP_SHAREDr_ENUM BCM56440_B0_THDIEXT_USE_SP_SHAREDr_ENUM
#define THDIQEN_BUFFER_CELL_LIMIT_SPr_ENUM BCM56440_B0_THDIQEN_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56440_B0_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56440_B0_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIQEN_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56440_B0_THDIQEN_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56440_B0_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIQEN_COLOR_AWAREr_ENUM BCM56440_B0_THDIQEN_COLOR_AWAREr_ENUM
#define THDIQEN_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56440_B0_THDIQEN_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIQEN_GLOBAL_HDRM_COUNTr_ENUM BCM56440_B0_THDIQEN_GLOBAL_HDRM_COUNTr_ENUM
#define THDIQEN_GLOBAL_HDRM_LIMITr_ENUM BCM56440_B0_THDIQEN_GLOBAL_HDRM_LIMITr_ENUM
#define THDIQEN_INPUT_PORT_RX_ENABLE0_64r_ENUM BCM56440_B0_THDIQEN_INPUT_PORT_RX_ENABLE0_64r_ENUM
#define THDIQEN_INPUT_PORT_RX_ENABLE1_64r_ENUM BCM56440_B0_THDIQEN_INPUT_PORT_RX_ENABLE1_64r_ENUM
#define THDIQEN_MEMORY_TM_0r_ENUM BCM56440_B0_THDIQEN_MEMORY_TM_0r_ENUM
#define THDIQEN_MEMORY_TM_1r_ENUM BCM56440_B0_THDIQEN_MEMORY_TM_1r_ENUM
#define THDIQEN_PARITY_ERROR_COUNTERr_ENUM BCM56440_B0_THDIQEN_PARITY_ERROR_COUNTERr_ENUM
#define THDIQEN_PARITY_ERROR_STATUS_0r_ENUM BCM56440_B0_THDIQEN_PARITY_ERROR_STATUS_0r_ENUM
#define THDIQEN_PARITY_ERROR_STATUS_1r_ENUM BCM56440_B0_THDIQEN_PARITY_ERROR_STATUS_1r_ENUM
#define THDIQEN_PG_GBL_HDRM_COUNTr_ENUM BCM56440_B0_THDIQEN_PG_GBL_HDRM_COUNTr_ENUM
#define THDIQEN_PG_HDRM_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_PG_HDRM_COUNT_CELLr_ENUM
#define THDIQEN_PG_HDRM_LIMIT_CELLr_ENUM BCM56440_B0_THDIQEN_PG_HDRM_LIMIT_CELLr_ENUM
#define THDIQEN_PG_MIN_CELLr_ENUM BCM56440_B0_THDIQEN_PG_MIN_CELLr_ENUM
#define THDIQEN_PG_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_PG_MIN_COUNT_CELLr_ENUM
#define THDIQEN_PG_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_PG_PORT_MIN_COUNT_CELLr_ENUM
#define THDIQEN_PG_RESET_FLOOR_CELLr_ENUM BCM56440_B0_THDIQEN_PG_RESET_FLOOR_CELLr_ENUM
#define THDIQEN_PG_RESET_OFFSET_CELLr_ENUM BCM56440_B0_THDIQEN_PG_RESET_OFFSET_CELLr_ENUM
#define THDIQEN_PG_RESET_VALUE_CELLr_ENUM BCM56440_B0_THDIQEN_PG_RESET_VALUE_CELLr_ENUM
#define THDIQEN_PG_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_PG_SHARED_COUNT_CELLr_ENUM
#define THDIQEN_PG_SHARED_LIMIT_CELLr_ENUM BCM56440_B0_THDIQEN_PG_SHARED_LIMIT_CELLr_ENUM
#define THDIQEN_POOL_DROP_STATEr_ENUM BCM56440_B0_THDIQEN_POOL_DROP_STATEr_ENUM
#define THDIQEN_PORT_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_PORT_COUNT_CELLr_ENUM
#define THDIQEN_PORT_FC_STATUSr_ENUM BCM56440_B0_THDIQEN_PORT_FC_STATUSr_ENUM
#define THDIQEN_PORT_LIMIT_STATE_0r_ENUM BCM56440_B0_THDIQEN_PORT_LIMIT_STATE_0r_ENUM
#define THDIQEN_PORT_LIMIT_STATE_1r_ENUM BCM56440_B0_THDIQEN_PORT_LIMIT_STATE_1r_ENUM
#define THDIQEN_PORT_MAX_PKT_SIZEr_ENUM BCM56440_B0_THDIQEN_PORT_MAX_PKT_SIZEr_ENUM
#define THDIQEN_PORT_MAX_SHARED_CELLr_ENUM BCM56440_B0_THDIQEN_PORT_MAX_SHARED_CELLr_ENUM
#define THDIQEN_PORT_MIN_CELLr_ENUM BCM56440_B0_THDIQEN_PORT_MIN_CELLr_ENUM
#define THDIQEN_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_PORT_MIN_COUNT_CELLr_ENUM
#define THDIQEN_PORT_MIN_PG_ENABLEr_ENUM BCM56440_B0_THDIQEN_PORT_MIN_PG_ENABLEr_ENUM
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE0r_ENUM BCM56440_B0_THDIQEN_PORT_OVQ_PAUSE_ENABLE0r_ENUM
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE1r_ENUM BCM56440_B0_THDIQEN_PORT_OVQ_PAUSE_ENABLE1r_ENUM
#define THDIQEN_PORT_PAUSE_ENABLE0_64r_ENUM BCM56440_B0_THDIQEN_PORT_PAUSE_ENABLE0_64r_ENUM
#define THDIQEN_PORT_PAUSE_ENABLE1_64r_ENUM BCM56440_B0_THDIQEN_PORT_PAUSE_ENABLE1_64r_ENUM
#define THDIQEN_PORT_PG_SPIDr_ENUM BCM56440_B0_THDIQEN_PORT_PG_SPIDr_ENUM
#define THDIQEN_PORT_PRI_GRP0r_ENUM BCM56440_B0_THDIQEN_PORT_PRI_GRP0r_ENUM
#define THDIQEN_PORT_PRI_GRP1r_ENUM BCM56440_B0_THDIQEN_PORT_PRI_GRP1r_ENUM
#define THDIQEN_PORT_PRI_XON_ENABLEr_ENUM BCM56440_B0_THDIQEN_PORT_PRI_XON_ENABLEr_ENUM
#define THDIQEN_PORT_RESUME_LIMIT_CELLr_ENUM BCM56440_B0_THDIQEN_PORT_RESUME_LIMIT_CELLr_ENUM
#define THDIQEN_PORT_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIQEN_PORT_SHARED_MAX_PG_ENABLEr_ENUM BCM56440_B0_THDIQEN_PORT_SHARED_MAX_PG_ENABLEr_ENUM
#define THDIQEN_THDI_BYPASSr_ENUM BCM56440_B0_THDIQEN_THDI_BYPASSr_ENUM
#define THDIQEN_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56440_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56440_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56440_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIQEN_USE_SP_SHAREDr_ENUM BCM56440_B0_THDIQEN_USE_SP_SHAREDr_ENUM
#define THDIRQE_BUFFER_CELL_LIMIT_SPr_ENUM BCM56440_B0_THDIRQE_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56440_B0_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56440_B0_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIRQE_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56440_B0_THDIRQE_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56440_B0_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIRQE_COLOR_AWAREr_ENUM BCM56440_B0_THDIRQE_COLOR_AWAREr_ENUM
#define THDIRQE_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56440_B0_THDIRQE_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIRQE_GLOBAL_HDRM_COUNTr_ENUM BCM56440_B0_THDIRQE_GLOBAL_HDRM_COUNTr_ENUM
#define THDIRQE_GLOBAL_HDRM_LIMITr_ENUM BCM56440_B0_THDIRQE_GLOBAL_HDRM_LIMITr_ENUM
#define THDIRQE_INPUT_PORT_RX_ENABLE0_64r_ENUM BCM56440_B0_THDIRQE_INPUT_PORT_RX_ENABLE0_64r_ENUM
#define THDIRQE_INPUT_PORT_RX_ENABLE1_64r_ENUM BCM56440_B0_THDIRQE_INPUT_PORT_RX_ENABLE1_64r_ENUM
#define THDIRQE_MEMORY_TM_0r_ENUM BCM56440_B0_THDIRQE_MEMORY_TM_0r_ENUM
#define THDIRQE_MEMORY_TM_1r_ENUM BCM56440_B0_THDIRQE_MEMORY_TM_1r_ENUM
#define THDIRQE_PARITY_ERROR_COUNTERr_ENUM BCM56440_B0_THDIRQE_PARITY_ERROR_COUNTERr_ENUM
#define THDIRQE_PARITY_ERROR_STATUS_0r_ENUM BCM56440_B0_THDIRQE_PARITY_ERROR_STATUS_0r_ENUM
#define THDIRQE_PARITY_ERROR_STATUS_1r_ENUM BCM56440_B0_THDIRQE_PARITY_ERROR_STATUS_1r_ENUM
#define THDIRQE_PG_GBL_HDRM_COUNTr_ENUM BCM56440_B0_THDIRQE_PG_GBL_HDRM_COUNTr_ENUM
#define THDIRQE_PG_HDRM_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_PG_HDRM_COUNT_CELLr_ENUM
#define THDIRQE_PG_HDRM_LIMIT_CELLr_ENUM BCM56440_B0_THDIRQE_PG_HDRM_LIMIT_CELLr_ENUM
#define THDIRQE_PG_MIN_CELLr_ENUM BCM56440_B0_THDIRQE_PG_MIN_CELLr_ENUM
#define THDIRQE_PG_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_PG_MIN_COUNT_CELLr_ENUM
#define THDIRQE_PG_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_PG_PORT_MIN_COUNT_CELLr_ENUM
#define THDIRQE_PG_RESET_FLOOR_CELLr_ENUM BCM56440_B0_THDIRQE_PG_RESET_FLOOR_CELLr_ENUM
#define THDIRQE_PG_RESET_OFFSET_CELLr_ENUM BCM56440_B0_THDIRQE_PG_RESET_OFFSET_CELLr_ENUM
#define THDIRQE_PG_RESET_VALUE_CELLr_ENUM BCM56440_B0_THDIRQE_PG_RESET_VALUE_CELLr_ENUM
#define THDIRQE_PG_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_PG_SHARED_COUNT_CELLr_ENUM
#define THDIRQE_PG_SHARED_LIMIT_CELLr_ENUM BCM56440_B0_THDIRQE_PG_SHARED_LIMIT_CELLr_ENUM
#define THDIRQE_POOL_DROP_STATEr_ENUM BCM56440_B0_THDIRQE_POOL_DROP_STATEr_ENUM
#define THDIRQE_PORT_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_PORT_COUNT_CELLr_ENUM
#define THDIRQE_PORT_FC_STATUSr_ENUM BCM56440_B0_THDIRQE_PORT_FC_STATUSr_ENUM
#define THDIRQE_PORT_LIMIT_STATE_0r_ENUM BCM56440_B0_THDIRQE_PORT_LIMIT_STATE_0r_ENUM
#define THDIRQE_PORT_LIMIT_STATE_1r_ENUM BCM56440_B0_THDIRQE_PORT_LIMIT_STATE_1r_ENUM
#define THDIRQE_PORT_MAX_PKT_SIZEr_ENUM BCM56440_B0_THDIRQE_PORT_MAX_PKT_SIZEr_ENUM
#define THDIRQE_PORT_MAX_SHARED_CELLr_ENUM BCM56440_B0_THDIRQE_PORT_MAX_SHARED_CELLr_ENUM
#define THDIRQE_PORT_MIN_CELLr_ENUM BCM56440_B0_THDIRQE_PORT_MIN_CELLr_ENUM
#define THDIRQE_PORT_MIN_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_PORT_MIN_COUNT_CELLr_ENUM
#define THDIRQE_PORT_MIN_PG_ENABLEr_ENUM BCM56440_B0_THDIRQE_PORT_MIN_PG_ENABLEr_ENUM
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE0r_ENUM BCM56440_B0_THDIRQE_PORT_OVQ_PAUSE_ENABLE0r_ENUM
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE1r_ENUM BCM56440_B0_THDIRQE_PORT_OVQ_PAUSE_ENABLE1r_ENUM
#define THDIRQE_PORT_PAUSE_ENABLE0_64r_ENUM BCM56440_B0_THDIRQE_PORT_PAUSE_ENABLE0_64r_ENUM
#define THDIRQE_PORT_PAUSE_ENABLE1_64r_ENUM BCM56440_B0_THDIRQE_PORT_PAUSE_ENABLE1_64r_ENUM
#define THDIRQE_PORT_PG_SPIDr_ENUM BCM56440_B0_THDIRQE_PORT_PG_SPIDr_ENUM
#define THDIRQE_PORT_PRI_GRP0r_ENUM BCM56440_B0_THDIRQE_PORT_PRI_GRP0r_ENUM
#define THDIRQE_PORT_PRI_GRP1r_ENUM BCM56440_B0_THDIRQE_PORT_PRI_GRP1r_ENUM
#define THDIRQE_PORT_PRI_XON_ENABLEr_ENUM BCM56440_B0_THDIRQE_PORT_PRI_XON_ENABLEr_ENUM
#define THDIRQE_PORT_RESUME_LIMIT_CELLr_ENUM BCM56440_B0_THDIRQE_PORT_RESUME_LIMIT_CELLr_ENUM
#define THDIRQE_PORT_SHARED_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIRQE_PORT_SHARED_MAX_PG_ENABLEr_ENUM BCM56440_B0_THDIRQE_PORT_SHARED_MAX_PG_ENABLEr_ENUM
#define THDIRQE_THDI_BYPASSr_ENUM BCM56440_B0_THDIRQE_THDI_BYPASSr_ENUM
#define THDIRQE_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56440_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56440_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56440_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIRQE_USE_SP_SHAREDr_ENUM BCM56440_B0_THDIRQE_USE_SP_SHAREDr_ENUM
#define THDI_BYPASSr_ENUM BCM56440_B0_THDI_BYPASSr_ENUM
#define THDO_BYPASSr_ENUM BCM56440_B0_THDO_BYPASSr_ENUM
#define THDO_DROP_CTR_CONFIGr_ENUM BCM56440_B0_THDO_DROP_CTR_CONFIGr_ENUM
#define THDO_INTEROP_CONFIGr_ENUM BCM56440_B0_THDO_INTEROP_CONFIGr_ENUM
#define THDO_MEMDEBUG_OPNCONFIGr_ENUM BCM56440_B0_THDO_MEMDEBUG_OPNCONFIGr_ENUM
#define THDO_MEMDEBUG_OPNCOUNTr_ENUM BCM56440_B0_THDO_MEMDEBUG_OPNCOUNTr_ENUM
#define THDO_MEMDEBUG_OPNOFFSETr_ENUM BCM56440_B0_THDO_MEMDEBUG_OPNOFFSETr_ENUM
#define THDO_MEMDEBUG_OPNSTATUSr_ENUM BCM56440_B0_THDO_MEMDEBUG_OPNSTATUSr_ENUM
#define THDO_MEMDEBUG_QCONFIGr_ENUM BCM56440_B0_THDO_MEMDEBUG_QCONFIGr_ENUM
#define THDO_MEMDEBUG_QCOUNTr_ENUM BCM56440_B0_THDO_MEMDEBUG_QCOUNTr_ENUM
#define THDO_MEMDEBUG_QOFFSETr_ENUM BCM56440_B0_THDO_MEMDEBUG_QOFFSETr_ENUM
#define THDO_MEMDEBUG_QRESETr_ENUM BCM56440_B0_THDO_MEMDEBUG_QRESETr_ENUM
#define THDO_MEMDEBUG_QSTATUSr_ENUM BCM56440_B0_THDO_MEMDEBUG_QSTATUSr_ENUM
#define THDO_MISCCONFIGr_ENUM BCM56440_B0_THDO_MISCCONFIGr_ENUM
#define THDO_OPNCOUNT_QENTRYm_ENUM BCM56440_B0_THDO_OPNCOUNT_QENTRYm_ENUM
#define THDO_PARITY_ERROR_ADDRESSr_ENUM BCM56440_B0_THDO_PARITY_ERROR_ADDRESSr_ENUM
#define THDO_PARITY_ERROR_COUNTr_ENUM BCM56440_B0_THDO_PARITY_ERROR_COUNTr_ENUM
#define THDO_PARITY_ERROR_MASK1r_ENUM BCM56440_B0_THDO_PARITY_ERROR_MASK1r_ENUM
#define THDO_PARITY_ERROR_MASK2r_ENUM BCM56440_B0_THDO_PARITY_ERROR_MASK2r_ENUM
#define THDO_PARITY_ERROR_STATUS1r_ENUM BCM56440_B0_THDO_PARITY_ERROR_STATUS1r_ENUM
#define THDO_PARITY_ERROR_STATUS2r_ENUM BCM56440_B0_THDO_PARITY_ERROR_STATUS2r_ENUM
#define THDO_QCOUNT_CELL_1m_ENUM BCM56440_B0_THDO_QCOUNT_CELL_1m_ENUM
#define THDO_QCOUNT_QENTRY_0m_ENUM BCM56440_B0_THDO_QCOUNT_QENTRY_0m_ENUM
#define THDO_QCOUNT_QENTRY_1m_ENUM BCM56440_B0_THDO_QCOUNT_QENTRY_1m_ENUM
#define THDO_QRESET_VALUE_CELL_1m_ENUM BCM56440_B0_THDO_QRESET_VALUE_CELL_1m_ENUM
#define THDO_QRESET_VALUE_QENTRY_1m_ENUM BCM56440_B0_THDO_QRESET_VALUE_QENTRY_1m_ENUM
#define THDO_QSTATUS_CELL_1m_ENUM BCM56440_B0_THDO_QSTATUS_CELL_1m_ENUM
#define THDO_QSTATUS_QENTRY_1m_ENUM BCM56440_B0_THDO_QSTATUS_QENTRY_1m_ENUM
#define THDO_QUEUE_DISABLE_CFG1r_ENUM BCM56440_B0_THDO_QUEUE_DISABLE_CFG1r_ENUM
#define THDO_QUEUE_DISABLE_CFG2r_ENUM BCM56440_B0_THDO_QUEUE_DISABLE_CFG2r_ENUM
#define THDO_QUEUE_DISABLE_STATUSr_ENUM BCM56440_B0_THDO_QUEUE_DISABLE_STATUSr_ENUM
#define THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_ENUM BCM56440_B0_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_ENUM
#define TIME_DOMAINr_ENUM BCM56440_B0_TIME_DOMAINr_ENUM
#define TJBDMAX1_TCID_0r_ENUM BCM56440_B0_TJBDMAX1_TCID_0r_ENUM
#define TJBDMAX1_TCID_1r_ENUM BCM56440_B0_TJBDMAX1_TCID_1r_ENUM
#define TJBDMAX1_TCID_10r_ENUM BCM56440_B0_TJBDMAX1_TCID_10r_ENUM
#define TJBDMAX1_TCID_11r_ENUM BCM56440_B0_TJBDMAX1_TCID_11r_ENUM
#define TJBDMAX1_TCID_12r_ENUM BCM56440_B0_TJBDMAX1_TCID_12r_ENUM
#define TJBDMAX1_TCID_13r_ENUM BCM56440_B0_TJBDMAX1_TCID_13r_ENUM
#define TJBDMAX1_TCID_14r_ENUM BCM56440_B0_TJBDMAX1_TCID_14r_ENUM
#define TJBDMAX1_TCID_15r_ENUM BCM56440_B0_TJBDMAX1_TCID_15r_ENUM
#define TJBDMAX1_TCID_2r_ENUM BCM56440_B0_TJBDMAX1_TCID_2r_ENUM
#define TJBDMAX1_TCID_3r_ENUM BCM56440_B0_TJBDMAX1_TCID_3r_ENUM
#define TJBDMAX1_TCID_4r_ENUM BCM56440_B0_TJBDMAX1_TCID_4r_ENUM
#define TJBDMAX1_TCID_5r_ENUM BCM56440_B0_TJBDMAX1_TCID_5r_ENUM
#define TJBDMAX1_TCID_6r_ENUM BCM56440_B0_TJBDMAX1_TCID_6r_ENUM
#define TJBDMAX1_TCID_7r_ENUM BCM56440_B0_TJBDMAX1_TCID_7r_ENUM
#define TJBDMAX1_TCID_8r_ENUM BCM56440_B0_TJBDMAX1_TCID_8r_ENUM
#define TJBDMAX1_TCID_9r_ENUM BCM56440_B0_TJBDMAX1_TCID_9r_ENUM
#define TJBDMAX2_TCID_0r_ENUM BCM56440_B0_TJBDMAX2_TCID_0r_ENUM
#define TJBDMAX2_TCID_1r_ENUM BCM56440_B0_TJBDMAX2_TCID_1r_ENUM
#define TJBDMAX2_TCID_10r_ENUM BCM56440_B0_TJBDMAX2_TCID_10r_ENUM
#define TJBDMAX2_TCID_11r_ENUM BCM56440_B0_TJBDMAX2_TCID_11r_ENUM
#define TJBDMAX2_TCID_12r_ENUM BCM56440_B0_TJBDMAX2_TCID_12r_ENUM
#define TJBDMAX2_TCID_13r_ENUM BCM56440_B0_TJBDMAX2_TCID_13r_ENUM
#define TJBDMAX2_TCID_14r_ENUM BCM56440_B0_TJBDMAX2_TCID_14r_ENUM
#define TJBDMAX2_TCID_15r_ENUM BCM56440_B0_TJBDMAX2_TCID_15r_ENUM
#define TJBDMAX2_TCID_2r_ENUM BCM56440_B0_TJBDMAX2_TCID_2r_ENUM
#define TJBDMAX2_TCID_3r_ENUM BCM56440_B0_TJBDMAX2_TCID_3r_ENUM
#define TJBDMAX2_TCID_4r_ENUM BCM56440_B0_TJBDMAX2_TCID_4r_ENUM
#define TJBDMAX2_TCID_5r_ENUM BCM56440_B0_TJBDMAX2_TCID_5r_ENUM
#define TJBDMAX2_TCID_6r_ENUM BCM56440_B0_TJBDMAX2_TCID_6r_ENUM
#define TJBDMAX2_TCID_7r_ENUM BCM56440_B0_TJBDMAX2_TCID_7r_ENUM
#define TJBDMAX2_TCID_8r_ENUM BCM56440_B0_TJBDMAX2_TCID_8r_ENUM
#define TJBDMAX2_TCID_9r_ENUM BCM56440_B0_TJBDMAX2_TCID_9r_ENUM
#define TJBRr_ENUM BCM56440_B0_TJBRr_ENUM
#define TLCLr_ENUM BCM56440_B0_TLCLr_ENUM
#define TMCAr_ENUM BCM56440_B0_TMCAr_ENUM
#define TMCLr_ENUM BCM56440_B0_TMCLr_ENUM
#define TMGVr_ENUM BCM56440_B0_TMGVr_ENUM
#define TNCLr_ENUM BCM56440_B0_TNCLr_ENUM
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_ENUM BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_ENUM
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_ENUM BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_ENUM
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_ENUM BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_ENUM
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_ENUM BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_ENUM
#define TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r_ENUM BCM56440_B0_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r_ENUM
#define TOP_BROAD_SYNC_PLL_STATUSr_ENUM BCM56440_B0_TOP_BROAD_SYNC_PLL_STATUSr_ENUM
#define TOP_CES_PLL_CTRL_REGISTER_0r_ENUM BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_0r_ENUM
#define TOP_CES_PLL_CTRL_REGISTER_1r_ENUM BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_1r_ENUM
#define TOP_CES_PLL_CTRL_REGISTER_2r_ENUM BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_2r_ENUM
#define TOP_CES_PLL_CTRL_REGISTER_3r_ENUM BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_3r_ENUM
#define TOP_CES_PLL_CTRL_REGISTER_4r_ENUM BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_4r_ENUM
#define TOP_CES_PLL_CTRL_REGISTER_5r_ENUM BCM56440_B0_TOP_CES_PLL_CTRL_REGISTER_5r_ENUM
#define TOP_CES_PLL_STATUSr_ENUM BCM56440_B0_TOP_CES_PLL_STATUSr_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_0r_ENUM BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_0r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_1r_ENUM BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_1r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_2r_ENUM BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_2r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_3r_ENUM BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_3r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_4r_ENUM BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_4r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_5r_ENUM BCM56440_B0_TOP_CORE_PLL0_CTRL_REGISTER_5r_ENUM
#define TOP_CORE_PLL0_STATUSr_ENUM BCM56440_B0_TOP_CORE_PLL0_STATUSr_ENUM
#define TOP_DEV_REV_IDr_ENUM BCM56440_B0_TOP_DEV_REV_IDr_ENUM
#define TOP_L1_SYNCE_CLK_LINK_STATUS_1r_ENUM BCM56440_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_1r_ENUM
#define TOP_L1_SYNCE_CLK_LINK_STATUS_2r_ENUM BCM56440_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_2r_ENUM
#define TOP_MISC_CONTROLr_ENUM BCM56440_B0_TOP_MISC_CONTROLr_ENUM
#define TOP_MISC_CONTROL_2r_ENUM BCM56440_B0_TOP_MISC_CONTROL_2r_ENUM
#define TOP_MISC_CONTROL_3r_ENUM BCM56440_B0_TOP_MISC_CONTROL_3r_ENUM
#define TOP_MISC_STATUSr_ENUM BCM56440_B0_TOP_MISC_STATUSr_ENUM
#define TOP_MISC_STATUS_2r_ENUM BCM56440_B0_TOP_MISC_STATUS_2r_ENUM
#define TOP_MMU_PLL1_CTRL0r_ENUM BCM56440_B0_TOP_MMU_PLL1_CTRL0r_ENUM
#define TOP_MMU_PLL1_CTRL1r_ENUM BCM56440_B0_TOP_MMU_PLL1_CTRL1r_ENUM
#define TOP_MMU_PLL1_CTRL2r_ENUM BCM56440_B0_TOP_MMU_PLL1_CTRL2r_ENUM
#define TOP_MMU_PLL1_CTRL3r_ENUM BCM56440_B0_TOP_MMU_PLL1_CTRL3r_ENUM
#define TOP_MMU_PLL1_SSC_CTRLr_ENUM BCM56440_B0_TOP_MMU_PLL1_SSC_CTRLr_ENUM
#define TOP_MMU_PLL2_CTRL0r_ENUM BCM56440_B0_TOP_MMU_PLL2_CTRL0r_ENUM
#define TOP_MMU_PLL2_CTRL1r_ENUM BCM56440_B0_TOP_MMU_PLL2_CTRL1r_ENUM
#define TOP_MMU_PLL2_CTRL2r_ENUM BCM56440_B0_TOP_MMU_PLL2_CTRL2r_ENUM
#define TOP_MMU_PLL2_CTRL3r_ENUM BCM56440_B0_TOP_MMU_PLL2_CTRL3r_ENUM
#define TOP_MMU_PLL2_SSC_CTRLr_ENUM BCM56440_B0_TOP_MMU_PLL2_SSC_CTRLr_ENUM
#define TOP_MMU_PLL3_CTRL0r_ENUM BCM56440_B0_TOP_MMU_PLL3_CTRL0r_ENUM
#define TOP_MMU_PLL3_CTRL1r_ENUM BCM56440_B0_TOP_MMU_PLL3_CTRL1r_ENUM
#define TOP_MMU_PLL3_CTRL2r_ENUM BCM56440_B0_TOP_MMU_PLL3_CTRL2r_ENUM
#define TOP_MMU_PLL3_CTRL3r_ENUM BCM56440_B0_TOP_MMU_PLL3_CTRL3r_ENUM
#define TOP_MMU_PLL3_SSC_CTRLr_ENUM BCM56440_B0_TOP_MMU_PLL3_SSC_CTRLr_ENUM
#define TOP_MMU_PLL_INITr_ENUM BCM56440_B0_TOP_MMU_PLL_INITr_ENUM
#define TOP_MMU_PLL_STATUS0r_ENUM BCM56440_B0_TOP_MMU_PLL_STATUS0r_ENUM
#define TOP_MMU_PLL_STATUS1r_ENUM BCM56440_B0_TOP_MMU_PLL_STATUS1r_ENUM
#define TOP_QUAD0_MDIO_CONFIG_0r_ENUM BCM56440_B0_TOP_QUAD0_MDIO_CONFIG_0r_ENUM
#define TOP_QUAD0_MDIO_CONFIG_1r_ENUM BCM56440_B0_TOP_QUAD0_MDIO_CONFIG_1r_ENUM
#define TOP_QUAD0_MDIO_CONFIG_2r_ENUM BCM56440_B0_TOP_QUAD0_MDIO_CONFIG_2r_ENUM
#define TOP_QUAD1_MDIO_CONFIG_0r_ENUM BCM56440_B0_TOP_QUAD1_MDIO_CONFIG_0r_ENUM
#define TOP_QUAD1_MDIO_CONFIG_1r_ENUM BCM56440_B0_TOP_QUAD1_MDIO_CONFIG_1r_ENUM
#define TOP_QUAD1_MDIO_CONFIG_2r_ENUM BCM56440_B0_TOP_QUAD1_MDIO_CONFIG_2r_ENUM
#define TOP_SOFT_RESET_REGr_ENUM BCM56440_B0_TOP_SOFT_RESET_REGr_ENUM
#define TOP_SOFT_RESET_REG_2r_ENUM BCM56440_B0_TOP_SOFT_RESET_REG_2r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_1r_ENUM BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_1r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_2r_ENUM BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_2r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_3r_ENUM BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_3r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_4r_ENUM BCM56440_B0_TOP_SWITCH_FEATURE_ENABLE_4r_ENUM
#define TOP_TAP_CONTROLr_ENUM BCM56440_B0_TOP_TAP_CONTROLr_ENUM
#define TOP_THERMAL_PVTMON_CALIBRATIONr_ENUM BCM56440_B0_TOP_THERMAL_PVTMON_CALIBRATIONr_ENUM
#define TOP_THERMAL_PVTMON_CTRLr_ENUM BCM56440_B0_TOP_THERMAL_PVTMON_CTRLr_ENUM
#define TOP_THERMAL_PVTMON_CTRL_2r_ENUM BCM56440_B0_TOP_THERMAL_PVTMON_CTRL_2r_ENUM
#define TOP_THERMAL_PVTMON_RESULT_0r_ENUM BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_0r_ENUM
#define TOP_THERMAL_PVTMON_RESULT_1r_ENUM BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_1r_ENUM
#define TOP_THERMAL_PVTMON_RESULT_2r_ENUM BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_2r_ENUM
#define TOP_THERMAL_PVTMON_RESULT_3r_ENUM BCM56440_B0_TOP_THERMAL_PVTMON_RESULT_3r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_ENUM BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_ENUM BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r_ENUM BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_ENUM BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_ENUM BCM56440_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_ENUM
#define TOP_TIME_SYNC_PLL_STATUSr_ENUM BCM56440_B0_TOP_TIME_SYNC_PLL_STATUSr_ENUM
#define TOP_XGXS0_PLL_CONTROL_1r_ENUM BCM56440_B0_TOP_XGXS0_PLL_CONTROL_1r_ENUM
#define TOP_XGXS0_PLL_CONTROL_2r_ENUM BCM56440_B0_TOP_XGXS0_PLL_CONTROL_2r_ENUM
#define TOP_XGXS0_PLL_CONTROL_3r_ENUM BCM56440_B0_TOP_XGXS0_PLL_CONTROL_3r_ENUM
#define TOP_XGXS0_PLL_CONTROL_4r_ENUM BCM56440_B0_TOP_XGXS0_PLL_CONTROL_4r_ENUM
#define TOP_XGXS0_PLL_CONTROL_5r_ENUM BCM56440_B0_TOP_XGXS0_PLL_CONTROL_5r_ENUM
#define TOP_XGXS0_PLL_STATUSr_ENUM BCM56440_B0_TOP_XGXS0_PLL_STATUSr_ENUM
#define TOP_XGXS1_PLL_CONTROL_1r_ENUM BCM56440_B0_TOP_XGXS1_PLL_CONTROL_1r_ENUM
#define TOP_XGXS1_PLL_CONTROL_2r_ENUM BCM56440_B0_TOP_XGXS1_PLL_CONTROL_2r_ENUM
#define TOP_XGXS1_PLL_CONTROL_3r_ENUM BCM56440_B0_TOP_XGXS1_PLL_CONTROL_3r_ENUM
#define TOP_XGXS1_PLL_CONTROL_4r_ENUM BCM56440_B0_TOP_XGXS1_PLL_CONTROL_4r_ENUM
#define TOP_XGXS1_PLL_CONTROL_5r_ENUM BCM56440_B0_TOP_XGXS1_PLL_CONTROL_5r_ENUM
#define TOP_XGXS1_PLL_STATUSr_ENUM BCM56440_B0_TOP_XGXS1_PLL_STATUSr_ENUM
#define TOP_XGXS_MDIO_CONFIG_0r_ENUM BCM56440_B0_TOP_XGXS_MDIO_CONFIG_0r_ENUM
#define TOP_XGXS_MDIO_CONFIG_1r_ENUM BCM56440_B0_TOP_XGXS_MDIO_CONFIG_1r_ENUM
#define TOP_XGXS_MDIO_CONFIG_2r_ENUM BCM56440_B0_TOP_XGXS_MDIO_CONFIG_2r_ENUM
#define TOP_XGXS_MDIO_CONFIG_3r_ENUM BCM56440_B0_TOP_XGXS_MDIO_CONFIG_3r_ENUM
#define TOQ_DEBUG_EXT_PQE_WATERMARKr_ENUM BCM56440_B0_TOQ_DEBUG_EXT_PQE_WATERMARKr_ENUM
#define TOQ_DEBUG_INT_PQE_WATERMARKr_ENUM BCM56440_B0_TOQ_DEBUG_INT_PQE_WATERMARKr_ENUM
#define TOQ_ECC_DEBUGr_ENUM BCM56440_B0_TOQ_ECC_DEBUGr_ENUM
#define TOQ_EG_CREDITr_ENUM BCM56440_B0_TOQ_EG_CREDITr_ENUM
#define TOQ_ERRORr_ENUM BCM56440_B0_TOQ_ERRORr_ENUM
#define TOQ_ERROR_MASKr_ENUM BCM56440_B0_TOQ_ERROR_MASKr_ENUM
#define TOQ_EXT_MEM_BW_MAP_TABLEr_ENUM BCM56440_B0_TOQ_EXT_MEM_BW_MAP_TABLEr_ENUM
#define TOQ_EXT_MEM_BW_TIMER_CFGr_ENUM BCM56440_B0_TOQ_EXT_MEM_BW_TIMER_CFGr_ENUM
#define TOQ_MEM_DEBUGr_ENUM BCM56440_B0_TOQ_MEM_DEBUGr_ENUM
#define TOQ_PORT_BW_CTRLr_ENUM BCM56440_B0_TOQ_PORT_BW_CTRLr_ENUM
#define TOQ_QEN_ACCOUNT_CFGr_ENUM BCM56440_B0_TOQ_QEN_ACCOUNT_CFGr_ENUM
#define TOQ_QUEUE_FLUSH0r_ENUM BCM56440_B0_TOQ_QUEUE_FLUSH0r_ENUM
#define TOQ_QUEUE_FLUSH1r_ENUM BCM56440_B0_TOQ_QUEUE_FLUSH1r_ENUM
#define TOQ_QUEUE_FLUSH2r_ENUM BCM56440_B0_TOQ_QUEUE_FLUSH2r_ENUM
#define TOQ_QUEUE_FLUSH3r_ENUM BCM56440_B0_TOQ_QUEUE_FLUSH3r_ENUM
#define TOS_FNm_ENUM BCM56440_B0_TOS_FNm_ENUM
#define TOS_FN_PARITY_CONTROLr_ENUM BCM56440_B0_TOS_FN_PARITY_CONTROLr_ENUM
#define TOS_FN_PARITY_STATUS_INTRr_ENUM BCM56440_B0_TOS_FN_PARITY_STATUS_INTRr_ENUM
#define TOS_FN_PARITY_STATUS_NACKr_ENUM BCM56440_B0_TOS_FN_PARITY_STATUS_NACKr_ENUM
#define TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56440_B0_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56440_B0_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56440_B0_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define TOVRr_ENUM BCM56440_B0_TOVRr_ENUM
#define TPCEr_ENUM BCM56440_B0_TPCEr_ENUM
#define TPCHSTr_ENUM BCM56440_B0_TPCHSTr_ENUM
#define TPECFGr_ENUM BCM56440_B0_TPECFGr_ENUM
#define TPFC0r_ENUM BCM56440_B0_TPFC0r_ENUM
#define TPFC1r_ENUM BCM56440_B0_TPFC1r_ENUM
#define TPFC2r_ENUM BCM56440_B0_TPFC2r_ENUM
#define TPFC3r_ENUM BCM56440_B0_TPFC3r_ENUM
#define TPFC4r_ENUM BCM56440_B0_TPFC4r_ENUM
#define TPFC5r_ENUM BCM56440_B0_TPFC5r_ENUM
#define TPFC6r_ENUM BCM56440_B0_TPFC6r_ENUM
#define TPFC7r_ENUM BCM56440_B0_TPFC7r_ENUM
#define TPKTr_ENUM BCM56440_B0_TPKTr_ENUM
#define TPOKr_ENUM BCM56440_B0_TPOKr_ENUM
#define TPPCFGr_ENUM BCM56440_B0_TPPCFGr_ENUM
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM BCM56440_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr_ENUM BCM56440_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr_ENUM
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr_ENUM BCM56440_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr_ENUM
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM BCM56440_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr_ENUM BCM56440_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr_ENUM
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr_ENUM BCM56440_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr_ENUM
#define TRILL_RX_PKTS_PARITY_CONTROLr_ENUM BCM56440_B0_TRILL_RX_PKTS_PARITY_CONTROLr_ENUM
#define TRILL_RX_PKTS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_TRILL_RX_PKTS_PARITY_STATUS_INTRr_ENUM
#define TRILL_RX_PKTS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_TRILL_RX_PKTS_PARITY_STATUS_NACKr_ENUM
#define TRPKTr_ENUM BCM56440_B0_TRPKTr_ENUM
#define TRUNK_BITMAPm_ENUM BCM56440_B0_TRUNK_BITMAPm_ENUM
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM BCM56440_B0_TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr_ENUM
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr_ENUM
#define TRUNK_CBL_TABLEm_ENUM BCM56440_B0_TRUNK_CBL_TABLEm_ENUM
#define TRUNK_GROUPm_ENUM BCM56440_B0_TRUNK_GROUPm_ENUM
#define TRUNK_MEMBERm_ENUM BCM56440_B0_TRUNK_MEMBERm_ENUM
#define TRUNK_MEMBER_PARITY_CONTROLr_ENUM BCM56440_B0_TRUNK_MEMBER_PARITY_CONTROLr_ENUM
#define TRUNK_MEMBER_PARITY_STATUS_INTRr_ENUM BCM56440_B0_TRUNK_MEMBER_PARITY_STATUS_INTRr_ENUM
#define TRUNK_MEMBER_PARITY_STATUS_NACKr_ENUM BCM56440_B0_TRUNK_MEMBER_PARITY_STATUS_NACKr_ENUM
#define TS125M1r_ENUM BCM56440_B0_TS125M1r_ENUM
#define TS125M2r_ENUM BCM56440_B0_TS125M2r_ENUM
#define TSCLr_ENUM BCM56440_B0_TSCLr_ENUM
#define TSOFPH_CID_0r_ENUM BCM56440_B0_TSOFPH_CID_0r_ENUM
#define TSOFPH_CID_1r_ENUM BCM56440_B0_TSOFPH_CID_1r_ENUM
#define TSOFPH_CID_10r_ENUM BCM56440_B0_TSOFPH_CID_10r_ENUM
#define TSOFPH_CID_11r_ENUM BCM56440_B0_TSOFPH_CID_11r_ENUM
#define TSOFPH_CID_12r_ENUM BCM56440_B0_TSOFPH_CID_12r_ENUM
#define TSOFPH_CID_13r_ENUM BCM56440_B0_TSOFPH_CID_13r_ENUM
#define TSOFPH_CID_14r_ENUM BCM56440_B0_TSOFPH_CID_14r_ENUM
#define TSOFPH_CID_15r_ENUM BCM56440_B0_TSOFPH_CID_15r_ENUM
#define TSOFPH_CID_2r_ENUM BCM56440_B0_TSOFPH_CID_2r_ENUM
#define TSOFPH_CID_3r_ENUM BCM56440_B0_TSOFPH_CID_3r_ENUM
#define TSOFPH_CID_4r_ENUM BCM56440_B0_TSOFPH_CID_4r_ENUM
#define TSOFPH_CID_5r_ENUM BCM56440_B0_TSOFPH_CID_5r_ENUM
#define TSOFPH_CID_6r_ENUM BCM56440_B0_TSOFPH_CID_6r_ENUM
#define TSOFPH_CID_7r_ENUM BCM56440_B0_TSOFPH_CID_7r_ENUM
#define TSOFPH_CID_8r_ENUM BCM56440_B0_TSOFPH_CID_8r_ENUM
#define TSOFPH_CID_9r_ENUM BCM56440_B0_TSOFPH_CID_9r_ENUM
#define TSOSPER1_CID_0r_ENUM BCM56440_B0_TSOSPER1_CID_0r_ENUM
#define TSOSPER1_CID_1r_ENUM BCM56440_B0_TSOSPER1_CID_1r_ENUM
#define TSOSPER1_CID_10r_ENUM BCM56440_B0_TSOSPER1_CID_10r_ENUM
#define TSOSPER1_CID_11r_ENUM BCM56440_B0_TSOSPER1_CID_11r_ENUM
#define TSOSPER1_CID_12r_ENUM BCM56440_B0_TSOSPER1_CID_12r_ENUM
#define TSOSPER1_CID_13r_ENUM BCM56440_B0_TSOSPER1_CID_13r_ENUM
#define TSOSPER1_CID_14r_ENUM BCM56440_B0_TSOSPER1_CID_14r_ENUM
#define TSOSPER1_CID_15r_ENUM BCM56440_B0_TSOSPER1_CID_15r_ENUM
#define TSOSPER1_CID_2r_ENUM BCM56440_B0_TSOSPER1_CID_2r_ENUM
#define TSOSPER1_CID_3r_ENUM BCM56440_B0_TSOSPER1_CID_3r_ENUM
#define TSOSPER1_CID_4r_ENUM BCM56440_B0_TSOSPER1_CID_4r_ENUM
#define TSOSPER1_CID_5r_ENUM BCM56440_B0_TSOSPER1_CID_5r_ENUM
#define TSOSPER1_CID_6r_ENUM BCM56440_B0_TSOSPER1_CID_6r_ENUM
#define TSOSPER1_CID_7r_ENUM BCM56440_B0_TSOSPER1_CID_7r_ENUM
#define TSOSPER1_CID_8r_ENUM BCM56440_B0_TSOSPER1_CID_8r_ENUM
#define TSOSPER1_CID_9r_ENUM BCM56440_B0_TSOSPER1_CID_9r_ENUM
#define TSOSPER2_CID_0r_ENUM BCM56440_B0_TSOSPER2_CID_0r_ENUM
#define TSOSPER2_CID_1r_ENUM BCM56440_B0_TSOSPER2_CID_1r_ENUM
#define TSOSPER2_CID_10r_ENUM BCM56440_B0_TSOSPER2_CID_10r_ENUM
#define TSOSPER2_CID_11r_ENUM BCM56440_B0_TSOSPER2_CID_11r_ENUM
#define TSOSPER2_CID_12r_ENUM BCM56440_B0_TSOSPER2_CID_12r_ENUM
#define TSOSPER2_CID_13r_ENUM BCM56440_B0_TSOSPER2_CID_13r_ENUM
#define TSOSPER2_CID_14r_ENUM BCM56440_B0_TSOSPER2_CID_14r_ENUM
#define TSOSPER2_CID_15r_ENUM BCM56440_B0_TSOSPER2_CID_15r_ENUM
#define TSOSPER2_CID_2r_ENUM BCM56440_B0_TSOSPER2_CID_2r_ENUM
#define TSOSPER2_CID_3r_ENUM BCM56440_B0_TSOSPER2_CID_3r_ENUM
#define TSOSPER2_CID_4r_ENUM BCM56440_B0_TSOSPER2_CID_4r_ENUM
#define TSOSPER2_CID_5r_ENUM BCM56440_B0_TSOSPER2_CID_5r_ENUM
#define TSOSPER2_CID_6r_ENUM BCM56440_B0_TSOSPER2_CID_6r_ENUM
#define TSOSPER2_CID_7r_ENUM BCM56440_B0_TSOSPER2_CID_7r_ENUM
#define TSOSPER2_CID_8r_ENUM BCM56440_B0_TSOSPER2_CID_8r_ENUM
#define TSOSPER2_CID_9r_ENUM BCM56440_B0_TSOSPER2_CID_9r_ENUM
#define TS_CONTROLr_ENUM BCM56440_B0_TS_CONTROLr_ENUM
#define TS_CONTROL_1r_ENUM BCM56440_B0_TS_CONTROL_1r_ENUM
#define TS_CONTROL_2r_ENUM BCM56440_B0_TS_CONTROL_2r_ENUM
#define TS_STATUS_CNTRLr_ENUM BCM56440_B0_TS_STATUS_CNTRLr_ENUM
#define TTL_FNm_ENUM BCM56440_B0_TTL_FNm_ENUM
#define TTL_FN_PARITY_CONTROLr_ENUM BCM56440_B0_TTL_FN_PARITY_CONTROLr_ENUM
#define TTL_FN_PARITY_STATUS_INTRr_ENUM BCM56440_B0_TTL_FN_PARITY_STATUS_INTRr_ENUM
#define TTL_FN_PARITY_STATUS_NACKr_ENUM BCM56440_B0_TTL_FN_PARITY_STATUS_NACKr_ENUM
#define TUCAr_ENUM BCM56440_B0_TUCAr_ENUM
#define TUFLr_ENUM BCM56440_B0_TUFLr_ENUM
#define TVLNr_ENUM BCM56440_B0_TVLNr_ENUM
#define TXAEMPTHr_ENUM BCM56440_B0_TXAEMPTHr_ENUM
#define TXAFULLTHr_ENUM BCM56440_B0_TXAFULLTHr_ENUM
#define TXCASCFG_CHID_0r_ENUM BCM56440_B0_TXCASCFG_CHID_0r_ENUM
#define TXCASCFG_CHID_1r_ENUM BCM56440_B0_TXCASCFG_CHID_1r_ENUM
#define TXCASCFG_CHID_10r_ENUM BCM56440_B0_TXCASCFG_CHID_10r_ENUM
#define TXCASCFG_CHID_11r_ENUM BCM56440_B0_TXCASCFG_CHID_11r_ENUM
#define TXCASCFG_CHID_12r_ENUM BCM56440_B0_TXCASCFG_CHID_12r_ENUM
#define TXCASCFG_CHID_13r_ENUM BCM56440_B0_TXCASCFG_CHID_13r_ENUM
#define TXCASCFG_CHID_14r_ENUM BCM56440_B0_TXCASCFG_CHID_14r_ENUM
#define TXCASCFG_CHID_15r_ENUM BCM56440_B0_TXCASCFG_CHID_15r_ENUM
#define TXCASCFG_CHID_16r_ENUM BCM56440_B0_TXCASCFG_CHID_16r_ENUM
#define TXCASCFG_CHID_17r_ENUM BCM56440_B0_TXCASCFG_CHID_17r_ENUM
#define TXCASCFG_CHID_18r_ENUM BCM56440_B0_TXCASCFG_CHID_18r_ENUM
#define TXCASCFG_CHID_19r_ENUM BCM56440_B0_TXCASCFG_CHID_19r_ENUM
#define TXCASCFG_CHID_2r_ENUM BCM56440_B0_TXCASCFG_CHID_2r_ENUM
#define TXCASCFG_CHID_20r_ENUM BCM56440_B0_TXCASCFG_CHID_20r_ENUM
#define TXCASCFG_CHID_21r_ENUM BCM56440_B0_TXCASCFG_CHID_21r_ENUM
#define TXCASCFG_CHID_22r_ENUM BCM56440_B0_TXCASCFG_CHID_22r_ENUM
#define TXCASCFG_CHID_23r_ENUM BCM56440_B0_TXCASCFG_CHID_23r_ENUM
#define TXCASCFG_CHID_24r_ENUM BCM56440_B0_TXCASCFG_CHID_24r_ENUM
#define TXCASCFG_CHID_25r_ENUM BCM56440_B0_TXCASCFG_CHID_25r_ENUM
#define TXCASCFG_CHID_26r_ENUM BCM56440_B0_TXCASCFG_CHID_26r_ENUM
#define TXCASCFG_CHID_27r_ENUM BCM56440_B0_TXCASCFG_CHID_27r_ENUM
#define TXCASCFG_CHID_28r_ENUM BCM56440_B0_TXCASCFG_CHID_28r_ENUM
#define TXCASCFG_CHID_29r_ENUM BCM56440_B0_TXCASCFG_CHID_29r_ENUM
#define TXCASCFG_CHID_3r_ENUM BCM56440_B0_TXCASCFG_CHID_3r_ENUM
#define TXCASCFG_CHID_30r_ENUM BCM56440_B0_TXCASCFG_CHID_30r_ENUM
#define TXCASCFG_CHID_31r_ENUM BCM56440_B0_TXCASCFG_CHID_31r_ENUM
#define TXCASCFG_CHID_32r_ENUM BCM56440_B0_TXCASCFG_CHID_32r_ENUM
#define TXCASCFG_CHID_33r_ENUM BCM56440_B0_TXCASCFG_CHID_33r_ENUM
#define TXCASCFG_CHID_34r_ENUM BCM56440_B0_TXCASCFG_CHID_34r_ENUM
#define TXCASCFG_CHID_35r_ENUM BCM56440_B0_TXCASCFG_CHID_35r_ENUM
#define TXCASCFG_CHID_36r_ENUM BCM56440_B0_TXCASCFG_CHID_36r_ENUM
#define TXCASCFG_CHID_37r_ENUM BCM56440_B0_TXCASCFG_CHID_37r_ENUM
#define TXCASCFG_CHID_38r_ENUM BCM56440_B0_TXCASCFG_CHID_38r_ENUM
#define TXCASCFG_CHID_39r_ENUM BCM56440_B0_TXCASCFG_CHID_39r_ENUM
#define TXCASCFG_CHID_4r_ENUM BCM56440_B0_TXCASCFG_CHID_4r_ENUM
#define TXCASCFG_CHID_40r_ENUM BCM56440_B0_TXCASCFG_CHID_40r_ENUM
#define TXCASCFG_CHID_41r_ENUM BCM56440_B0_TXCASCFG_CHID_41r_ENUM
#define TXCASCFG_CHID_42r_ENUM BCM56440_B0_TXCASCFG_CHID_42r_ENUM
#define TXCASCFG_CHID_43r_ENUM BCM56440_B0_TXCASCFG_CHID_43r_ENUM
#define TXCASCFG_CHID_44r_ENUM BCM56440_B0_TXCASCFG_CHID_44r_ENUM
#define TXCASCFG_CHID_45r_ENUM BCM56440_B0_TXCASCFG_CHID_45r_ENUM
#define TXCASCFG_CHID_46r_ENUM BCM56440_B0_TXCASCFG_CHID_46r_ENUM
#define TXCASCFG_CHID_47r_ENUM BCM56440_B0_TXCASCFG_CHID_47r_ENUM
#define TXCASCFG_CHID_48r_ENUM BCM56440_B0_TXCASCFG_CHID_48r_ENUM
#define TXCASCFG_CHID_49r_ENUM BCM56440_B0_TXCASCFG_CHID_49r_ENUM
#define TXCASCFG_CHID_5r_ENUM BCM56440_B0_TXCASCFG_CHID_5r_ENUM
#define TXCASCFG_CHID_50r_ENUM BCM56440_B0_TXCASCFG_CHID_50r_ENUM
#define TXCASCFG_CHID_51r_ENUM BCM56440_B0_TXCASCFG_CHID_51r_ENUM
#define TXCASCFG_CHID_52r_ENUM BCM56440_B0_TXCASCFG_CHID_52r_ENUM
#define TXCASCFG_CHID_53r_ENUM BCM56440_B0_TXCASCFG_CHID_53r_ENUM
#define TXCASCFG_CHID_54r_ENUM BCM56440_B0_TXCASCFG_CHID_54r_ENUM
#define TXCASCFG_CHID_55r_ENUM BCM56440_B0_TXCASCFG_CHID_55r_ENUM
#define TXCASCFG_CHID_56r_ENUM BCM56440_B0_TXCASCFG_CHID_56r_ENUM
#define TXCASCFG_CHID_57r_ENUM BCM56440_B0_TXCASCFG_CHID_57r_ENUM
#define TXCASCFG_CHID_58r_ENUM BCM56440_B0_TXCASCFG_CHID_58r_ENUM
#define TXCASCFG_CHID_59r_ENUM BCM56440_B0_TXCASCFG_CHID_59r_ENUM
#define TXCASCFG_CHID_6r_ENUM BCM56440_B0_TXCASCFG_CHID_6r_ENUM
#define TXCASCFG_CHID_60r_ENUM BCM56440_B0_TXCASCFG_CHID_60r_ENUM
#define TXCASCFG_CHID_61r_ENUM BCM56440_B0_TXCASCFG_CHID_61r_ENUM
#define TXCASCFG_CHID_62r_ENUM BCM56440_B0_TXCASCFG_CHID_62r_ENUM
#define TXCASCFG_CHID_63r_ENUM BCM56440_B0_TXCASCFG_CHID_63r_ENUM
#define TXCASCFG_CHID_7r_ENUM BCM56440_B0_TXCASCFG_CHID_7r_ENUM
#define TXCASCFG_CHID_8r_ENUM BCM56440_B0_TXCASCFG_CHID_8r_ENUM
#define TXCASCFG_CHID_9r_ENUM BCM56440_B0_TXCASCFG_CHID_9r_ENUM
#define TXCASDELr_ENUM BCM56440_B0_TXCASDELr_ENUM
#define TXCFr_ENUM BCM56440_B0_TXCFr_ENUM
#define TXCLr_ENUM BCM56440_B0_TXCLr_ENUM
#define TXFIFO_STATr_ENUM BCM56440_B0_TXFIFO_STATr_ENUM
#define TXFILLTHr_ENUM BCM56440_B0_TXFILLTHr_ENUM
#define TXHDRCFG_CHID_0r_ENUM BCM56440_B0_TXHDRCFG_CHID_0r_ENUM
#define TXHDRCFG_CHID_1r_ENUM BCM56440_B0_TXHDRCFG_CHID_1r_ENUM
#define TXHDRCFG_CHID_10r_ENUM BCM56440_B0_TXHDRCFG_CHID_10r_ENUM
#define TXHDRCFG_CHID_11r_ENUM BCM56440_B0_TXHDRCFG_CHID_11r_ENUM
#define TXHDRCFG_CHID_12r_ENUM BCM56440_B0_TXHDRCFG_CHID_12r_ENUM
#define TXHDRCFG_CHID_13r_ENUM BCM56440_B0_TXHDRCFG_CHID_13r_ENUM
#define TXHDRCFG_CHID_14r_ENUM BCM56440_B0_TXHDRCFG_CHID_14r_ENUM
#define TXHDRCFG_CHID_15r_ENUM BCM56440_B0_TXHDRCFG_CHID_15r_ENUM
#define TXHDRCFG_CHID_16r_ENUM BCM56440_B0_TXHDRCFG_CHID_16r_ENUM
#define TXHDRCFG_CHID_17r_ENUM BCM56440_B0_TXHDRCFG_CHID_17r_ENUM
#define TXHDRCFG_CHID_18r_ENUM BCM56440_B0_TXHDRCFG_CHID_18r_ENUM
#define TXHDRCFG_CHID_19r_ENUM BCM56440_B0_TXHDRCFG_CHID_19r_ENUM
#define TXHDRCFG_CHID_2r_ENUM BCM56440_B0_TXHDRCFG_CHID_2r_ENUM
#define TXHDRCFG_CHID_20r_ENUM BCM56440_B0_TXHDRCFG_CHID_20r_ENUM
#define TXHDRCFG_CHID_21r_ENUM BCM56440_B0_TXHDRCFG_CHID_21r_ENUM
#define TXHDRCFG_CHID_22r_ENUM BCM56440_B0_TXHDRCFG_CHID_22r_ENUM
#define TXHDRCFG_CHID_23r_ENUM BCM56440_B0_TXHDRCFG_CHID_23r_ENUM
#define TXHDRCFG_CHID_24r_ENUM BCM56440_B0_TXHDRCFG_CHID_24r_ENUM
#define TXHDRCFG_CHID_25r_ENUM BCM56440_B0_TXHDRCFG_CHID_25r_ENUM
#define TXHDRCFG_CHID_26r_ENUM BCM56440_B0_TXHDRCFG_CHID_26r_ENUM
#define TXHDRCFG_CHID_27r_ENUM BCM56440_B0_TXHDRCFG_CHID_27r_ENUM
#define TXHDRCFG_CHID_28r_ENUM BCM56440_B0_TXHDRCFG_CHID_28r_ENUM
#define TXHDRCFG_CHID_29r_ENUM BCM56440_B0_TXHDRCFG_CHID_29r_ENUM
#define TXHDRCFG_CHID_3r_ENUM BCM56440_B0_TXHDRCFG_CHID_3r_ENUM
#define TXHDRCFG_CHID_30r_ENUM BCM56440_B0_TXHDRCFG_CHID_30r_ENUM
#define TXHDRCFG_CHID_31r_ENUM BCM56440_B0_TXHDRCFG_CHID_31r_ENUM
#define TXHDRCFG_CHID_32r_ENUM BCM56440_B0_TXHDRCFG_CHID_32r_ENUM
#define TXHDRCFG_CHID_33r_ENUM BCM56440_B0_TXHDRCFG_CHID_33r_ENUM
#define TXHDRCFG_CHID_34r_ENUM BCM56440_B0_TXHDRCFG_CHID_34r_ENUM
#define TXHDRCFG_CHID_35r_ENUM BCM56440_B0_TXHDRCFG_CHID_35r_ENUM
#define TXHDRCFG_CHID_36r_ENUM BCM56440_B0_TXHDRCFG_CHID_36r_ENUM
#define TXHDRCFG_CHID_37r_ENUM BCM56440_B0_TXHDRCFG_CHID_37r_ENUM
#define TXHDRCFG_CHID_38r_ENUM BCM56440_B0_TXHDRCFG_CHID_38r_ENUM
#define TXHDRCFG_CHID_39r_ENUM BCM56440_B0_TXHDRCFG_CHID_39r_ENUM
#define TXHDRCFG_CHID_4r_ENUM BCM56440_B0_TXHDRCFG_CHID_4r_ENUM
#define TXHDRCFG_CHID_40r_ENUM BCM56440_B0_TXHDRCFG_CHID_40r_ENUM
#define TXHDRCFG_CHID_41r_ENUM BCM56440_B0_TXHDRCFG_CHID_41r_ENUM
#define TXHDRCFG_CHID_42r_ENUM BCM56440_B0_TXHDRCFG_CHID_42r_ENUM
#define TXHDRCFG_CHID_43r_ENUM BCM56440_B0_TXHDRCFG_CHID_43r_ENUM
#define TXHDRCFG_CHID_44r_ENUM BCM56440_B0_TXHDRCFG_CHID_44r_ENUM
#define TXHDRCFG_CHID_45r_ENUM BCM56440_B0_TXHDRCFG_CHID_45r_ENUM
#define TXHDRCFG_CHID_46r_ENUM BCM56440_B0_TXHDRCFG_CHID_46r_ENUM
#define TXHDRCFG_CHID_47r_ENUM BCM56440_B0_TXHDRCFG_CHID_47r_ENUM
#define TXHDRCFG_CHID_48r_ENUM BCM56440_B0_TXHDRCFG_CHID_48r_ENUM
#define TXHDRCFG_CHID_49r_ENUM BCM56440_B0_TXHDRCFG_CHID_49r_ENUM
#define TXHDRCFG_CHID_5r_ENUM BCM56440_B0_TXHDRCFG_CHID_5r_ENUM
#define TXHDRCFG_CHID_50r_ENUM BCM56440_B0_TXHDRCFG_CHID_50r_ENUM
#define TXHDRCFG_CHID_51r_ENUM BCM56440_B0_TXHDRCFG_CHID_51r_ENUM
#define TXHDRCFG_CHID_52r_ENUM BCM56440_B0_TXHDRCFG_CHID_52r_ENUM
#define TXHDRCFG_CHID_53r_ENUM BCM56440_B0_TXHDRCFG_CHID_53r_ENUM
#define TXHDRCFG_CHID_54r_ENUM BCM56440_B0_TXHDRCFG_CHID_54r_ENUM
#define TXHDRCFG_CHID_55r_ENUM BCM56440_B0_TXHDRCFG_CHID_55r_ENUM
#define TXHDRCFG_CHID_56r_ENUM BCM56440_B0_TXHDRCFG_CHID_56r_ENUM
#define TXHDRCFG_CHID_57r_ENUM BCM56440_B0_TXHDRCFG_CHID_57r_ENUM
#define TXHDRCFG_CHID_58r_ENUM BCM56440_B0_TXHDRCFG_CHID_58r_ENUM
#define TXHDRCFG_CHID_59r_ENUM BCM56440_B0_TXHDRCFG_CHID_59r_ENUM
#define TXHDRCFG_CHID_6r_ENUM BCM56440_B0_TXHDRCFG_CHID_6r_ENUM
#define TXHDRCFG_CHID_60r_ENUM BCM56440_B0_TXHDRCFG_CHID_60r_ENUM
#define TXHDRCFG_CHID_61r_ENUM BCM56440_B0_TXHDRCFG_CHID_61r_ENUM
#define TXHDRCFG_CHID_62r_ENUM BCM56440_B0_TXHDRCFG_CHID_62r_ENUM
#define TXHDRCFG_CHID_63r_ENUM BCM56440_B0_TXHDRCFG_CHID_63r_ENUM
#define TXHDRCFG_CHID_7r_ENUM BCM56440_B0_TXHDRCFG_CHID_7r_ENUM
#define TXHDRCFG_CHID_8r_ENUM BCM56440_B0_TXHDRCFG_CHID_8r_ENUM
#define TXHDRCFG_CHID_9r_ENUM BCM56440_B0_TXHDRCFG_CHID_9r_ENUM
#define TXPFr_ENUM BCM56440_B0_TXPFr_ENUM
#define TXPPr_ENUM BCM56440_B0_TXPPr_ENUM
#define TXPREAMBLEr_ENUM BCM56440_B0_TXPREAMBLEr_ENUM
#define TXRTPTS1_CHID_0r_ENUM BCM56440_B0_TXRTPTS1_CHID_0r_ENUM
#define TXRTPTS1_CHID_1r_ENUM BCM56440_B0_TXRTPTS1_CHID_1r_ENUM
#define TXRTPTS1_CHID_10r_ENUM BCM56440_B0_TXRTPTS1_CHID_10r_ENUM
#define TXRTPTS1_CHID_11r_ENUM BCM56440_B0_TXRTPTS1_CHID_11r_ENUM
#define TXRTPTS1_CHID_12r_ENUM BCM56440_B0_TXRTPTS1_CHID_12r_ENUM
#define TXRTPTS1_CHID_13r_ENUM BCM56440_B0_TXRTPTS1_CHID_13r_ENUM
#define TXRTPTS1_CHID_14r_ENUM BCM56440_B0_TXRTPTS1_CHID_14r_ENUM
#define TXRTPTS1_CHID_15r_ENUM BCM56440_B0_TXRTPTS1_CHID_15r_ENUM
#define TXRTPTS1_CHID_16r_ENUM BCM56440_B0_TXRTPTS1_CHID_16r_ENUM
#define TXRTPTS1_CHID_17r_ENUM BCM56440_B0_TXRTPTS1_CHID_17r_ENUM
#define TXRTPTS1_CHID_18r_ENUM BCM56440_B0_TXRTPTS1_CHID_18r_ENUM
#define TXRTPTS1_CHID_19r_ENUM BCM56440_B0_TXRTPTS1_CHID_19r_ENUM
#define TXRTPTS1_CHID_2r_ENUM BCM56440_B0_TXRTPTS1_CHID_2r_ENUM
#define TXRTPTS1_CHID_20r_ENUM BCM56440_B0_TXRTPTS1_CHID_20r_ENUM
#define TXRTPTS1_CHID_21r_ENUM BCM56440_B0_TXRTPTS1_CHID_21r_ENUM
#define TXRTPTS1_CHID_22r_ENUM BCM56440_B0_TXRTPTS1_CHID_22r_ENUM
#define TXRTPTS1_CHID_23r_ENUM BCM56440_B0_TXRTPTS1_CHID_23r_ENUM
#define TXRTPTS1_CHID_24r_ENUM BCM56440_B0_TXRTPTS1_CHID_24r_ENUM
#define TXRTPTS1_CHID_25r_ENUM BCM56440_B0_TXRTPTS1_CHID_25r_ENUM
#define TXRTPTS1_CHID_26r_ENUM BCM56440_B0_TXRTPTS1_CHID_26r_ENUM
#define TXRTPTS1_CHID_27r_ENUM BCM56440_B0_TXRTPTS1_CHID_27r_ENUM
#define TXRTPTS1_CHID_28r_ENUM BCM56440_B0_TXRTPTS1_CHID_28r_ENUM
#define TXRTPTS1_CHID_29r_ENUM BCM56440_B0_TXRTPTS1_CHID_29r_ENUM
#define TXRTPTS1_CHID_3r_ENUM BCM56440_B0_TXRTPTS1_CHID_3r_ENUM
#define TXRTPTS1_CHID_30r_ENUM BCM56440_B0_TXRTPTS1_CHID_30r_ENUM
#define TXRTPTS1_CHID_31r_ENUM BCM56440_B0_TXRTPTS1_CHID_31r_ENUM
#define TXRTPTS1_CHID_32r_ENUM BCM56440_B0_TXRTPTS1_CHID_32r_ENUM
#define TXRTPTS1_CHID_33r_ENUM BCM56440_B0_TXRTPTS1_CHID_33r_ENUM
#define TXRTPTS1_CHID_34r_ENUM BCM56440_B0_TXRTPTS1_CHID_34r_ENUM
#define TXRTPTS1_CHID_35r_ENUM BCM56440_B0_TXRTPTS1_CHID_35r_ENUM
#define TXRTPTS1_CHID_36r_ENUM BCM56440_B0_TXRTPTS1_CHID_36r_ENUM
#define TXRTPTS1_CHID_37r_ENUM BCM56440_B0_TXRTPTS1_CHID_37r_ENUM
#define TXRTPTS1_CHID_38r_ENUM BCM56440_B0_TXRTPTS1_CHID_38r_ENUM
#define TXRTPTS1_CHID_39r_ENUM BCM56440_B0_TXRTPTS1_CHID_39r_ENUM
#define TXRTPTS1_CHID_4r_ENUM BCM56440_B0_TXRTPTS1_CHID_4r_ENUM
#define TXRTPTS1_CHID_40r_ENUM BCM56440_B0_TXRTPTS1_CHID_40r_ENUM
#define TXRTPTS1_CHID_41r_ENUM BCM56440_B0_TXRTPTS1_CHID_41r_ENUM
#define TXRTPTS1_CHID_42r_ENUM BCM56440_B0_TXRTPTS1_CHID_42r_ENUM
#define TXRTPTS1_CHID_43r_ENUM BCM56440_B0_TXRTPTS1_CHID_43r_ENUM
#define TXRTPTS1_CHID_44r_ENUM BCM56440_B0_TXRTPTS1_CHID_44r_ENUM
#define TXRTPTS1_CHID_45r_ENUM BCM56440_B0_TXRTPTS1_CHID_45r_ENUM
#define TXRTPTS1_CHID_46r_ENUM BCM56440_B0_TXRTPTS1_CHID_46r_ENUM
#define TXRTPTS1_CHID_47r_ENUM BCM56440_B0_TXRTPTS1_CHID_47r_ENUM
#define TXRTPTS1_CHID_48r_ENUM BCM56440_B0_TXRTPTS1_CHID_48r_ENUM
#define TXRTPTS1_CHID_49r_ENUM BCM56440_B0_TXRTPTS1_CHID_49r_ENUM
#define TXRTPTS1_CHID_5r_ENUM BCM56440_B0_TXRTPTS1_CHID_5r_ENUM
#define TXRTPTS1_CHID_50r_ENUM BCM56440_B0_TXRTPTS1_CHID_50r_ENUM
#define TXRTPTS1_CHID_51r_ENUM BCM56440_B0_TXRTPTS1_CHID_51r_ENUM
#define TXRTPTS1_CHID_52r_ENUM BCM56440_B0_TXRTPTS1_CHID_52r_ENUM
#define TXRTPTS1_CHID_53r_ENUM BCM56440_B0_TXRTPTS1_CHID_53r_ENUM
#define TXRTPTS1_CHID_54r_ENUM BCM56440_B0_TXRTPTS1_CHID_54r_ENUM
#define TXRTPTS1_CHID_55r_ENUM BCM56440_B0_TXRTPTS1_CHID_55r_ENUM
#define TXRTPTS1_CHID_56r_ENUM BCM56440_B0_TXRTPTS1_CHID_56r_ENUM
#define TXRTPTS1_CHID_57r_ENUM BCM56440_B0_TXRTPTS1_CHID_57r_ENUM
#define TXRTPTS1_CHID_58r_ENUM BCM56440_B0_TXRTPTS1_CHID_58r_ENUM
#define TXRTPTS1_CHID_59r_ENUM BCM56440_B0_TXRTPTS1_CHID_59r_ENUM
#define TXRTPTS1_CHID_6r_ENUM BCM56440_B0_TXRTPTS1_CHID_6r_ENUM
#define TXRTPTS1_CHID_60r_ENUM BCM56440_B0_TXRTPTS1_CHID_60r_ENUM
#define TXRTPTS1_CHID_61r_ENUM BCM56440_B0_TXRTPTS1_CHID_61r_ENUM
#define TXRTPTS1_CHID_62r_ENUM BCM56440_B0_TXRTPTS1_CHID_62r_ENUM
#define TXRTPTS1_CHID_63r_ENUM BCM56440_B0_TXRTPTS1_CHID_63r_ENUM
#define TXRTPTS1_CHID_7r_ENUM BCM56440_B0_TXRTPTS1_CHID_7r_ENUM
#define TXRTPTS1_CHID_8r_ENUM BCM56440_B0_TXRTPTS1_CHID_8r_ENUM
#define TXRTPTS1_CHID_9r_ENUM BCM56440_B0_TXRTPTS1_CHID_9r_ENUM
#define TXRTPTS2_CHID_0r_ENUM BCM56440_B0_TXRTPTS2_CHID_0r_ENUM
#define TXRTPTS2_CHID_1r_ENUM BCM56440_B0_TXRTPTS2_CHID_1r_ENUM
#define TXRTPTS2_CHID_10r_ENUM BCM56440_B0_TXRTPTS2_CHID_10r_ENUM
#define TXRTPTS2_CHID_11r_ENUM BCM56440_B0_TXRTPTS2_CHID_11r_ENUM
#define TXRTPTS2_CHID_12r_ENUM BCM56440_B0_TXRTPTS2_CHID_12r_ENUM
#define TXRTPTS2_CHID_13r_ENUM BCM56440_B0_TXRTPTS2_CHID_13r_ENUM
#define TXRTPTS2_CHID_14r_ENUM BCM56440_B0_TXRTPTS2_CHID_14r_ENUM
#define TXRTPTS2_CHID_15r_ENUM BCM56440_B0_TXRTPTS2_CHID_15r_ENUM
#define TXRTPTS2_CHID_16r_ENUM BCM56440_B0_TXRTPTS2_CHID_16r_ENUM
#define TXRTPTS2_CHID_17r_ENUM BCM56440_B0_TXRTPTS2_CHID_17r_ENUM
#define TXRTPTS2_CHID_18r_ENUM BCM56440_B0_TXRTPTS2_CHID_18r_ENUM
#define TXRTPTS2_CHID_19r_ENUM BCM56440_B0_TXRTPTS2_CHID_19r_ENUM
#define TXRTPTS2_CHID_2r_ENUM BCM56440_B0_TXRTPTS2_CHID_2r_ENUM
#define TXRTPTS2_CHID_20r_ENUM BCM56440_B0_TXRTPTS2_CHID_20r_ENUM
#define TXRTPTS2_CHID_21r_ENUM BCM56440_B0_TXRTPTS2_CHID_21r_ENUM
#define TXRTPTS2_CHID_22r_ENUM BCM56440_B0_TXRTPTS2_CHID_22r_ENUM
#define TXRTPTS2_CHID_23r_ENUM BCM56440_B0_TXRTPTS2_CHID_23r_ENUM
#define TXRTPTS2_CHID_24r_ENUM BCM56440_B0_TXRTPTS2_CHID_24r_ENUM
#define TXRTPTS2_CHID_25r_ENUM BCM56440_B0_TXRTPTS2_CHID_25r_ENUM
#define TXRTPTS2_CHID_26r_ENUM BCM56440_B0_TXRTPTS2_CHID_26r_ENUM
#define TXRTPTS2_CHID_27r_ENUM BCM56440_B0_TXRTPTS2_CHID_27r_ENUM
#define TXRTPTS2_CHID_28r_ENUM BCM56440_B0_TXRTPTS2_CHID_28r_ENUM
#define TXRTPTS2_CHID_29r_ENUM BCM56440_B0_TXRTPTS2_CHID_29r_ENUM
#define TXRTPTS2_CHID_3r_ENUM BCM56440_B0_TXRTPTS2_CHID_3r_ENUM
#define TXRTPTS2_CHID_30r_ENUM BCM56440_B0_TXRTPTS2_CHID_30r_ENUM
#define TXRTPTS2_CHID_31r_ENUM BCM56440_B0_TXRTPTS2_CHID_31r_ENUM
#define TXRTPTS2_CHID_32r_ENUM BCM56440_B0_TXRTPTS2_CHID_32r_ENUM
#define TXRTPTS2_CHID_33r_ENUM BCM56440_B0_TXRTPTS2_CHID_33r_ENUM
#define TXRTPTS2_CHID_34r_ENUM BCM56440_B0_TXRTPTS2_CHID_34r_ENUM
#define TXRTPTS2_CHID_35r_ENUM BCM56440_B0_TXRTPTS2_CHID_35r_ENUM
#define TXRTPTS2_CHID_36r_ENUM BCM56440_B0_TXRTPTS2_CHID_36r_ENUM
#define TXRTPTS2_CHID_37r_ENUM BCM56440_B0_TXRTPTS2_CHID_37r_ENUM
#define TXRTPTS2_CHID_38r_ENUM BCM56440_B0_TXRTPTS2_CHID_38r_ENUM
#define TXRTPTS2_CHID_39r_ENUM BCM56440_B0_TXRTPTS2_CHID_39r_ENUM
#define TXRTPTS2_CHID_4r_ENUM BCM56440_B0_TXRTPTS2_CHID_4r_ENUM
#define TXRTPTS2_CHID_40r_ENUM BCM56440_B0_TXRTPTS2_CHID_40r_ENUM
#define TXRTPTS2_CHID_41r_ENUM BCM56440_B0_TXRTPTS2_CHID_41r_ENUM
#define TXRTPTS2_CHID_42r_ENUM BCM56440_B0_TXRTPTS2_CHID_42r_ENUM
#define TXRTPTS2_CHID_43r_ENUM BCM56440_B0_TXRTPTS2_CHID_43r_ENUM
#define TXRTPTS2_CHID_44r_ENUM BCM56440_B0_TXRTPTS2_CHID_44r_ENUM
#define TXRTPTS2_CHID_45r_ENUM BCM56440_B0_TXRTPTS2_CHID_45r_ENUM
#define TXRTPTS2_CHID_46r_ENUM BCM56440_B0_TXRTPTS2_CHID_46r_ENUM
#define TXRTPTS2_CHID_47r_ENUM BCM56440_B0_TXRTPTS2_CHID_47r_ENUM
#define TXRTPTS2_CHID_48r_ENUM BCM56440_B0_TXRTPTS2_CHID_48r_ENUM
#define TXRTPTS2_CHID_49r_ENUM BCM56440_B0_TXRTPTS2_CHID_49r_ENUM
#define TXRTPTS2_CHID_5r_ENUM BCM56440_B0_TXRTPTS2_CHID_5r_ENUM
#define TXRTPTS2_CHID_50r_ENUM BCM56440_B0_TXRTPTS2_CHID_50r_ENUM
#define TXRTPTS2_CHID_51r_ENUM BCM56440_B0_TXRTPTS2_CHID_51r_ENUM
#define TXRTPTS2_CHID_52r_ENUM BCM56440_B0_TXRTPTS2_CHID_52r_ENUM
#define TXRTPTS2_CHID_53r_ENUM BCM56440_B0_TXRTPTS2_CHID_53r_ENUM
#define TXRTPTS2_CHID_54r_ENUM BCM56440_B0_TXRTPTS2_CHID_54r_ENUM
#define TXRTPTS2_CHID_55r_ENUM BCM56440_B0_TXRTPTS2_CHID_55r_ENUM
#define TXRTPTS2_CHID_56r_ENUM BCM56440_B0_TXRTPTS2_CHID_56r_ENUM
#define TXRTPTS2_CHID_57r_ENUM BCM56440_B0_TXRTPTS2_CHID_57r_ENUM
#define TXRTPTS2_CHID_58r_ENUM BCM56440_B0_TXRTPTS2_CHID_58r_ENUM
#define TXRTPTS2_CHID_59r_ENUM BCM56440_B0_TXRTPTS2_CHID_59r_ENUM
#define TXRTPTS2_CHID_6r_ENUM BCM56440_B0_TXRTPTS2_CHID_6r_ENUM
#define TXRTPTS2_CHID_60r_ENUM BCM56440_B0_TXRTPTS2_CHID_60r_ENUM
#define TXRTPTS2_CHID_61r_ENUM BCM56440_B0_TXRTPTS2_CHID_61r_ENUM
#define TXRTPTS2_CHID_62r_ENUM BCM56440_B0_TXRTPTS2_CHID_62r_ENUM
#define TXRTPTS2_CHID_63r_ENUM BCM56440_B0_TXRTPTS2_CHID_63r_ENUM
#define TXRTPTS2_CHID_7r_ENUM BCM56440_B0_TXRTPTS2_CHID_7r_ENUM
#define TXRTPTS2_CHID_8r_ENUM BCM56440_B0_TXRTPTS2_CHID_8r_ENUM
#define TXRTPTS2_CHID_9r_ENUM BCM56440_B0_TXRTPTS2_CHID_9r_ENUM
#define TX_DCB_ENUM BCM56440_B0_TX_DCB_ENUM
#define TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56440_B0_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56440_B0_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define TX_IPG_LENGTHr_ENUM BCM56440_B0_TX_IPG_LENGTHr_ENUM
#define TX_LLFC_LOG_COUNTERr_ENUM BCM56440_B0_TX_LLFC_LOG_COUNTERr_ENUM
#define TX_PREAMBLEr_ENUM BCM56440_B0_TX_PREAMBLEr_ENUM
#define TX_TS_DATAr_ENUM BCM56440_B0_TX_TS_DATAr_ENUM
#define TX_TS_SEQ_IDr_ENUM BCM56440_B0_TX_TS_SEQ_IDr_ENUM
#define UDF_CAM_BIST_CONFIGr_ENUM BCM56440_B0_UDF_CAM_BIST_CONFIGr_ENUM
#define UDF_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_UDF_CAM_BIST_DBG_DATAr_ENUM
#define UDF_CAM_BIST_STATUSr_ENUM BCM56440_B0_UDF_CAM_BIST_STATUSr_ENUM
#define UDF_CAM_DBGCTRLr_ENUM BCM56440_B0_UDF_CAM_DBGCTRLr_ENUM
#define UMAC_EEE_CTRLr_ENUM BCM56440_B0_UMAC_EEE_CTRLr_ENUM
#define UMAC_EEE_REF_COUNTr_ENUM BCM56440_B0_UMAC_EEE_REF_COUNTr_ENUM
#define UMAC_RX_PKT_DROP_STATUSr_ENUM BCM56440_B0_UMAC_RX_PKT_DROP_STATUSr_ENUM
#define UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM BCM56440_B0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM
#define UMAC_TIMESTAMP_ADJUSTr_ENUM BCM56440_B0_UMAC_TIMESTAMP_ADJUSTr_ENUM
#define UNKNOWN_HGI_BITMAPm_ENUM BCM56440_B0_UNKNOWN_HGI_BITMAPm_ENUM
#define UNKNOWN_HGI_BITMAP_PARITY_CONTROLr_ENUM BCM56440_B0_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr_ENUM
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr_ENUM
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr_ENUM
#define UNKNOWN_MCAST_BLOCK_MASKm_ENUM BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM BCM56440_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM
#define UNKNOWN_UCAST_BLOCK_MASKm_ENUM BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr_ENUM
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM BCM56440_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr_ENUM
#define USE_SP_SHAREDr_ENUM BCM56440_B0_USE_SP_SHAREDr_ENUM
#define VFIm_ENUM BCM56440_B0_VFIm_ENUM
#define VFI_1m_ENUM BCM56440_B0_VFI_1m_ENUM
#define VFI_1_PARITY_CONTROLr_ENUM BCM56440_B0_VFI_1_PARITY_CONTROLr_ENUM
#define VFI_1_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VFI_1_PARITY_STATUS_INTRr_ENUM
#define VFI_1_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VFI_1_PARITY_STATUS_NACKr_ENUM
#define VFI_PARITY_CONTROLr_ENUM BCM56440_B0_VFI_PARITY_CONTROLr_ENUM
#define VFI_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VFI_PARITY_STATUS_INTRr_ENUM
#define VFI_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VFI_PARITY_STATUS_NACKr_ENUM
#define VFP_CAM_BIST_CONFIGr_ENUM BCM56440_B0_VFP_CAM_BIST_CONFIGr_ENUM
#define VFP_CAM_BIST_CONTROLr_ENUM BCM56440_B0_VFP_CAM_BIST_CONTROLr_ENUM
#define VFP_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_VFP_CAM_BIST_DBG_DATAr_ENUM
#define VFP_CAM_BIST_STATUSr_ENUM BCM56440_B0_VFP_CAM_BIST_STATUSr_ENUM
#define VFP_CAM_CONTROL_SLICE_3_0r_ENUM BCM56440_B0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM
#define VFP_KEY_CONTROLr_ENUM BCM56440_B0_VFP_KEY_CONTROLr_ENUM
#define VFP_KEY_CONTROL_2r_ENUM BCM56440_B0_VFP_KEY_CONTROL_2r_ENUM
#define VFP_POLICY_PARITY_CONTROLr_ENUM BCM56440_B0_VFP_POLICY_PARITY_CONTROLr_ENUM
#define VFP_POLICY_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VFP_POLICY_PARITY_STATUS_INTRr_ENUM
#define VFP_POLICY_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VFP_POLICY_PARITY_STATUS_NACKr_ENUM
#define VFP_POLICY_TABLEm_ENUM BCM56440_B0_VFP_POLICY_TABLEm_ENUM
#define VFP_POLICY_TABLE_RAM_CONTROLr_ENUM BCM56440_B0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM
#define VFP_SLICE_CONTROLr_ENUM BCM56440_B0_VFP_SLICE_CONTROLr_ENUM
#define VFP_SLICE_MAPr_ENUM BCM56440_B0_VFP_SLICE_MAPr_ENUM
#define VFP_TCAMm_ENUM BCM56440_B0_VFP_TCAMm_ENUM
#define VLAN_COS_MAPm_ENUM BCM56440_B0_VLAN_COS_MAPm_ENUM
#define VLAN_COS_MAP_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_COS_MAP_PARITY_CONTROLr_ENUM
#define VLAN_COS_MAP_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_COS_MAP_PARITY_STATUS_INTRr_ENUM
#define VLAN_COS_MAP_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_COS_MAP_PARITY_STATUS_NACKr_ENUM
#define VLAN_CTRLr_ENUM BCM56440_B0_VLAN_CTRLr_ENUM
#define VLAN_MACm_ENUM BCM56440_B0_VLAN_MACm_ENUM
#define VLAN_MEMORY_DBGCTRLr_ENUM BCM56440_B0_VLAN_MEMORY_DBGCTRLr_ENUM
#define VLAN_MPLSm_ENUM BCM56440_B0_VLAN_MPLSm_ENUM
#define VLAN_MPLS_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_MPLS_PARITY_CONTROLr_ENUM
#define VLAN_MPLS_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_MPLS_PARITY_STATUS_INTRr_ENUM
#define VLAN_MPLS_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_MPLS_PARITY_STATUS_NACKr_ENUM
#define VLAN_OR_VFI_MAC_COUNTm_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_COUNTm_ENUM
#define VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr_ENUM
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr_ENUM
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr_ENUM
#define VLAN_OR_VFI_MAC_LIMITm_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_LIMITm_ENUM
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr_ENUM
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr_ENUM
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr_ENUM
#define VLAN_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_PARITY_CONTROLr_ENUM
#define VLAN_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_PARITY_STATUS_INTRr_ENUM
#define VLAN_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_PARITY_STATUS_NACKr_ENUM
#define VLAN_PROFILE_2m_ENUM BCM56440_B0_VLAN_PROFILE_2m_ENUM
#define VLAN_PROFILE_2_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_PROFILE_2_PARITY_CONTROLr_ENUM
#define VLAN_PROFILE_2_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_PROFILE_2_PARITY_STATUS_INTRr_ENUM
#define VLAN_PROFILE_2_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_PROFILE_2_PARITY_STATUS_NACKr_ENUM
#define VLAN_PROFILE_TABm_ENUM BCM56440_B0_VLAN_PROFILE_TABm_ENUM
#define VLAN_PROTOCOLm_ENUM BCM56440_B0_VLAN_PROTOCOLm_ENUM
#define VLAN_PROTOCOL_DATAm_ENUM BCM56440_B0_VLAN_PROTOCOL_DATAm_ENUM
#define VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM BCM56440_B0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM
#define VLAN_PROT_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_PROT_PARITY_CONTROLr_ENUM
#define VLAN_PROT_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_PROT_PARITY_STATUS_INTRr_ENUM
#define VLAN_PROT_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_PROT_PARITY_STATUS_NACKr_ENUM
#define VLAN_RANGE_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_RANGE_PARITY_CONTROLr_ENUM
#define VLAN_RANGE_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_RANGE_PARITY_STATUS_INTRr_ENUM
#define VLAN_RANGE_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_RANGE_PARITY_STATUS_NACKr_ENUM
#define VLAN_STG_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_STG_PARITY_CONTROLr_ENUM
#define VLAN_STG_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_STG_PARITY_STATUS_INTRr_ENUM
#define VLAN_STG_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_STG_PARITY_STATUS_NACKr_ENUM
#define VLAN_SUBNETm_ENUM BCM56440_B0_VLAN_SUBNETm_ENUM
#define VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM BCM56440_B0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM BCM56440_B0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM
#define VLAN_SUBNET_CAM_BIST_STATUSr_ENUM BCM56440_B0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM
#define VLAN_SUBNET_CAM_DBGCTRLr_ENUM BCM56440_B0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_DBGCTRLr_ENUM BCM56440_B0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_ONLYm_ENUM BCM56440_B0_VLAN_SUBNET_DATA_ONLYm_ENUM
#define VLAN_SUBNET_ONLYm_ENUM BCM56440_B0_VLAN_SUBNET_ONLYm_ENUM
#define VLAN_SUBNET_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_SUBNET_PARITY_CONTROLr_ENUM
#define VLAN_SUBNET_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VLAN_SUBNET_PARITY_STATUS_INTRr_ENUM
#define VLAN_SUBNET_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VLAN_SUBNET_PARITY_STATUS_NACKr_ENUM
#define VLAN_TABm_ENUM BCM56440_B0_VLAN_TABm_ENUM
#define VLAN_XLATEm_ENUM BCM56440_B0_VLAN_XLATEm_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_0r_ENUM BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_1r_ENUM BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_2r_ENUM BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_3r_ENUM BCM56440_B0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM
#define VLAN_XLATE_HASH_CONTROLr_ENUM BCM56440_B0_VLAN_XLATE_HASH_CONTROLr_ENUM
#define VLAN_XLATE_PARITY_CONTROLr_ENUM BCM56440_B0_VLAN_XLATE_PARITY_CONTROLr_ENUM
#define VLAN_XLATE_PARITY_STATUS_INTR_0r_ENUM BCM56440_B0_VLAN_XLATE_PARITY_STATUS_INTR_0r_ENUM
#define VLAN_XLATE_PARITY_STATUS_INTR_1r_ENUM BCM56440_B0_VLAN_XLATE_PARITY_STATUS_INTR_1r_ENUM
#define VLAN_XLATE_PARITY_STATUS_NACK_0r_ENUM BCM56440_B0_VLAN_XLATE_PARITY_STATUS_NACK_0r_ENUM
#define VLAN_XLATE_PARITY_STATUS_NACK_1r_ENUM BCM56440_B0_VLAN_XLATE_PARITY_STATUS_NACK_1r_ENUM
#define VRFm_ENUM BCM56440_B0_VRFm_ENUM
#define VRF_MASKr_ENUM BCM56440_B0_VRF_MASKr_ENUM
#define VRF_PARITY_CONTROLr_ENUM BCM56440_B0_VRF_PARITY_CONTROLr_ENUM
#define VRF_PARITY_STATUS_INTRr_ENUM BCM56440_B0_VRF_PARITY_STATUS_INTRr_ENUM
#define VRF_PARITY_STATUS_NACKr_ENUM BCM56440_B0_VRF_PARITY_STATUS_NACKr_ENUM
#define WREDMEMDEBUG_OPN_AVG_QSIZEr_ENUM BCM56440_B0_WREDMEMDEBUG_OPN_AVG_QSIZEr_ENUM
#define WREDMEMDEBUG_OPN_CONFIGr_ENUM BCM56440_B0_WREDMEMDEBUG_OPN_CONFIGr_ENUM
#define WREDMEMDEBUG_OPN_DROP_THD_DEQr_ENUM BCM56440_B0_WREDMEMDEBUG_OPN_DROP_THD_DEQr_ENUM
#define WREDMEMDEBUG_OPN_DROP_THD_ENQr_ENUM BCM56440_B0_WREDMEMDEBUG_OPN_DROP_THD_ENQr_ENUM
#define WREDMEMDEBUG_QUEUE_AVG_QSIZEr_ENUM BCM56440_B0_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_ENUM
#define WREDMEMDEBUG_QUEUE_CONFIGr_ENUM BCM56440_B0_WREDMEMDEBUG_QUEUE_CONFIGr_ENUM
#define WREDMEMDEBUG_QUEUE_DROP_THD_DEQr_ENUM BCM56440_B0_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr_ENUM
#define WREDMEMDEBUG_QUEUE_DROP_THD_ENQr_ENUM BCM56440_B0_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr_ENUM
#define WREDMEMDEBUG_QUEUE_OPN_MAPr_ENUM BCM56440_B0_WREDMEMDEBUG_QUEUE_OPN_MAPr_ENUM
#define WRED_MISCCONFIGr_ENUM BCM56440_B0_WRED_MISCCONFIGr_ENUM
#define WRED_PARITY_ERROR_BITMAPr_ENUM BCM56440_B0_WRED_PARITY_ERROR_BITMAPr_ENUM
#define WRED_PARITY_ERROR_INFOr_ENUM BCM56440_B0_WRED_PARITY_ERROR_INFOr_ENUM
#define WRED_PARITY_ERROR_MASKr_ENUM BCM56440_B0_WRED_PARITY_ERROR_MASKr_ENUM
#define WRED_PARITY_ERROR_POINTERr_ENUM BCM56440_B0_WRED_PARITY_ERROR_POINTERr_ENUM
#define XCON_CCM_DEFECT_STATUSr_ENUM BCM56440_B0_XCON_CCM_DEFECT_STATUSr_ENUM
#define XHOL_D0r_ENUM BCM56440_B0_XHOL_D0r_ENUM
#define XHOL_D1r_ENUM BCM56440_B0_XHOL_D1r_ENUM
#define XHOL_D2r_ENUM BCM56440_B0_XHOL_D2r_ENUM
#define XHOL_D3r_ENUM BCM56440_B0_XHOL_D3r_ENUM
#define XHOL_MH0r_ENUM BCM56440_B0_XHOL_MH0r_ENUM
#define XHOL_MH1r_ENUM BCM56440_B0_XHOL_MH1r_ENUM
#define XHOL_MH2r_ENUM BCM56440_B0_XHOL_MH2r_ENUM
#define XHOL_MH3r_ENUM BCM56440_B0_XHOL_MH3r_ENUM
#define XIBP_D0r_ENUM BCM56440_B0_XIBP_D0r_ENUM
#define XIBP_D1r_ENUM BCM56440_B0_XIBP_D1r_ENUM
#define XIBP_D2r_ENUM BCM56440_B0_XIBP_D2r_ENUM
#define XIBP_D3r_ENUM BCM56440_B0_XIBP_D3r_ENUM
#define XIBP_MH0r_ENUM BCM56440_B0_XIBP_MH0r_ENUM
#define XIBP_MH1r_ENUM BCM56440_B0_XIBP_MH1r_ENUM
#define XIBP_MH2r_ENUM BCM56440_B0_XIBP_MH2r_ENUM
#define XIBP_MH3r_ENUM BCM56440_B0_XIBP_MH3r_ENUM
#define XMAC_CLEAR_FIFO_STATUSr_ENUM BCM56440_B0_XMAC_CLEAR_FIFO_STATUSr_ENUM
#define XMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM56440_B0_XMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define XMAC_CTRLr_ENUM BCM56440_B0_XMAC_CTRLr_ENUM
#define XMAC_EEE_CTRLr_ENUM BCM56440_B0_XMAC_EEE_CTRLr_ENUM
#define XMAC_EEE_TIMERSr_ENUM BCM56440_B0_XMAC_EEE_TIMERSr_ENUM
#define XMAC_FIFO_STATUSr_ENUM BCM56440_B0_XMAC_FIFO_STATUSr_ENUM
#define XMAC_GMII_EEE_CTRLr_ENUM BCM56440_B0_XMAC_GMII_EEE_CTRLr_ENUM
#define XMAC_HCFC_CTRLr_ENUM BCM56440_B0_XMAC_HCFC_CTRLr_ENUM
#define XMAC_LLFC_CTRLr_ENUM BCM56440_B0_XMAC_LLFC_CTRLr_ENUM
#define XMAC_MACSEC_CTRLr_ENUM BCM56440_B0_XMAC_MACSEC_CTRLr_ENUM
#define XMAC_MODEr_ENUM BCM56440_B0_XMAC_MODEr_ENUM
#define XMAC_OSTS_TIMESTAMP_ADJUSTr_ENUM BCM56440_B0_XMAC_OSTS_TIMESTAMP_ADJUSTr_ENUM
#define XMAC_PAUSE_CTRLr_ENUM BCM56440_B0_XMAC_PAUSE_CTRLr_ENUM
#define XMAC_PFC_CTRLr_ENUM BCM56440_B0_XMAC_PFC_CTRLr_ENUM
#define XMAC_PFC_DAr_ENUM BCM56440_B0_XMAC_PFC_DAr_ENUM
#define XMAC_PFC_OPCODEr_ENUM BCM56440_B0_XMAC_PFC_OPCODEr_ENUM
#define XMAC_PFC_TYPEr_ENUM BCM56440_B0_XMAC_PFC_TYPEr_ENUM
#define XMAC_RX_CTRLr_ENUM BCM56440_B0_XMAC_RX_CTRLr_ENUM
#define XMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM56440_B0_XMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define XMAC_RX_LSS_CTRLr_ENUM BCM56440_B0_XMAC_RX_LSS_CTRLr_ENUM
#define XMAC_RX_LSS_STATUSr_ENUM BCM56440_B0_XMAC_RX_LSS_STATUSr_ENUM
#define XMAC_RX_MAC_SAr_ENUM BCM56440_B0_XMAC_RX_MAC_SAr_ENUM
#define XMAC_RX_MAX_SIZEr_ENUM BCM56440_B0_XMAC_RX_MAX_SIZEr_ENUM
#define XMAC_RX_VLAN_TAGr_ENUM BCM56440_B0_XMAC_RX_VLAN_TAGr_ENUM
#define XMAC_SPARE0r_ENUM BCM56440_B0_XMAC_SPARE0r_ENUM
#define XMAC_SPARE1r_ENUM BCM56440_B0_XMAC_SPARE1r_ENUM
#define XMAC_TX_CTRLr_ENUM BCM56440_B0_XMAC_TX_CTRLr_ENUM
#define XMAC_TX_FIFO_CREDITSr_ENUM BCM56440_B0_XMAC_TX_FIFO_CREDITSr_ENUM
#define XMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM56440_B0_XMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define XMAC_TX_MAC_SAr_ENUM BCM56440_B0_XMAC_TX_MAC_SAr_ENUM
#define XMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56440_B0_XMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define XMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56440_B0_XMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define XMODIDr_ENUM BCM56440_B0_XMODIDr_ENUM
#define XMODID_DUAL_ENr_ENUM BCM56440_B0_XMODID_DUAL_ENr_ENUM
#define XMODID_ENr_ENUM BCM56440_B0_XMODID_ENr_ENUM
#define XPAUSE_D0r_ENUM BCM56440_B0_XPAUSE_D0r_ENUM
#define XPAUSE_D1r_ENUM BCM56440_B0_XPAUSE_D1r_ENUM
#define XPAUSE_D2r_ENUM BCM56440_B0_XPAUSE_D2r_ENUM
#define XPAUSE_D3r_ENUM BCM56440_B0_XPAUSE_D3r_ENUM
#define XPAUSE_MH0r_ENUM BCM56440_B0_XPAUSE_MH0r_ENUM
#define XPAUSE_MH1r_ENUM BCM56440_B0_XPAUSE_MH1r_ENUM
#define XPAUSE_MH2r_ENUM BCM56440_B0_XPAUSE_MH2r_ENUM
#define XPAUSE_MH3r_ENUM BCM56440_B0_XPAUSE_MH3r_ENUM
#define XPAUSE_RX_DA_LSr_ENUM BCM56440_B0_XPAUSE_RX_DA_LSr_ENUM
#define XPAUSE_RX_DA_MSr_ENUM BCM56440_B0_XPAUSE_RX_DA_MSr_ENUM
#define XPAUSE_RX_LENGTH_TYPEr_ENUM BCM56440_B0_XPAUSE_RX_LENGTH_TYPEr_ENUM
#define XPAUSE_RX_OPCODEr_ENUM BCM56440_B0_XPAUSE_RX_OPCODEr_ENUM
#define XPAUSE_TX_PKT_XOFF_VALr_ENUM BCM56440_B0_XPAUSE_TX_PKT_XOFF_VALr_ENUM
#define XPAUSE_WATCHDOG_INIT_VALr_ENUM BCM56440_B0_XPAUSE_WATCHDOG_INIT_VALr_ENUM
#define XPAUSE_WATCHDOG_THRESHr_ENUM BCM56440_B0_XPAUSE_WATCHDOG_THRESHr_ENUM
#define XPORT_CONFIGr_ENUM BCM56440_B0_XPORT_CONFIGr_ENUM
#define XPORT_ECC_CONTROLr_ENUM BCM56440_B0_XPORT_ECC_CONTROLr_ENUM
#define XPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM56440_B0_XPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define XPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56440_B0_XPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define XPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56440_B0_XPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define XPORT_INTR_ENABLEr_ENUM BCM56440_B0_XPORT_INTR_ENABLEr_ENUM
#define XPORT_INTR_STATUSr_ENUM BCM56440_B0_XPORT_INTR_STATUSr_ENUM
#define XPORT_LINKSTATUS_DOWNr_ENUM BCM56440_B0_XPORT_LINKSTATUS_DOWNr_ENUM
#define XPORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM56440_B0_XPORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define XPORT_MEMORY_CONTROL0r_ENUM BCM56440_B0_XPORT_MEMORY_CONTROL0r_ENUM
#define XPORT_MEMORY_CONTROL1r_ENUM BCM56440_B0_XPORT_MEMORY_CONTROL1r_ENUM
#define XPORT_MEMORY_CONTROL2r_ENUM BCM56440_B0_XPORT_MEMORY_CONTROL2r_ENUM
#define XPORT_MIB_RESETr_ENUM BCM56440_B0_XPORT_MIB_RESETr_ENUM
#define XPORT_MIB_RSC_MEM0_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_RSC_MEM0_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM1_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_RSC_MEM1_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM2_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_RSC_MEM2_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM3_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_RSC_MEM3_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM4_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_RSC_MEM4_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM0_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_TSC_MEM0_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM1_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_TSC_MEM1_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM2_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_TSC_MEM2_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM3_ECC_STATUSr_ENUM BCM56440_B0_XPORT_MIB_TSC_MEM3_ECC_STATUSr_ENUM
#define XPORT_MODE_REGr_ENUM BCM56440_B0_XPORT_MODE_REGr_ENUM
#define XPORT_PORT_ENABLEr_ENUM BCM56440_B0_XPORT_PORT_ENABLEr_ENUM
#define XPORT_RXFIFO_MEM0_ECC_STATUSr_ENUM BCM56440_B0_XPORT_RXFIFO_MEM0_ECC_STATUSr_ENUM
#define XPORT_RXFIFO_MEM1_ECC_STATUSr_ENUM BCM56440_B0_XPORT_RXFIFO_MEM1_ECC_STATUSr_ENUM
#define XPORT_RXFIFO_MEM2_ECC_STATUSr_ENUM BCM56440_B0_XPORT_RXFIFO_MEM2_ECC_STATUSr_ENUM
#define XPORT_RXFIFO_MEM3_ECC_STATUSr_ENUM BCM56440_B0_XPORT_RXFIFO_MEM3_ECC_STATUSr_ENUM
#define XPORT_RXFIFO_MEM4_ECC_STATUSr_ENUM BCM56440_B0_XPORT_RXFIFO_MEM4_ECC_STATUSr_ENUM
#define XPORT_TO_MMU_BKPr_ENUM BCM56440_B0_XPORT_TO_MMU_BKPr_ENUM
#define XPORT_TXFIFO_MEM_ECC_STATUSr_ENUM BCM56440_B0_XPORT_TXFIFO_MEM_ECC_STATUSr_ENUM
#define XPORT_WC_UCMEM_DATAm_ENUM BCM56440_B0_XPORT_WC_UCMEM_DATAm_ENUM
#define XPORT_XGXS_COUNTER_MODEr_ENUM BCM56440_B0_XPORT_XGXS_COUNTER_MODEr_ENUM
#define XPORT_XGXS_CTRLr_ENUM BCM56440_B0_XPORT_XGXS_CTRLr_ENUM
#define XPORT_XGXS_NEWCTL_REGr_ENUM BCM56440_B0_XPORT_XGXS_NEWCTL_REGr_ENUM
#define XPORT_XGXS_NEWSTATUS0_REGr_ENUM BCM56440_B0_XPORT_XGXS_NEWSTATUS0_REGr_ENUM
#define XPORT_XGXS_NEWSTATUS1_REGr_ENUM BCM56440_B0_XPORT_XGXS_NEWSTATUS1_REGr_ENUM
#define XPORT_XGXS_NEWSTATUS2_REGr_ENUM BCM56440_B0_XPORT_XGXS_NEWSTATUS2_REGr_ENUM
#define XPORT_XGXS_NEWSTATUS3_REGr_ENUM BCM56440_B0_XPORT_XGXS_NEWSTATUS3_REGr_ENUM
#define XPORT_XGXS_STATUS_REGr_ENUM BCM56440_B0_XPORT_XGXS_STATUS_REGr_ENUM
#define XPORT_XMAC_CONTROLr_ENUM BCM56440_B0_XPORT_XMAC_CONTROLr_ENUM
#define XP_EEE_COUNTER_MODEr_ENUM BCM56440_B0_XP_EEE_COUNTER_MODEr_ENUM
#define XP_TXFIFO_CELL_CNTr_ENUM BCM56440_B0_XP_TXFIFO_CELL_CNTr_ENUM
#define XP_TXFIFO_CELL_REQ_CNTr_ENUM BCM56440_B0_XP_TXFIFO_CELL_REQ_CNTr_ENUM
#define XP_TXFIFO_OVRFLWr_ENUM BCM56440_B0_XP_TXFIFO_OVRFLWr_ENUM
#define XP_TXFIFO_PKT_DROP_CTLr_ENUM BCM56440_B0_XP_TXFIFO_PKT_DROP_CTLr_ENUM
#define XTHOLr_ENUM BCM56440_B0_XTHOLr_ENUM
#define XTIBPr_ENUM BCM56440_B0_XTIBPr_ENUM
#define XTPSEr_ENUM BCM56440_B0_XTPSEr_ENUM
#define X_GPORT_CNTMAXSIZEr_ENUM BCM56440_B0_X_GPORT_CNTMAXSIZEr_ENUM
#define X_GPORT_CONFIGr_ENUM BCM56440_B0_X_GPORT_CONFIGr_ENUM
#define X_GPORT_SGNDET_EARLYCRSr_ENUM BCM56440_B0_X_GPORT_SGNDET_EARLYCRSr_ENUM

#endif /* CDK_EXCLUDE_CHIPLESS_TYPES */

#endif /* __BCM56440_B0_ENUM_H__ */
