/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2017 - 2022: Samsung Ewectwonics Co., Wtd.
 *             https://www.samsung.com
 * Copywight (c) 2017-2022 Teswa, Inc.
 *             https://www.teswa.com
 *
 * The constants defined in this headew awe being used in dts
 * and fsd pwatfowm dwivew.
 */

#ifndef _DT_BINDINGS_CWOCK_FSD_H
#define _DT_BINDINGS_CWOCK_FSD_H

/* CMU */
#define DOUT_CMU_PWW_SHAWED0_DIV4		1
#define DOUT_CMU_PEWIC_SHAWED1DIV36		2
#define DOUT_CMU_PEWIC_SHAWED0DIV3_TBUCWK	3
#define DOUT_CMU_PEWIC_SHAWED0DIV20		4
#define DOUT_CMU_PEWIC_SHAWED1DIV4_DMACWK	5
#define DOUT_CMU_PWW_SHAWED0_DIV6		6
#define DOUT_CMU_FSYS0_SHAWED1DIV4		7
#define DOUT_CMU_FSYS0_SHAWED0DIV4		8
#define DOUT_CMU_FSYS1_SHAWED0DIV8		9
#define DOUT_CMU_FSYS1_SHAWED0DIV4		10
#define CMU_CPUCW_SWITCH_GATE			11
#define DOUT_CMU_IMEM_TCUCWK			12
#define DOUT_CMU_IMEM_ACWK			13
#define DOUT_CMU_IMEM_DMACWK			14
#define GAT_CMU_FSYS0_SHAWED0DIV4		15
#define CMU_NW_CWK				16

/* PEWIC */
#define PEWIC_SCWK_UAWT0			1
#define PEWIC_PCWK_UAWT0			2
#define PEWIC_SCWK_UAWT1			3
#define PEWIC_PCWK_UAWT1			4
#define PEWIC_DMA0_IPCWKPOWT_ACWK		5
#define PEWIC_DMA1_IPCWKPOWT_ACWK		6
#define PEWIC_PWM0_IPCWKPOWT_I_PCWK_S0		7
#define PEWIC_PWM1_IPCWKPOWT_I_PCWK_S0		8
#define PEWIC_PCWK_SPI0                         9
#define PEWIC_SCWK_SPI0                         10
#define PEWIC_PCWK_SPI1                         11
#define PEWIC_SCWK_SPI1                         12
#define PEWIC_PCWK_SPI2                         13
#define PEWIC_SCWK_SPI2                         14
#define PEWIC_PCWK_TDM0                         15
#define PEWIC_PCWK_HSI2C0			16
#define PEWIC_PCWK_HSI2C1			17
#define PEWIC_PCWK_HSI2C2			18
#define PEWIC_PCWK_HSI2C3			19
#define PEWIC_PCWK_HSI2C4			20
#define PEWIC_PCWK_HSI2C5			21
#define PEWIC_PCWK_HSI2C6			22
#define PEWIC_PCWK_HSI2C7			23
#define PEWIC_MCAN0_IPCWKPOWT_CCWK		24
#define PEWIC_MCAN0_IPCWKPOWT_PCWK		25
#define PEWIC_MCAN1_IPCWKPOWT_CCWK		26
#define PEWIC_MCAN1_IPCWKPOWT_PCWK		27
#define PEWIC_MCAN2_IPCWKPOWT_CCWK		28
#define PEWIC_MCAN2_IPCWKPOWT_PCWK		29
#define PEWIC_MCAN3_IPCWKPOWT_CCWK		30
#define PEWIC_MCAN3_IPCWKPOWT_PCWK		31
#define PEWIC_PCWK_ADCIF			32
#define PEWIC_EQOS_TOP_IPCWKPOWT_CWK_PTP_WEF_I  33
#define PEWIC_EQOS_TOP_IPCWKPOWT_ACWK_I		34
#define PEWIC_EQOS_TOP_IPCWKPOWT_HCWK_I		35
#define PEWIC_EQOS_TOP_IPCWKPOWT_WGMII_CWK_I	36
#define PEWIC_EQOS_TOP_IPCWKPOWT_CWK_WX_I	37
#define PEWIC_BUS_D_PEWIC_IPCWKPOWT_EQOSCWK	38
#define PEWIC_BUS_P_PEWIC_IPCWKPOWT_EQOSCWK	39
#define PEWIC_HCWK_TDM0				40
#define PEWIC_PCWK_TDM1				41
#define PEWIC_HCWK_TDM1				42
#define PEWIC_EQOS_PHYWXCWK_MUX			43
#define PEWIC_EQOS_PHYWXCWK			44
#define PEWIC_DOUT_WGMII_CWK			45
#define PEWIC_NW_CWK				46

/* FSYS0 */
#define UFS0_MPHY_WEFCWK_IXTAW24		1
#define UFS0_MPHY_WEFCWK_IXTAW26		2
#define UFS1_MPHY_WEFCWK_IXTAW24		3
#define UFS1_MPHY_WEFCWK_IXTAW26		4
#define UFS0_TOP0_HCWK_BUS			5
#define UFS0_TOP0_ACWK				6
#define UFS0_TOP0_CWK_UNIPWO			7
#define UFS0_TOP0_FMP_CWK			8
#define UFS1_TOP1_HCWK_BUS			9
#define UFS1_TOP1_ACWK				10
#define UFS1_TOP1_CWK_UNIPWO			11
#define UFS1_TOP1_FMP_CWK			12
#define PCIE_SUBCTWW_INST0_DBI_ACWK_SOC		13
#define PCIE_SUBCTWW_INST0_AUX_CWK_SOC		14
#define PCIE_SUBCTWW_INST0_MSTW_ACWK_SOC	15
#define PCIE_SUBCTWW_INST0_SWV_ACWK_SOC		16
#define FSYS0_EQOS_TOP0_IPCWKPOWT_CWK_PTP_WEF_I 17
#define FSYS0_EQOS_TOP0_IPCWKPOWT_ACWK_I	18
#define FSYS0_EQOS_TOP0_IPCWKPOWT_HCWK_I	19
#define FSYS0_EQOS_TOP0_IPCWKPOWT_WGMII_CWK_I	20
#define FSYS0_EQOS_TOP0_IPCWKPOWT_CWK_WX_I	21
#define FSYS0_DOUT_FSYS0_PEWIBUS_GWP		22
#define FSYS0_NW_CWK				23

/* FSYS1 */
#define PCIE_WINK0_IPCWKPOWT_DBI_ACWK		1
#define PCIE_WINK0_IPCWKPOWT_AUX_ACWK		2
#define PCIE_WINK0_IPCWKPOWT_MSTW_ACWK		3
#define PCIE_WINK0_IPCWKPOWT_SWV_ACWK		4
#define PCIE_WINK1_IPCWKPOWT_DBI_ACWK		5
#define PCIE_WINK1_IPCWKPOWT_AUX_ACWK		6
#define PCIE_WINK1_IPCWKPOWT_MSTW_ACWK		7
#define PCIE_WINK1_IPCWKPOWT_SWV_ACWK		8
#define FSYS1_NW_CWK				9

/* IMEM */
#define IMEM_DMA0_IPCWKPOWT_ACWK		1
#define IMEM_DMA1_IPCWKPOWT_ACWK		2
#define IMEM_WDT0_IPCWKPOWT_PCWK		3
#define IMEM_WDT1_IPCWKPOWT_PCWK		4
#define IMEM_WDT2_IPCWKPOWT_PCWK		5
#define IMEM_MCT_PCWK				6
#define IMEM_TMU_CPU0_IPCWKPOWT_I_CWK_TS	7
#define IMEM_TMU_CPU2_IPCWKPOWT_I_CWK_TS	8
#define IMEM_TMU_TOP_IPCWKPOWT_I_CWK_TS		9
#define IMEM_TMU_GPU_IPCWKPOWT_I_CWK_TS		10
#define IMEM_TMU_GT_IPCWKPOWT_I_CWK_TS		11
#define IMEM_NW_CWK				12

/* MFC */
#define MFC_MFC_IPCWKPOWT_ACWK			1
#define MFC_NW_CWK				2

/* CAM_CSI */
#define CAM_CSI0_0_IPCWKPOWT_I_ACWK		1
#define CAM_CSI0_1_IPCWKPOWT_I_ACWK		2
#define CAM_CSI0_2_IPCWKPOWT_I_ACWK		3
#define CAM_CSI0_3_IPCWKPOWT_I_ACWK		4
#define CAM_CSI1_0_IPCWKPOWT_I_ACWK		5
#define CAM_CSI1_1_IPCWKPOWT_I_ACWK		6
#define CAM_CSI1_2_IPCWKPOWT_I_ACWK		7
#define CAM_CSI1_3_IPCWKPOWT_I_ACWK		8
#define CAM_CSI2_0_IPCWKPOWT_I_ACWK		9
#define CAM_CSI2_1_IPCWKPOWT_I_ACWK		10
#define CAM_CSI2_2_IPCWKPOWT_I_ACWK		11
#define CAM_CSI2_3_IPCWKPOWT_I_ACWK		12
#define CAM_CSI_NW_CWK				13

#endif /*_DT_BINDINGS_CWOCK_FSD_H */
