
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_bin[1]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Endpoint: almost_empty (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ rd_ptr_bin[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.33    0.58    0.58 ^ rd_ptr_bin[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_bin[1] (net)
                  0.33    0.00    0.58 ^ _480_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.27    0.25    0.83 ^ _480_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _190_ (net)
                  0.27    0.00    0.83 ^ _481_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.24    1.07 ^ _481_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _191_ (net)
                  0.26    0.00    1.07 ^ _482_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.14    0.12    1.19 v _482_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _387_ (net)
                  0.14    0.00    1.19 v _847_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.17    0.35    1.54 v _847_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _389_ (net)
                  0.17    0.00    1.54 v _440_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.17    1.72 v _440_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _170_ (net)
                  0.06    0.00    1.72 v _441_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.91 v _441_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _171_ (net)
                  0.08    0.00    1.91 v _442_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    2.03 ^ _442_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _172_ (net)
                  0.18    0.00    2.03 ^ _443_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.01    0.09    0.27    2.30 v _443_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         rd_count[4] (net)
                  0.09    0.00    2.30 v _843_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.00    0.18    0.07    2.37 ^ _843_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         almost_empty (net)
                  0.18    0.00    2.37 ^ almost_empty (out)
                                  2.37   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.99e-02   4.43e-03   1.11e-07   2.43e-02  56.5%
Combinational          1.59e-02   2.85e-03   1.08e-07   1.88e-02  43.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.58e-02   7.28e-03   2.19e-07   4.31e-02 100.0%
                          83.1%      16.9%       0.0%
