Search.setIndex({"docnames": ["index", "tutorial_toy"], "filenames": ["index.rst", "tutorial_toy.rst"], "titles": ["Welcome to verilog-to-pyg\u2019s documentation!", "Verilog-to-PyG - A framework for Graph Learning on RTL Designs"], "terms": {"index": 0, "modul": [0, 1], "search": 0, "page": [0, 1], "make": 1, "sure": 1, "you": 1, "compil": 1, "abc": 1, "link": 1, "binari": 1, "work": 1, "folder": 1, "us": 1, "ln": 1, "": 1, "welcom": 1, "project": 1, "here": 1, "an": 1, "outlin": 1, "what": 1, "can": 1, "expect": 1, "find": 1, "thi": 1, "1": 1, "repres": 1, "behavior": 1, "aig": 1, "full": 1, "found": 1, "mult": 1, "2b": 1, "v": 1, "multi2": 1, "a0": 1, "a1": 1, "b0": 1, "b1": 1, "m0": 1, "m1": 1, "m2": 1, "m3": 1, "input": 1, "output": 1, "wire": 1, "new_multi2": 1, "x0_0_": 1, "x0_1_": 1, "x0_2_": 1, "x0_3_": 1, "y0_0_": 1, "y0_1_": 1, "y0_2_": 1, "y0_3_": 1, "y1_0_": 1, "y1_1_": 1, "y1_2_": 1, "y1_3_": 1, "add4": 1, "c_": 1, "new_n60_": 1, "new_n62_": 1, "new_n64_": 1, "assign": 1, "x2_0_": 1, "x2_1_": 1, "x2_2_": 1, "x2_3_": 1, "endmodul": 1, "2": 1, "technologi": 1, "map": 1, "circuit": 1, "i": 1, "7nm_lvt_ff": 1, "lib": 1, "new_n9_": 1, "new_n10_": 1, "new_n12_": 1, "new_n13_": 1, "new_n15_": 1, "new_n16_": 1, "invx1_asap7_75t_l": 1, "g0": 1, "y": 1, "g1": 1, "nor2xp33_asap7_75t_l": 1, "g2": 1, "b": 1, "and4x1_asap7_75t_l": 1, "g3": 1, "c": 1, "d": 1, "aoi22xp33_asap7_75t_l": 1, "g4": 1, "a2": 1, "b2": 1, "g5": 1, "g6": 1, "g7": 1, "aoi211xp5_asap7_75t_l": 1, "g8": 1, "nor4xp25_asap7_75t_l": 1, "g9": 1, "A": 0, "framework": 0, "graph": 0, "learn": 0, "rtl": 0, "design": 0, "setup": 0, "toi": 0, "exampl": 0, "tutori": 0}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 0, "verilog": [0, 1], "pyg": [0, 1], "": 0, "document": 0, "indic": 0, "tabl": 0, "A": 1, "framework": 1, "graph": 1, "learn": 1, "rtl": 1, "design": 1, "setup": 1, "toi": 1, "exampl": 1, "tutori": 1, "content": 0}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Welcome to verilog-to-pyg\u2019s documentation!": [[0, "welcome-to-verilog-to-pyg-s-documentation"]], "Contents:": [[0, null]], "Indices and tables": [[0, "indices-and-tables"]], "Verilog-to-PyG - A framework for Graph Learning on RTL Designs": [[1, "verilog-to-pyg-a-framework-for-graph-learning-on-rtl-designs"]], "Setups": [[1, "setups"]], "Toy example tutorials": [[1, "toy-example-tutorials"]]}, "indexentries": {}})