MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  107.90ps 107.90ps 107.90ps 107.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  123.10ps 123.10ps 123.10ps 123.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  125.10ps 125.10ps 125.10ps 125.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  122.30ps 122.30ps 122.30ps 122.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  134.90ps 134.90ps 134.90ps 134.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  113.20ps 113.20ps 113.20ps 113.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  112.70ps 112.70ps 112.70ps 112.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  119.30ps 119.30ps 119.30ps 119.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  101.40ps 101.40ps 101.40ps 101.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  135.40ps 135.40ps 135.40ps 135.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  119.70ps 119.70ps 119.70ps 119.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  114.00ps 114.00ps 114.00ps 114.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  122.40ps 122.40ps 122.40ps 122.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  120.60ps 120.60ps 120.60ps 120.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  108.10ps 108.10ps 108.10ps 108.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  112.70ps 112.70ps 112.70ps 112.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  138.80ps 138.80ps 138.80ps 138.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  94.50ps 94.50ps 94.50ps 94.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  137.20ps 137.20ps 137.20ps 137.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  114.10ps 114.10ps 114.10ps 114.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  96.20ps 96.20ps 96.20ps 96.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  131.90ps 131.90ps 131.90ps 131.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  115.70ps 115.70ps 115.70ps 115.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  114.90ps 114.90ps 114.90ps 114.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  119.00ps 119.00ps 119.00ps 119.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  93.90ps 93.90ps 93.90ps 93.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  113.20ps 113.20ps 113.20ps 113.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  103.50ps 103.50ps 103.50ps 103.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  111.00ps 111.00ps 111.00ps 111.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  112.30ps 112.30ps 112.30ps 112.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  96.90ps 96.90ps 96.90ps 96.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  114.40ps 114.40ps 114.40ps 114.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  102.70ps 102.70ps 102.70ps 102.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  106.10ps 106.10ps 106.10ps 106.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  102.40ps 102.40ps 102.40ps 102.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  135.20ps 135.20ps 135.20ps 135.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  107.40ps 107.40ps 107.40ps 107.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  114.70ps 114.70ps 114.70ps 114.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  95.40ps 95.40ps 95.40ps 95.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  119.60ps 119.60ps 119.60ps 119.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  112.50ps 112.50ps 112.50ps 112.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  113.50ps 113.50ps 113.50ps 113.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  112.80ps 112.80ps 112.80ps 112.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  96.40ps 96.40ps 96.40ps 96.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  107.40ps 107.40ps 107.40ps 107.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  117.50ps 117.50ps 117.50ps 117.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  106.30ps 106.30ps 106.30ps 106.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  95.10ps 95.10ps 95.10ps 95.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  95.60ps 95.60ps 95.60ps 95.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  101.70ps 101.70ps 101.70ps 101.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  92.90ps 92.90ps 92.90ps 92.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  115.40ps 115.40ps 115.40ps 115.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  88.70ps 88.70ps 88.70ps 88.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  116.50ps 116.50ps 116.50ps 116.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  106.00ps 106.00ps 106.00ps 106.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  116.30ps 116.30ps 116.30ps 116.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  93.10ps 93.10ps 93.10ps 93.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  108.00ps 108.00ps 108.00ps 108.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  102.90ps 102.90ps 102.90ps 102.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  88.20ps 88.20ps 88.20ps 88.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  95.70ps 95.70ps 95.70ps 95.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  119.70ps 119.70ps 119.70ps 119.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  99.70ps 99.70ps 99.70ps 99.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  97.60ps 97.60ps 97.60ps 97.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  108.40ps 108.40ps 108.40ps 108.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  87.50ps 87.50ps 87.50ps 87.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  128.20ps 128.20ps 128.20ps 128.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  105.30ps 105.30ps 105.30ps 105.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  108.60ps 108.60ps 108.60ps 108.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  100.40ps 100.40ps 100.40ps 100.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  105.60ps 105.60ps 105.60ps 105.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  111.10ps 111.10ps 111.10ps 111.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  75.90ps 75.90ps 75.90ps 75.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  117.80ps 117.80ps 117.80ps 117.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  90.70ps 90.70ps 90.70ps 90.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  122.00ps 122.00ps 122.00ps 122.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  89.40ps 89.40ps 89.40ps 89.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  116.00ps 116.00ps 116.00ps 116.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  111.60ps 111.60ps 111.60ps 111.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  96.10ps 96.10ps 96.10ps 96.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  121.30ps 121.30ps 121.30ps 121.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  120.10ps 120.10ps 120.10ps 120.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  100.90ps 100.90ps 100.90ps 100.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  105.50ps 105.50ps 105.50ps 105.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  100.80ps 100.80ps 100.80ps 100.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  88.80ps 88.80ps 88.80ps 88.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  103.00ps 103.00ps 103.00ps 103.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  94.00ps 94.00ps 94.00ps 94.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  84.30ps 84.30ps 84.30ps 84.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  95.30ps 95.30ps 95.30ps 95.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  84.70ps 84.70ps 84.70ps 84.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  70.30ps 70.30ps 70.30ps 70.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  89.00ps 89.00ps 89.00ps 89.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  89.30ps 89.30ps 89.30ps 89.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  96.00ps 96.00ps 96.00ps 96.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  67.20ps 67.20ps 67.20ps 67.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  111.90ps 111.90ps 111.90ps 111.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  110.60ps 110.60ps 110.60ps 110.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  98.70ps 98.70ps 98.70ps 98.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  72.00ps 72.00ps 72.00ps 72.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  82.00ps 82.00ps 82.00ps 82.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  84.40ps 84.40ps 84.40ps 84.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  95.00ps 95.00ps 95.00ps 95.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  10.10ps 10.10ps 10.10ps 10.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  25.90ps 25.90ps 25.90ps 25.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[17]/CLK  12.40ps 12.40ps 12.40ps 12.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  87.80ps 87.80ps 87.80ps 87.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  60.90ps 60.90ps 60.90ps 60.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  75.50ps 75.50ps 75.50ps 75.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  60.30ps 60.30ps 60.30ps 60.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  43.30ps 43.30ps 43.30ps 43.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  21.30ps 21.30ps 21.30ps 21.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  76.30ps 76.30ps 76.30ps 76.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  71.70ps 71.70ps 71.70ps 71.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  93.20ps 93.20ps 93.20ps 93.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  75.30ps 75.30ps 75.30ps 75.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  59.10ps 59.10ps 59.10ps 59.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  76.50ps 76.50ps 76.50ps 76.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  14.40ps 14.40ps 14.40ps 14.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  34.90ps 34.90ps 34.90ps 34.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][28]/CLK  67.40ps 67.40ps 67.40ps 67.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  39.30ps 39.30ps 39.30ps 39.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  31.40ps 31.40ps 31.40ps 31.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][26]/CLK  63.00ps 63.00ps 63.00ps 63.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][27]/CLK  74.00ps 74.00ps 74.00ps 74.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  71.30ps 71.30ps 71.30ps 71.30ps 0pf view_tc
