--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Util\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SB_N2BCONV.twx SB_N2BCONV.ncd -o SB_N2BCONV.twr
SB_N2BCONV.pcf

Design file:              SB_N2BCONV.ncd
Physical constraint file: SB_N2BCONV.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    5.720(R)|   -3.109(R)|clk_BUFGP         |   0.000|
data<1>     |    5.981(R)|   -3.318(R)|clk_BUFGP         |   0.000|
data<2>     |    6.557(R)|   -3.779(R)|clk_BUFGP         |   0.000|
data<3>     |    6.397(R)|   -3.651(R)|clk_BUFGP         |   0.000|
data<4>     |    6.298(R)|   -3.571(R)|clk_BUFGP         |   0.000|
data<5>     |    6.006(R)|   -3.338(R)|clk_BUFGP         |   0.000|
data<6>     |    5.638(R)|   -3.043(R)|clk_BUFGP         |   0.000|
data<7>     |    6.071(R)|   -3.389(R)|clk_BUFGP         |   0.000|
data<8>     |    6.167(R)|   -3.466(R)|clk_BUFGP         |   0.000|
data<9>     |    5.865(R)|   -3.225(R)|clk_BUFGP         |   0.000|
data<10>    |    5.745(R)|   -3.129(R)|clk_BUFGP         |   0.000|
data<11>    |    6.113(R)|   -3.423(R)|clk_BUFGP         |   0.000|
data<12>    |    5.879(R)|   -3.235(R)|clk_BUFGP         |   0.000|
data<13>    |    5.889(R)|   -3.243(R)|clk_BUFGP         |   0.000|
data<14>    |    6.204(R)|   -3.495(R)|clk_BUFGP         |   0.000|
data<15>    |    5.255(R)|   -2.736(R)|clk_BUFGP         |   0.000|
data<16>    |    5.839(R)|   -3.204(R)|clk_BUFGP         |   0.000|
data<17>    |    5.942(R)|   -3.286(R)|clk_BUFGP         |   0.000|
data<18>    |    5.278(R)|   -2.755(R)|clk_BUFGP         |   0.000|
data<19>    |    5.185(R)|   -2.680(R)|clk_BUFGP         |   0.000|
data<20>    |    6.145(R)|   -3.448(R)|clk_BUFGP         |   0.000|
data<21>    |    5.392(R)|   -2.846(R)|clk_BUFGP         |   0.000|
data<22>    |    5.858(R)|   -3.219(R)|clk_BUFGP         |   0.000|
data<23>    |   11.568(R)|   -3.728(R)|clk_BUFGP         |   0.000|
data<24>    |   11.114(R)|   -3.427(R)|clk_BUFGP         |   0.000|
data<25>    |   10.390(R)|   -2.945(R)|clk_BUFGP         |   0.000|
data<26>    |   10.191(R)|   -2.722(R)|clk_BUFGP         |   0.000|
data<27>    |   10.768(R)|   -2.598(R)|clk_BUFGP         |   0.000|
data<28>    |   10.229(R)|   -2.961(R)|clk_BUFGP         |   0.000|
data<29>    |   10.146(R)|   -2.533(R)|clk_BUFGP         |   0.000|
data<30>    |   10.024(R)|   -2.706(R)|clk_BUFGP         |   0.000|
rstn        |    3.679(R)|    0.093(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
bcd<0>      |   10.001(R)|clk_BUFGP         |   0.000|
bcd<1>      |   11.004(R)|clk_BUFGP         |   0.000|
bcd<2>      |    9.583(R)|clk_BUFGP         |   0.000|
bcd<3>      |   11.825(R)|clk_BUFGP         |   0.000|
bcd<4>      |   11.250(R)|clk_BUFGP         |   0.000|
bcd<5>      |   10.015(R)|clk_BUFGP         |   0.000|
bcd<6>      |   10.124(R)|clk_BUFGP         |   0.000|
bcd<7>      |   11.737(R)|clk_BUFGP         |   0.000|
bcd<8>      |   11.505(R)|clk_BUFGP         |   0.000|
bcd<9>      |   11.424(R)|clk_BUFGP         |   0.000|
bcd<10>     |   10.735(R)|clk_BUFGP         |   0.000|
bcd<11>     |   10.746(R)|clk_BUFGP         |   0.000|
bcd<12>     |   11.400(R)|clk_BUFGP         |   0.000|
bcd<13>     |   10.117(R)|clk_BUFGP         |   0.000|
bcd<14>     |    9.311(R)|clk_BUFGP         |   0.000|
bcd<15>     |   10.607(R)|clk_BUFGP         |   0.000|
bcd<16>     |   10.451(R)|clk_BUFGP         |   0.000|
bcd<17>     |   10.732(R)|clk_BUFGP         |   0.000|
bcd<18>     |   11.057(R)|clk_BUFGP         |   0.000|
bcd<19>     |   10.545(R)|clk_BUFGP         |   0.000|
bcd<20>     |   11.551(R)|clk_BUFGP         |   0.000|
bcd<21>     |   10.752(R)|clk_BUFGP         |   0.000|
bcd<22>     |   10.252(R)|clk_BUFGP         |   0.000|
bcd<23>     |    9.875(R)|clk_BUFGP         |   0.000|
bcd<24>     |    9.622(R)|clk_BUFGP         |   0.000|
bcd<25>     |   11.128(R)|clk_BUFGP         |   0.000|
bcd<26>     |   11.136(R)|clk_BUFGP         |   0.000|
bcd<27>     |   11.161(R)|clk_BUFGP         |   0.000|
exp<0>      |   10.362(R)|clk_BUFGP         |   0.000|
exp<1>      |   11.632(R)|clk_BUFGP         |   0.000|
exp<2>      |   10.645(R)|clk_BUFGP         |   0.000|
exp<3>      |    9.459(R)|clk_BUFGP         |   0.000|
exp<4>      |   10.200(R)|clk_BUFGP         |   0.000|
exp<5>      |    9.876(R)|clk_BUFGP         |   0.000|
exp<6>      |   10.127(R)|clk_BUFGP         |   0.000|
instate<0>  |   12.589(R)|clk_BUFGP         |   0.000|
instate<1>  |   11.890(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.981|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 26 16:34:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



