{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709323559951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709323559952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 14:05:59 2024 " "Processing started: Fri Mar 01 14:05:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709323559952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709323559952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709323559952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709323560802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709323560802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_medio " "Found entity 1: Sumador_medio" {  } { { "Sumador_medio.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_completo " "Found entity 1: Sumador_completo" {  } { { "Sumador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadornbits " "Found entity 1: sumadornbits" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbinario.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbinario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBinario " "Found entity 1: DecodificadorBinario" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorBinario.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorN " "Found entity 1: DecodificadorN" {  } { { "DecodificadorN.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_medio " "Found entity 1: Restador_medio" {  } { { "Restador_medio.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Restador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_completo " "Found entity 1: Restador_completo" {  } { { "Restador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Restador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadornbits " "Found entity 1: restadornbits" {  } { { "restadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709323574517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709323574517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709323574561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ALU.sv(46) " "Verilog HDL assignment warning at ALU.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709323574562 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(86) " "Verilog HDL Case Statement warning at ALU.sv(86): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 86 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709323574563 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(90) " "Verilog HDL Case Statement warning at ALU.sv(90): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 90 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709323574563 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode ALU.sv(42) " "Verilog HDL Always Construct warning at ALU.sv(42): inferring latch(es) for variable \"mode\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709323574564 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x ALU.sv(42) " "Verilog HDL Always Construct warning at ALU.sv(42): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709323574564 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.sv(42) " "Verilog HDL Always Construct warning at ALU.sv(42): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709323574564 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg ALU.sv(42) " "Verilog HDL Always Construct warning at ALU.sv(42): inferring latch(es) for variable \"neg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709323574564 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg ALU.sv(42) " "Inferred latch for \"neg\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574565 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.sv(42) " "Inferred latch for \"carry\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[0\] ALU.sv(42) " "Inferred latch for \"num\[0\]\[0\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[1\] ALU.sv(42) " "Inferred latch for \"num\[0\]\[1\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[2\] ALU.sv(42) " "Inferred latch for \"num\[0\]\[2\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[3\] ALU.sv(42) " "Inferred latch for \"num\[0\]\[3\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[0\] ALU.sv(42) " "Inferred latch for \"num\[1\]\[0\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[1\] ALU.sv(42) " "Inferred latch for \"num\[1\]\[1\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[2\] ALU.sv(42) " "Inferred latch for \"num\[1\]\[2\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[3\] ALU.sv(42) " "Inferred latch for \"num\[1\]\[3\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] ALU.sv(50) " "Inferred latch for \"x\[0\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] ALU.sv(50) " "Inferred latch for \"x\[1\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] ALU.sv(50) " "Inferred latch for \"x\[2\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] ALU.sv(50) " "Inferred latch for \"x\[3\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574566 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] ALU.sv(50) " "Inferred latch for \"x\[4\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] ALU.sv(50) " "Inferred latch for \"x\[5\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] ALU.sv(50) " "Inferred latch for \"x\[6\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] ALU.sv(50) " "Inferred latch for \"x\[7\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] ALU.sv(50) " "Inferred latch for \"x\[8\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] ALU.sv(50) " "Inferred latch for \"x\[9\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] ALU.sv(50) " "Inferred latch for \"x\[10\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] ALU.sv(50) " "Inferred latch for \"x\[11\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] ALU.sv(50) " "Inferred latch for \"x\[12\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] ALU.sv(50) " "Inferred latch for \"x\[13\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] ALU.sv(50) " "Inferred latch for \"x\[14\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] ALU.sv(50) " "Inferred latch for \"x\[15\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] ALU.sv(50) " "Inferred latch for \"x\[16\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574567 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] ALU.sv(50) " "Inferred latch for \"x\[17\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] ALU.sv(50) " "Inferred latch for \"x\[18\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] ALU.sv(50) " "Inferred latch for \"x\[19\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] ALU.sv(50) " "Inferred latch for \"x\[20\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] ALU.sv(50) " "Inferred latch for \"x\[21\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] ALU.sv(50) " "Inferred latch for \"x\[22\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] ALU.sv(50) " "Inferred latch for \"x\[23\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] ALU.sv(50) " "Inferred latch for \"x\[24\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] ALU.sv(50) " "Inferred latch for \"x\[25\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] ALU.sv(50) " "Inferred latch for \"x\[26\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] ALU.sv(50) " "Inferred latch for \"x\[27\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] ALU.sv(50) " "Inferred latch for \"x\[28\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574568 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] ALU.sv(50) " "Inferred latch for \"x\[29\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574569 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] ALU.sv(50) " "Inferred latch for \"x\[30\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574569 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] ALU.sv(50) " "Inferred latch for \"x\[31\]\" at ALU.sv(50)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574569 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[0\] ALU.sv(42) " "Inferred latch for \"mode\[0\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574569 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[1\] ALU.sv(42) " "Inferred latch for \"mode\[1\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574569 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[2\] ALU.sv(42) " "Inferred latch for \"mode\[2\]\" at ALU.sv(42)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709323574569 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadornbits sumadornbits:UUT " "Elaborating entity \"sumadornbits\" for hierarchy \"sumadornbits:UUT\"" {  } { { "ALU.sv" "UUT" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709323574582 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temporal2\[4\] 0 sumadornbits.sv(12) " "Net \"temporal2\[4\]\" at sumadornbits.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1709323574583 "|ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg0 sumadornbits.sv(6) " "Output port \"salida7seg0\" at sumadornbits.sv(6) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709323574583 "|ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg1 sumadornbits.sv(8) " "Output port \"salida7seg1\" at sumadornbits.sv(8) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709323574583 "|ALU|sumadornbits:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_medio sumadornbits:UUT\|Sumador_medio:U1 " "Elaborating entity \"Sumador_medio\" for hierarchy \"sumadornbits:UUT\|Sumador_medio:U1\"" {  } { { "sumadornbits.sv" "U1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709323574584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_completo sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2 " "Elaborating entity \"Sumador_completo\" for hierarchy \"sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2\"" {  } { { "sumadornbits.sv" "for_loop\[1\].U2" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709323574586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorN DecodificadorN:deco " "Elaborating entity \"DecodificadorN\" for hierarchy \"DecodificadorN:deco\"" {  } { { "ALU.sv" "deco" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709323574589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBinario DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1 " "Elaborating entity \"DecodificadorBinario\" for hierarchy \"DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1\"" {  } { { "DecodificadorN.sv" "for_loop\[0\].U1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709323574590 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709323574660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709323574715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 14:06:14 2024 " "Processing ended: Fri Mar 01 14:06:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709323574715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709323574715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709323574715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709323574715 ""}
