// Copyright (c) 2026 Huawei Technologies Co., Ltd.
// This program is free software, you can redistribute it and/or modify it under the terms and conditions of
// CANN Open Software License Agreement Version 2.0 (the "License").
// Please refer to the License for details. You may not use this file except in compliance with the License.
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
// INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
// See LICENSE in the root of the software repository for the full text of the License.

//===- PTOResolveBufferSelect.cpp -----------------------------------------===//
//
// Lowering for tile-native buffer views and multi-buffer slot selection.
//
// Consumes tile-native `pto.subview` and `pto.multi_tile_get` operations after
// memory planning. Subviews rooted at `pto.alloc_tile` reuse the planned
// address, while subviews rooted at `pto.declare_tile` materialize the runtime
// address assigned by a preceding pipe operation. Constant multi-buffer slots
// become addressed `pto.alloc_tile` handles directly; dynamic slots select an
// address through an N-way `arith.select` chain. The user SSA remains the slot
// selector; this pass does not synthesize `iv mod N`.
//
//===----------------------------------------------------------------------===//

#include "PTO/Support/CodeConstants.h"
#include "PTO/IR/PTO.h"
#include "PTO/IR/PTOMultiBuffer.h"
#include "PTO/IR/PTOTypeUtils.h"
#include "PTO/Transforms/Passes.h"
#include "PTO/Transforms/InsertSync/SyncAddressAnalysis.h"

#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/IR/BuiltinOps.h"
#include "mlir/IR/Matchers.h"
#include "mlir/IR/PatternMatch.h"
#include "mlir/Pass/Pass.h"

namespace mlir {
namespace pto {
#define GEN_PASS_DEF_PTORESOLVEBUFFERSELECT
#include "PTO/Transforms/Passes.h.inc"
} // namespace pto
} // namespace mlir

#define DEBUG_TYPE "pto-resolve-buffer-select"

using namespace mlir;

namespace {

constexpr int64_t kSFractal1024 = 1024;
constexpr int64_t kSFractal512 = 512;
constexpr int64_t kSFractal32 = 32;
constexpr int64_t kFractalInnerDimension = 16;
constexpr int64_t kSFractal32InnerColumnCount = 2;
// Values mirror the pto-isa layout enums in pto/common/type.hpp:
// BLayout has RowMajor=0 and ColMajor=1; SLayout has NoneBox=0,
// RowMajor=1 and ColMajor=2.
constexpr int32_t kBLayoutColMajor = 1;
constexpr int32_t kSlayoutNoneBox = 0;
constexpr int32_t kSlayoutRowMajor = 1;
constexpr int32_t kSlayoutColMajor = 2;
// Tile shape / valid-shape dimension indices: dim0 = row, dim1 = col.
constexpr unsigned kDim0 = 0;
constexpr unsigned kDim1 = 1;
constexpr unsigned kI64BitWidth = 64;

static Value ensureI64(Value value, IRRewriter &rewriter, Location loc) {
  if (!value) {
    return {};
  }
  if (value.getType().isInteger(kI64BitWidth)) {
    return value;
  }
  if (value.getType().isIndex()) {
    return rewriter.create<arith::IndexCastOp>(loc, rewriter.getI64Type(), value);
  }
  if (isa<IntegerType>(value.getType())) {
    return rewriter.create<arith::ExtSIOp>(loc, rewriter.getI64Type(), value);
  }
  return {};
}

// Strides for the non-boxed (plain row/col major) layout family: the unit
// stride follows the storage order and the other stride spans the full
// matrix, optionally extended by one row for compact RowPlusOne mode.
static bool getNoneBoxPointerStrides(pto::TileBufType type,
                                     ArrayRef<int64_t> shape, int32_t bl,
                                     int64_t &rowStride, int64_t &colStride) {
  bool rowPlusOne =
      type.getCompactModeI32() ==
      static_cast<int32_t>(pto::CompactMode::RowPlusOne);
  rowStride = bl == kBLayoutColMajor ? 1 : shape[kDim1] + (rowPlusOne ? 1 : 0);
  colStride =
      bl == kBLayoutColMajor ? shape[kDim0] + (rowPlusOne ? 1 : 0) : 1;
  return true;
}

// Fractal inner-matrix dimensions by fractal size and sub-layout. Returns
// false for combinations the pointer arithmetic below does not model, or a
// zero element size.
static bool getFractalInnerDims(pto::TileBufConfigAttr config, int32_t sl,
                                unsigned elemBytes, int64_t &innerRows,
                                int64_t &innerCols) {
  if (elemBytes == 0) {
    return false;
  }
  int32_t fractal = config.getSFractalSize().getInt();
  if (fractal == kSFractal1024) {
    innerRows = kFractalInnerDimension;
    innerCols = kFractalInnerDimension;
  } else if (fractal == kSFractal32) {
    innerRows = kFractalInnerDimension;
    innerCols = kSFractal32InnerColumnCount;
  } else if (fractal == kSFractal512 && sl == kSlayoutRowMajor) {
    innerRows = kFractalInnerDimension;
    innerCols = kSFractal32 / elemBytes;
  } else if (fractal == kSFractal512 && sl == kSlayoutColMajor) {
    innerRows = kSFractal32 / elemBytes;
    innerCols = kFractalInnerDimension;
  } else {
    return false;
  }
  return true;
}

// Strides for the boxed (fractal) layout family: the stride across fractal
// blocks spans the full matrix row/column; the in-block stride follows the
// fractal sub-layout.
static bool getBoxedPointerStrides(pto::TileBufType type,
                                   ArrayRef<int64_t> shape, int32_t bl,
                                   int32_t sl, int64_t &rowStride,
                                   int64_t &colStride) {
  unsigned elemBytes = pto::getPTOStorageElemByteSize(type.getElementType());
  if (elemBytes == 0) {
    return false;
  }
  int64_t innerRows = 1;
  int64_t innerCols = 1;
  if (!getFractalInnerDims(type.getConfigAttr(), sl, elemBytes, innerRows,
                           innerCols)) {
    return false;
  }

  if (bl == kBLayoutColMajor) {
    if (sl != kSlayoutRowMajor) {
      return false;
    }
    rowStride = innerCols;
    colStride =
        shape[kDim0] +
        (type.getCompactModeI32() ==
                 static_cast<int32_t>(pto::CompactMode::RowPlusOne)
             ? 1
             : 0);
  } else {
    rowStride =
        shape[kDim1] +
        (type.getCompactModeI32() ==
                 static_cast<int32_t>(pto::CompactMode::RowPlusOne)
             ? 1
             : 0);
    colStride = innerRows;
  }
  return true;
}

static bool getTilePointerStrides(pto::TileBufType type, int64_t &rowStride,
                                  int64_t &colStride) {
  auto shape = type.getShape();
  if (shape.size() != mlir::pto::kValue2 ||
      llvm::is_contained(shape, ShapedType::kDynamic)) {
    return false;
  }

  auto config = type.getConfigAttr();
  int32_t bl = static_cast<int32_t>(config.getBLayout().getValue());
  int32_t sl = static_cast<int32_t>(config.getSLayout().getValue());
  if (sl == kSlayoutNoneBox) {
    return getNoneBoxPointerStrides(type, shape, bl, rowStride, colStride);
  }
  return getBoxedPointerStrides(type, shape, bl, sl, rowStride, colStride);
}

static Value computeTileAddress(Value value, IRRewriter &rewriter,
                                Location loc) {
  if (auto alloc = value.getDefiningOp<pto::AllocTileOp>()) {
    return ensureI64(alloc.getAddr(), rewriter, loc);
  }
  if (value.getDefiningOp<pto::DeclareTileOp>()) {
    auto tileType = dyn_cast<pto::TileBufType>(value.getType());
    if (!tileType) {
      return {};
    }
    auto memorySpace =
        dyn_cast_or_null<pto::AddressSpaceAttr>(tileType.getMemorySpace());
    if (!memorySpace) {
      return {};
    }
    auto ptrType = pto::PtrType::get(rewriter.getContext(),
                                     tileType.getElementType(), memorySpace);
    Value ptr =
        rewriter.create<pto::TileBufAddrOp>(loc, ptrType, value).getDst();
    return rewriter.create<pto::PtrToIntOp>(loc, ptr).getResult();
  }
  if (auto subview = value.getDefiningOp<pto::SubViewOp>()) {
    Value base = computeTileAddress(subview.getSource(), rewriter, loc);
    auto sourceType = subview.getSource().getType();
    int64_t rowStride = 0;
    int64_t colStride = 0;
    if (!base || !getTilePointerStrides(sourceType, rowStride, colStride) ||
        subview.getOffsets().size() != mlir::pto::kValue2) {
      return {};
    }
    Value row = ensureI64(subview.getOffsets()[0], rewriter, loc);
    Value col = ensureI64(subview.getOffsets()[1], rewriter, loc);
    if (!row || !col) {
      return {};
    }
    Value rowScale = rewriter.create<arith::ConstantIntOp>(loc, rowStride, 64);
    Value colScale = rewriter.create<arith::ConstantIntOp>(loc, colStride, 64);
    row = rewriter.create<arith::MulIOp>(loc, row, rowScale);
    col = rewriter.create<arith::MulIOp>(loc, col, colScale);
    Value elements = rewriter.create<arith::AddIOp>(loc, row, col);
    int64_t elemBytes = static_cast<int64_t>(
        pto::getPTOStorageElemByteSize(sourceType.getElementType()));
    if (elemBytes == 0) {
      return {};
    }
    Value byteScale = rewriter.create<arith::ConstantIntOp>(loc, elemBytes, 64);
    Value bytes = rewriter.create<arith::MulIOp>(loc, elements, byteScale);
    return rewriter.create<arith::AddIOp>(loc, base, bytes);
  }
  return {};
}

static pto::TileBufType getSubviewPhysicalType(pto::SubViewOp op) {
  pto::TileBufType sourceType = op.getSource().getType();
  pto::TileBufType resultType = op.getResult().getType();
  ArrayRef<int64_t> physicalShape = sourceType.getShape();

  int64_t inheritedRowStride = 0;
  int64_t inheritedColStride = 0;
  int64_t childRowStride = 0;
  int64_t childColStride = 0;
  auto compactChildType = pto::TileBufType::get(
      op.getContext(), resultType.getShape(), resultType.getElementType(),
      resultType.getMemorySpace(), resultType.getValidShape(),
      resultType.getConfigAttr());
  // If the child tile's compact layout has the same pointer stride as the
  // inherited subview, the addressed handle can use the child physical shape.
  // Otherwise keep the parent shape and express the logical slice via valid.
  if (getTilePointerStrides(sourceType, inheritedRowStride,
                            inheritedColStride) &&
      getTilePointerStrides(compactChildType, childRowStride, childColStride) &&
      inheritedRowStride == childRowStride &&
      inheritedColStride == childColStride) {
    physicalShape = resultType.getShape();
  }

  return pto::TileBufType::get(
      op.getContext(), physicalShape, resultType.getElementType(),
      resultType.getMemorySpace(), resultType.getValidShape(),
      resultType.getConfigAttr());
}

static Value getSubviewValidOperand(pto::SubViewOp op,
                                    pto::TileBufType physicalType,
                                    unsigned dim, IRRewriter &rewriter) {
  Value operand = dim == kDim0 ? op.getValidRow() : op.getValidCol();
  ArrayRef<int64_t> validShape = physicalType.getValidShape();
  if (validShape.size() <= dim || validShape[dim] >= 0) {
    return {};
  }
  if (operand) {
    return operand;
  }
  ArrayRef<int64_t> shape = physicalType.getShape();
  if (shape.size() > dim && shape[dim] != ShapedType::kDynamic) {
    return rewriter.create<arith::ConstantIndexOp>(op.getLoc(), shape[dim]);
  }
  return {};
}

static LogicalResult resolveTileNativeSubviews(ModuleOp module,
                                               MLIRContext *ctx) {
  SmallVector<pto::SubViewOp, mlir::pto::kValue16> subviews;
  module.walk([&](pto::SubViewOp op) { subviews.push_back(op); });
  for (pto::SubViewOp op : subviews) {
    IRRewriter rewriter(ctx);
    rewriter.setInsertionPoint(op);
    Value addr = computeTileAddress(op.getResult(), rewriter, op.getLoc());
    // A tile function argument is a symbolic runtime-bound handle. Keep its
    // subview tile-native; only planned local roots and declare_tile handles
    // assigned by preceding pipe operations can be normalized here.
    if (!addr) {
      continue;
    }
    pto::TileBufType physicalType = getSubviewPhysicalType(op);
    auto alloc = rewriter.create<pto::AllocTileOp>(
        op.getLoc(), physicalType, addr,
        getSubviewValidOperand(op, physicalType, kDim0, rewriter),
        getSubviewValidOperand(op, physicalType, kDim1, rewriter));
    alloc->setAttr("pto.view_semantics", rewriter.getStringAttr("subview"));
    rewriter.replaceOp(op, alloc.getResult());
  }
  return success();
}

static LogicalResult getMultiTileAddresses(pto::AllocMultiTileOp alloc,
                                           IRRewriter &rewriter,
                                           pto::SyncAddressEvaluator &evaluator,
                                           SmallVectorImpl<Value> &addrs) {
  uint32_t count = alloc.getResult().getType().getCount();
  auto layout = pto::getPTOStaticMultiTileSlotLayout(alloc.getResult().getType().getSlotType());
  if (failed(layout)) {
    return alloc.emitError(
        "requires a checked static dense slot layout and known element byte size");
  }
  if (auto planned = alloc->getAttrOfType<DenseI64ArrayAttr>(
          pto::kPtoMultiBufferAddrsAttrName)) {
    if (planned.size() != count) {
      return alloc.emitError("planned address count does not match slot count");
    }
    for (int64_t address : planned.asArrayRef())
      if (address < 0 || failed(pto::getPTOStaticMultiTileSlotAddress(*layout, uint64_t(address), 0)))
        return alloc.emitError("planned slot address or footprint end overflows nonnegative i64");
    for (int64_t address : planned.asArrayRef())
      if (uint64_t(address) % layout->alignmentBytes)
        return alloc.emitError("planned slot address is not aligned to its physical memory space");
    for (int64_t address : planned.asArrayRef()) {
      addrs.push_back(rewriter.create<arith::ConstantIntOp>(
          alloc.getLoc(), address, kI64BitWidth));
    }
    return success();
  }

  Value base = alloc.getAddr();
  if (!base) {
    return alloc.emitError(
        "has neither a level3 base address nor planner-assigned slot addresses");
  }
  SmallVector<uint64_t> offsets;
  auto knownBase = evaluator.evaluate(base);
  if (knownBase && (knownBase->isNegative() || !knownBase->isSignedIntN(64)))
    return alloc.emitError("slot base is outside nonnegative i64 range");
  if (knownBase && knownBase->getZExtValue() % layout->alignmentBytes)
    return alloc.emitError("slot base is not aligned to its physical memory space");
  for (uint32_t slot = 0; slot < count; ++slot) {
    auto offset = pto::getPTOStaticMultiTileSlotOffset(*layout, slot);
    if (failed(offset)) return alloc.emitError("slot offset overflows nonnegative i64");
    if (knownBase && failed(pto::getPTOStaticMultiTileSlotAddress(*layout, knownBase->getZExtValue(), slot)))
      return alloc.emitError("slot address or footprint end overflows nonnegative i64");
    offsets.push_back(*offset);
  }

  // Keep the existing runtime-base expression and selector semantics. Only
  // constant addresses can be proved in range here; dynamic addresses retain
  // their original input contract, with every emitted offset checked above.
  addrs.push_back(base);
  for (uint32_t slot = 1; slot < count; ++slot) {
    Value offset = rewriter.create<arith::ConstantIntOp>(
        alloc.getLoc(), static_cast<int64_t>(offsets[slot]), 64);
    addrs.push_back(
        rewriter.create<arith::AddIOp>(alloc.getLoc(), base, offset));
  }
  return success();
}

static LogicalResult resolveTileNativeMultiGets(ModuleOp module,
                                                MLIRContext *ctx) {
  SmallVector<pto::MultiTileGetOp, mlir::pto::kValue8> getOps;
  module.walk([&](pto::MultiTileGetOp op) { getOps.push_back(op); });
  llvm::DenseMap<Operation *, std::unique_ptr<pto::SyncAddressEvaluator>> evaluators;

  for (pto::MultiTileGetOp op : getOps) {
    auto alloc = op.getSource().getDefiningOp<pto::AllocMultiTileOp>();
    if (!alloc) {
      return op.emitError(
          "currently requires a direct pto.alloc_multi_tile source");
    }

    IRRewriter rewriter(ctx);
    rewriter.setInsertionPoint(op);
    SmallVector<Value, mlir::pto::kValue8> addrs;
    auto function = op->getParentOfType<func::FuncOp>();
    if (!function) return op.emitError("requires an enclosing function for address semantics");
    auto &evaluator = evaluators[function.getOperation()];
    if (!evaluator) evaluator = std::make_unique<pto::SyncAddressEvaluator>(function);
    if (failed(getMultiTileAddresses(alloc, rewriter, *evaluator, addrs))) {
      return failure();
    }

    Value selectedAddr;
    IntegerAttr constSlotAttr;
    if (matchPattern(op.getSlot(), m_Constant(&constSlotAttr))) {
      int64_t slot = constSlotAttr.getValue().getSExtValue();
      if (slot < 0 || slot >= static_cast<int64_t>(addrs.size())) {
        return op.emitError("constant slot is outside planned address range");
      }
      selectedAddr = addrs[static_cast<size_t>(slot)];
    } else {
      selectedAddr = addrs.front();
      for (uint32_t slot = 1; slot < addrs.size(); ++slot) {
        Value slotValue = rewriter.create<arith::ConstantIndexOp>(op.getLoc(), slot);
        Value matches = rewriter.create<arith::CmpIOp>(
            op.getLoc(), arith::CmpIPredicate::eq, op.getSlot(), slotValue);
        selectedAddr = rewriter.create<arith::SelectOp>(
            op.getLoc(), matches, addrs[slot], selectedAddr);
      }
    }

    auto slotHandle = rewriter.create<pto::AllocTileOp>(
        op.getLoc(), op.getResult().getType(), selectedAddr,
        alloc.getValidRow() ? alloc.getValidRow() : Value(),
        alloc.getValidCol() ? alloc.getValidCol() : Value());
    rewriter.replaceOp(op, slotHandle.getResult());
  }

  SmallVector<pto::AllocMultiTileOp, mlir::pto::kValue8> allocs;
  module.walk([&](pto::AllocMultiTileOp op) { allocs.push_back(op); });
  for (pto::AllocMultiTileOp alloc : allocs) {
    if (!alloc.getResult().use_empty()) {
      return alloc.emitError(
          "has unsupported uses after resolving pto.multi_tile_get");
    }
    alloc.erase();
  }
  return success();
}

struct PTOResolveBufferSelectPass
    : public mlir::pto::impl::PTOResolveBufferSelectBase<
          PTOResolveBufferSelectPass> {
  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(PTOResolveBufferSelectPass)

  void runOnOperation() override {
    ModuleOp mod = getOperation();
    MLIRContext *ctx = &getContext();

    if (failed(resolveTileNativeMultiGets(mod, ctx))) {
      signalPassFailure();
      return;
    }
    if (failed(resolveTileNativeSubviews(mod, ctx))) {
      signalPassFailure();
      return;
    }
  }
};
} // namespace

std::unique_ptr<Pass> mlir::pto::createPTOResolveBufferSelectPass() {
  return std::make_unique<PTOResolveBufferSelectPass>();
}
