.model test_20160206_level2to1_step3
.inputs net4_1 vcc
.outputs net3_1

#OTA 1
.subckt ota in[0]=net2_1 in[1]=net3_1 out[0]=net3_1 #ota_bias =0.000001000000

#PFET 5
.subckt pfet in[0]=net4_1 in[1]=vcc out=net2_1

#NFET 6
.subckt nfet in[0]=net4_1 in[1]=net2_1 out[0]=net5_1

# gnd_out
.subckt gnd_out in[0]=fb_gndout in[1]=net5_1 out[0]=fb_gndout #gnd_out_c =0

.end
