library IEEE;
use IEEE.std_logic_1164.all;


entity ALU_TB is
end entity;


architecture testbench of ALU_TB is
	
	component ALU
		port(
			op    : in std_logic_vector(2 downto 0);
			a     : IN data_word;       
			b     : IN data_word;
			en    : IN std_logic;
			clk   : IN std_logic;
			y     : OUT data_word;
			n_flag: OUT std_logic;
			z_flag: OUT std_logic;
			o_flag: OUT std_logic
		);
	
	signal s_op : std_logic_vector(2 downto 0);
	signal s_a, s_b : data_word;
	signal s_en, s_clk : std_logic;
	signal s_y : data_word;
	signal s_n_flag, s_z_flag, s_o_flag : std_logic;
	
	begin
	
	UUT: ALU port map(s_op, s_a, s_b, s_en, s_clk, s_y, s_n_flag, s_z_flag, s_o_flag)
	
	test: process
		begin
		s_a <= "0001";
		s_b <= "0001";
	
	