DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
embeddedInstances [
(EmbeddedInstance
name "p_sampling"
number "5"
)
(EmbeddedInstance
name "p_detect"
number "3"
)
(EmbeddedInstance
name "p_data"
number "7"
)
(EmbeddedInstance
name "p_baudrate"
number "2"
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2017.1a (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\fsi_core_srv_rxcpld\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\fsi_core_srv_rxcpld\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\fsi_core_srv_rxcpld"
)
(vvPair
variable "d_logical"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\fsi_core_srv_rxcpld"
)
(vvPair
variable "date"
value "11/12/2025"
)
(vvPair
variable "day"
value "ju."
)
(vvPair
variable "day_long"
value "jueves"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "fsi_core_srv_rxcpld"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "graphical_source_author"
value "harry"
)
(vvPair
variable "graphical_source_date"
value "11/12/2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "IBIZA"
)
(vvPair
variable "graphical_source_time"
value "20:09:38"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "IBIZA"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "snrf031"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$PROJECT_ROOT/03_design/snrf031/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$PROJECT_ROOT/work/modelsim/snrf031"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$PROJECT_ROOT/work/questasim/snrf031"
)
(vvPair
variable "library_downstream_Synplify"
value "$PROJECT_ROOT/work/synplify/snrf031"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "fsi_core_srv_rxcpld"
)
(vvPair
variable "month"
value "dic."
)
(vvPair
variable "month_long"
value "diciembre"
)
(vvPair
variable "p"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\fsi_core_srv_rxcpld\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\fsi_core_srv_rxcpld\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "snrf031"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HOME_MODELSIM"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "$HOME_QUESTASIM"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "20:09:38"
)
(vvPair
variable "unit"
value "fsi_core_srv_rxcpld"
)
(vvPair
variable "user"
value "harry"
)
(vvPair
variable "version"
value "2017.1a (Build 5)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 121,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "118500,32625,120000,33375"
)
(Line
uid 12,0
sl 0
ro 270
xt "118000,33000,118500,33000"
pts [
"118000,33000"
"118500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "121000,32600,125000,33400"
st "rx_data"
blo "121000,33200"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "Byte received"
o 7
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
)
xt "22000,5400,44500,6200"
st "rx_data    : std_logic_vector(7 DOWNTO 0)"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "50000,35625,51500,36375"
)
(Line
uid 26,0
sl 0
ro 270
xt "51500,36000,52000,36000"
pts [
"51500,36000"
"52000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "47500,35600,49000,36400"
st "rx"
ju 2
blo "49000,36200"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "rx"
t "std_logic"
eolc "Received signal"
o 3
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
)
xt "22000,4600,34500,5400"
st "rx_dig     : std_logic"
)
)
*5 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "118500,33625,120000,34375"
)
(Line
uid 54,0
sl 0
ro 270
xt "118000,34000,118500,34000"
pts [
"118000,34000"
"118500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "121000,33600,125500,34400"
st "rx_error"
blo "121000,34200"
tm "WireNameMgr"
)
)
)
*6 (PortIoIn
uid 215,0
shape (CompositeShape
uid 216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 217,0
sl 0
ro 270
xt "50000,49625,51500,50375"
)
(Line
uid 218,0
sl 0
ro 270
xt "51500,50000,52000,50000"
pts [
"51500,50000"
"52000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
)
xt "46000,49600,49000,50400"
st "rst_n"
ju 2
blo "49000,50200"
tm "WireNameMgr"
)
)
)
*7 (PortIoIn
uid 221,0
shape (CompositeShape
uid 222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 223,0
sl 0
ro 270
xt "50000,47625,51500,48375"
)
(Line
uid 224,0
sl 0
ro 270
xt "51500,48000,52000,48000"
pts [
"51500,48000"
"52000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 225,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
)
xt "47000,47600,49000,48400"
st "clk"
ju 2
blo "49000,48200"
tm "WireNameMgr"
)
)
)
*8 (HdlText
uid 227,0
optionalChildren [
*9 (EmbeddedText
uid 232,0
commentText (CommentText
uid 233,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 234,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,39000,94000,44000"
)
oxt "0,0,18000,5000"
text (MLText
uid 235,0
va (VaSet
isHidden 1
)
xt "76200,39200,93700,43200"
st "
--------------------------------------------------------------------------------
-- Sampling the line three times, and triple voting
--------------------------------------------------------------------------------
p_sampling : process (rst_n, clk)
begin
   if (rst_n = '0') then
      rx_delay1 <= '0';
      rx_delay2 <= '0';
      rx_delay3 <= '0';
      dbit      <= '0';
      start_bit <= '0';

   elsif clk'event and clk = '1' then

      rx_delay1 <= rx;
      rx_delay2 <= rx_delay1;
      rx_delay3 <= rx_delay2;
      dbit      <= (rx_delay1 and rx_delay2) or (rx_delay1 and rx_delay3) or (rx_delay2 and rx_delay3);
      if (rx_lock = '1') then
         start_bit <= '0';
      else
         start_bit <= not(rx_delay2) and rx_delay3;
      end if;

   end if;
end process p_sampling;
--------------------------------------------------------------------------------

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 228,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "57000,35000,67000,41000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 229,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*10 (Text
uid 230,0
va (VaSet
font "Courier New,12,1"
)
xt "56950,33500,65350,35100"
st "p_sampling"
blo "56950,34700"
tm "HdlTextNameMgr"
)
*11 (Text
uid 231,0
va (VaSet
isHidden 1
font "Courier New,12,1"
)
xt "56950,35000,58350,36600"
st "5"
blo "56950,36200"
tm "HdlTextNumberMgr"
)
]
)
)
*12 (HdlText
uid 236,0
optionalChildren [
*13 (EmbeddedText
uid 241,0
commentText (CommentText
uid 242,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 243,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "106000,47000,124000,52000"
)
oxt "0,0,18000,5000"
text (MLText
uid 244,0
va (VaSet
isHidden 1
)
xt "106200,47200,123700,51200"
st "
----------------------------------------------------------------------------
-- Detection of a new reception
----------------------------------------------------------------------------
p_start_bit_detect : process (rst_n, clk)
begin
   if (rst_n = '0') then
      rx_lock <= '0';

   elsif rising_edge(clk) then

      if (start_bit = '1') then
         rx_lock <= '1';
      elsif (rx_stop = '1') then
         rx_lock <= '0';
      end if;

   end if;
end process p_start_bit_detect;

----------------------------------------------------------------------------
-- Detection of ending of a reception
-- Start (with start_bit)
-- Sample = 8 data + 1/0 parity + 1/2 stop
----------------------------------------------------------------------------
process (rst_n, clk)

   constant c_zero : std_logic_vector(rx_cnt_bit'range) := conv_std_logic_vector(0, rx_cnt_bit'length);
   constant c_one  : std_logic_vector(rx_cnt_bit'range) := conv_std_logic_vector(1, rx_cnt_bit'length);
   constant c_7    : std_logic_vector(rx_cnt_bit'range) := conv_std_logic_vector(7, rx_cnt_bit'length);
   constant c_8    : std_logic_vector(rx_cnt_bit'range) := conv_std_logic_vector(8, rx_cnt_bit'length);
   constant c_9    : std_logic_vector(rx_cnt_bit'range) := conv_std_logic_vector(9, rx_cnt_bit'length);
begin
   if (rst_n = '0') then
      rx_cnt_bit <= c_zero;
      rx_bit     <= '0';
      rx_parity  <= '0';
      rx_stop    <= '0';

   elsif clk'event and clk = '1' then

      -- Detect bit and end of RX
      if (rx_lock = '0') then
         rx_cnt_bit <= c_zero;
         rx_bit     <= '0';
         rx_stop    <= '0';

      elsif (tick_bit = '1' and rx_cnt_bit = c_zero) then
         rx_cnt_bit <= rx_cnt_bit + c_one;

      elsif (tick_bit = '1' and rx_cnt_bit = c_8 and rx_parity_cfg(1) = '0') then
         rx_cnt_bit <= rx_cnt_bit + c_one;
         rx_bit     <= '1';
         rx_stop    <= '1';

      elsif (tick_bit = '1' and rx_cnt_bit = c_9 and rx_parity_cfg(1) = '1') then
         rx_cnt_bit <= rx_cnt_bit + c_one;
         rx_stop    <= '1';

      elsif (tick_bit = '1') then
         rx_cnt_bit <= rx_cnt_bit + c_one;
         rx_bit     <= '1';

      else
         rx_stop <= '0';
         rx_bit  <= '0';
      end if;

      -- Detect the parity bit
      if (tick_bit = '1' and rx_cnt_bit = c_9) then
         rx_parity <= '1';
      else
         rx_parity <= '0';
      end if;

   end if;
end process;
-- ------------------------------------------------------------------------------
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 237,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "87000,38000,96000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 238,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 239,0
va (VaSet
font "Courier New,12,1"
)
xt "87950,38000,94250,39600"
st "p_detect"
blo "87950,39200"
tm "HdlTextNameMgr"
)
*15 (Text
uid 240,0
va (VaSet
isHidden 1
font "Courier New,12,1"
)
xt "87950,39500,89350,41100"
st "3"
blo "87950,40700"
tm "HdlTextNumberMgr"
)
]
)
)
*16 (HdlText
uid 245,0
optionalChildren [
*17 (EmbeddedText
uid 250,0
commentText (CommentText
uid 251,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 252,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,45000,142000,50000"
)
oxt "0,0,18000,5000"
text (MLText
uid 253,0
va (VaSet
isHidden 1
)
xt "124200,45200,141700,49200"
st "
-- ------------------------------------------------------------------------------
-- Conversion from serial to parallel data
-- ------------------------------------------------------------------------------
p_parallel_to_serial : process (rst_n, clk)
begin

   if (rst_n = '0') then
      rx_data <= (others => '0');

   elsif rising_edge(clk) then

      if (rx_bit = '1') then
         rx_data <= dbit & rx_data(7 downto 1);
      end if;

   end if;

end process p_parallel_to_serial;
-- ------------------------------------------------------------------------------
-- Detect the end of transmission
---------------------------------------------------------------------------------
p_rx_end : process (rst_n, clk)
begin

   if (rst_n = '0') then
      rx_rdy   <= '0';
      rx_error <= '0';

   elsif rising_edge(clk) then

      if (rx_stop = '1') then
         rx_rdy <= '1';
         if (rx_parity_cfg(1) = '1') then
            rx_error <= tmp_parity;
         else
            rx_error <= '0';
         end if;
      else
         rx_rdy <= '0';
      end if;

   end if;

end process p_rx_end;
-- ------------------------------------------------------------------------------
-- Calculate the even parity
-- ------------------------------------------------------------------------------
p_rx_parity : process (rst_n, clk)
begin

   if (rst_n = g_reset_polarity) then
      parity <= '0';

   elsif rising_edge(clk) then

      if (start_bit = '1') then
         parity <= rx_parity_cfg(0);
      elsif (rx_bit = '1' or rx_parity = '1') then
         parity <= tmp_parity;
      end if;

   end if;

end process p_rx_parity;
-- ------------------------------------------------------------------------------
tmp_parity <= (parity xor dbit);
-- ------------------------------------------------------------------------------
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 246,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "105000,32000,116000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 247,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 248,0
va (VaSet
font "Courier New,12,1"
)
xt "105950,32500,110850,34100"
st "p_data"
blo "105950,33700"
tm "HdlTextNameMgr"
)
*19 (Text
uid 249,0
va (VaSet
isHidden 1
font "Courier New,12,1"
)
xt "105950,34000,107350,35600"
st "7"
blo "105950,35200"
tm "HdlTextNumberMgr"
)
]
)
)
*20 (Net
uid 403,0
decl (Decl
n "clk"
t "std_logic"
eolc "System clock"
o 1
suid 8,0
)
declText (MLText
uid 404,0
va (VaSet
isHidden 1
)
xt "22000,2200,34500,3000"
st "clk        : std_logic"
)
)
*21 (Net
uid 405,0
decl (Decl
n "rst_n"
t "std_logic"
eolc "System reset"
o 2
suid 9,0
)
declText (MLText
uid 406,0
va (VaSet
isHidden 1
)
xt "22000,3400,34500,4200"
st "reset_n    : std_logic"
)
)
*22 (Net
uid 407,0
decl (Decl
n "dbit"
t "std_logic"
eolc "Received bit"
o 10
suid 10,0
)
declText (MLText
uid 408,0
va (VaSet
isHidden 1
)
xt "22000,3400,38000,4200"
st "signal dbit       : std_logic"
)
)
*23 (Net
uid 419,0
decl (Decl
n "start_bit"
t "std_logic"
eolc "Start bit signal"
o 15
suid 16,0
)
declText (MLText
uid 420,0
va (VaSet
isHidden 1
)
xt "22000,7000,38000,7800"
st "signal start_bit  : std_logic"
)
)
*24 (Net
uid 421,0
decl (Decl
n "rx_lock"
t "std_logic"
eolc "Reception lock"
o 12
suid 17,0
)
declText (MLText
uid 422,0
va (VaSet
isHidden 1
)
xt "22000,4600,38000,5400"
st "signal rx_lock    : std_logic"
)
)
*25 (PortIoOut
uid 662,0
shape (CompositeShape
uid 663,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 664,0
sl 0
ro 270
xt "118500,34625,120000,35375"
)
(Line
uid 665,0
sl 0
ro 270
xt "118000,35000,118500,35000"
pts [
"118000,35000"
"118500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 666,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 667,0
va (VaSet
)
xt "121000,34600,124500,35400"
st "rx_rdy"
blo "121000,35200"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 1583,0
decl (Decl
n "rx_parity_cfg"
t "std_logic_vector"
b "(1 downto 0)"
eolc "\"00\" is not bit parity, \"11\" is even bit parity, \"10\" is odd bit parity"
o 4
suid 22,0
)
declText (MLText
uid 1584,0
va (VaSet
isHidden 1
)
)
)
*27 (Net
uid 1615,0
decl (Decl
n "rx_parity"
t "std_logic"
eolc "Internal data ready flag"
o 13
suid 24,0
)
declText (MLText
uid 1616,0
va (VaSet
isHidden 1
)
)
)
*28 (Net
uid 1625,0
decl (Decl
n "rx_stop"
t "std_logic"
eolc "Reception lock"
o 14
suid 25,0
)
declText (MLText
uid 1626,0
va (VaSet
isHidden 1
)
)
)
*29 (Net
uid 1627,0
decl (Decl
n "rx_bit"
t "std_logic"
eolc "Reception lock"
o 11
suid 26,0
)
declText (MLText
uid 1628,0
va (VaSet
isHidden 1
)
)
)
*30 (Net
uid 1643,0
decl (Decl
n "rx_rdy"
t "std_logic"
eolc "Byte received without error, pulse active to '1'"
o 9
suid 27,0
)
declText (MLText
uid 1644,0
va (VaSet
isHidden 1
)
)
)
*31 (Net
uid 1645,0
decl (Decl
n "rx_error"
t "std_logic"
eolc "Byte received with parity error, pulse active to '1'"
o 8
suid 28,0
)
declText (MLText
uid 1646,0
va (VaSet
isHidden 1
)
)
)
*32 (GlobalConnector
uid 1651,0
shape (Circle
uid 1652,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "53000,47000,55000,49000"
radius 1000
)
name (Text
uid 1653,0
va (VaSet
font "Courier New,8,1"
)
xt "53500,47450,54500,48550"
st "G"
blo "53500,48250"
)
)
*33 (GlobalConnector
uid 1654,0
shape (Circle
uid 1655,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "53000,49000,55000,51000"
radius 1000
)
name (Text
uid 1656,0
va (VaSet
font "Courier New,8,1"
)
xt "53500,49450,54500,50550"
st "G"
blo "53500,50250"
)
)
*34 (HdlText
uid 3253,0
optionalChildren [
*35 (EmbeddedText
uid 3258,0
commentText (CommentText
uid 3259,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3260,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "80000,53000,98000,58000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3261,0
va (VaSet
isHidden 1
)
xt "80200,53200,97700,57200"
st "
-- --------------------------------------------------------------------------
-- Generation of reception frequency
-- --------------------------------------------------------------------------
p_rx_rate : process (rst_n, clk)

   constant c_zero : std_logic_vector(cnt_rate'range) := conv_std_logic_vector(0, cnt_rate'length);
   constant c_one  : std_logic_vector(cnt_rate'range) := conv_std_logic_vector(1, cnt_rate'length);

begin
   if (rst_n = '0') then
      cnt_rate <= c_zero;
      tick_bit <= '0';

   elsif rising_edge(clk) then

      if (start_bit = '1') then
         cnt_rate <= '0' & rx_rate_cfg(cnt_rate'high downto 1);
         tick_bit <= '0';

      elsif (cnt_rate = c_one) then
         cnt_rate <= cnt_rate - c_one;
         tick_bit <= '1';

      elsif (cnt_rate = c_zero) then
         cnt_rate <= rx_rate_cfg;
         tick_bit <= '0';
      else
         cnt_rate <= cnt_rate - c_one;
         tick_bit <= '0';

      end if;
   end if;

end process p_rx_rate;
-- --------------------------------------------------------------------------
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3254,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "72000,43000,80000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3255,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 3256,0
va (VaSet
font "Courier New,8,1"
)
xt "72000,41900,78000,43000"
st "p_baudrate"
blo "72000,42700"
tm "HdlTextNameMgr"
)
*37 (Text
uid 3257,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "72000,43000,73000,44100"
st "2"
blo "72000,43800"
tm "HdlTextNumberMgr"
)
]
)
)
*38 (Net
uid 3262,0
decl (Decl
n "rx_rate_cfg"
t "std_logic_vector"
eolc "Baud Rate = Frecuency_clk / n"
o 5
suid 35,0
)
declText (MLText
uid 3263,0
va (VaSet
isHidden 1
)
)
)
*39 (PortIoIn
uid 3288,0
shape (CompositeShape
uid 3289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3290,0
sl 0
ro 270
xt "50000,44625,51500,45375"
)
(Line
uid 3291,0
sl 0
ro 270
xt "51500,45000,52000,45000"
pts [
"51500,45000"
"52000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3292,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3293,0
va (VaSet
)
xt "42500,44600,49000,45400"
st "rx_rate_cfg"
ju 2
blo "49000,45200"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 3304,0
decl (Decl
n "tick_bit"
t "std_logic"
eolc "Sample signal"
o 16
suid 37,0
)
declText (MLText
uid 3305,0
va (VaSet
isHidden 1
)
)
)
*41 (PortIoIn
uid 3423,0
shape (CompositeShape
uid 3424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3425,0
sl 0
ro 270
xt "50000,32625,51500,33375"
)
(Line
uid 3426,0
sl 0
ro 270
xt "51500,33000,52000,33000"
pts [
"51500,33000"
"52000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3427,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3428,0
va (VaSet
)
xt "41500,32600,49000,33400"
st "rx_parity_cfg"
ju 2
blo "49000,33200"
tm "WireNameMgr"
)
)
)
*42 (PortIoIn
uid 3441,0
shape (CompositeShape
uid 3442,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3443,0
sl 0
ro 270
xt "50000,41625,51500,42375"
)
(Line
uid 3444,0
sl 0
ro 270
xt "51500,42000,52000,42000"
pts [
"51500,42000"
"52000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3445,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3446,0
va (VaSet
)
xt "42500,41600,49000,42400"
st "rx_stop_cfg"
ju 2
blo "49000,42200"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 3675,0
lang 11
decl (Decl
n "rx_stop_cfg"
t "std_logic"
eolc "to '0' 1 bit stop, to '1' 2 bits stop"
o 6
suid 40,0
)
declText (MLText
uid 3676,0
va (VaSet
isHidden 1
)
)
)
*44 (Panel
uid 4470,0
shape (RectFrame
uid 4471,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "40000,29000,129000,52000"
)
title (TextAssociate
uid 4472,0
ps "TopLeftStrategy"
text (Text
uid 4473,0
va (VaSet
font "Courier New,8,1"
)
xt "41000,30000,45500,31100"
st "ip_rx232"
blo "41000,30800"
tm "PanelText"
)
)
)
*45 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,33000,118000,33000"
pts [
"118000,33000"
"116000,33000"
]
)
start &1
end &16
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "117000,32200,121000,33000"
st "rx_data"
blo "117000,32800"
tm "WireNameMgr"
)
)
on &2
)
*46 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "52000,36000,57000,36000"
pts [
"52000,36000"
"57000,36000"
]
)
start &3
end &8
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "54000,35200,55500,36000"
st "rx"
blo "54000,35800"
tm "WireNameMgr"
)
)
on &4
)
*47 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "116000,34000,118000,34000"
pts [
"118000,34000"
"116000,34000"
]
)
start &5
end &16
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "117000,33200,121500,34000"
st "rx_error"
blo "117000,33800"
tm "WireNameMgr"
)
)
on &31
)
*48 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "102000,46000,105000,46000"
pts [
"102000,46000"
"105000,46000"
]
)
end &16
sat 16
eat 65
stc 0
st 0
sf 1
si 0
tg (WTG
uid 286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 287,0
va (VaSet
isHidden 1
)
xt "101000,44700,103000,45500"
st "clk"
blo "101000,45300"
tm "WireNameMgr"
)
)
on &20
)
*49 (Wire
uid 292,0
shape (OrthoPolyLine
uid 293,0
va (VaSet
vasetType 3
)
xt "84000,46000,87000,46000"
pts [
"84000,46000"
"87000,46000"
]
)
end &12
sat 16
eat 65
st 0
sf 1
tg (WTG
uid 297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 298,0
ro 270
va (VaSet
isHidden 1
)
xt "85000,44700,85800,46700"
st "clk"
blo "85600,46700"
tm "WireNameMgr"
)
)
on &20
)
*50 (Wire
uid 299,0
shape (OrthoPolyLine
uid 300,0
va (VaSet
vasetType 3
)
xt "54000,39000,57000,39000"
pts [
"54000,39000"
"57000,39000"
]
)
end &8
sat 16
eat 65
st 0
sf 1
tg (WTG
uid 304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 305,0
ro 270
va (VaSet
isHidden 1
)
xt "56000,34700,56800,36700"
st "clk"
blo "56600,36700"
tm "WireNameMgr"
)
)
on &20
)
*51 (Wire
uid 306,0
shape (OrthoPolyLine
uid 307,0
va (VaSet
vasetType 3
)
xt "102000,47000,105000,47000"
pts [
"102000,47000"
"105000,47000"
]
)
end &16
sat 16
eat 129
stc 0
st 0
sf 1
si 0
tg (WTG
uid 311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312,0
va (VaSet
isHidden 1
)
xt "102000,45700,105000,46500"
st "rst_n"
blo "102000,46300"
tm "WireNameMgr"
)
)
on &21
)
*52 (Wire
uid 317,0
shape (OrthoPolyLine
uid 318,0
va (VaSet
vasetType 3
)
xt "84000,47000,87000,47000"
pts [
"84000,47000"
"87000,47000"
]
)
end &12
sat 16
eat 129
st 0
sf 1
tg (WTG
uid 322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323,0
ro 270
va (VaSet
isHidden 1
)
xt "85000,45500,85800,48500"
st "rst_n"
blo "85600,48500"
tm "WireNameMgr"
)
)
on &21
)
*53 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
)
xt "54000,40000,57000,40000"
pts [
"54000,40000"
"57000,40000"
]
)
end &8
sat 16
eat 129
st 0
sf 1
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
ro 270
va (VaSet
isHidden 1
)
xt "55000,32500,55800,35500"
st "rst_n"
blo "55600,35500"
tm "WireNameMgr"
)
)
on &21
)
*54 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "67000,36000,105000,36000"
pts [
"67000,36000"
"105000,36000"
]
)
start &8
end &16
sat 2
eat 1
st 0
sf 1
tg (WTG
uid 343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "64000,35200,66500,36000"
st "dbit"
blo "64000,35800"
tm "WireNameMgr"
)
)
on &22
)
*55 (Wire
uid 371,0
shape (OrthoPolyLine
uid 372,0
va (VaSet
vasetType 3
)
xt "96000,40000,105000,40000"
pts [
"96000,40000"
"105000,40000"
]
)
start &12
end &16
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
)
xt "98000,39200,103000,40000"
st "rx_parity"
blo "98000,39800"
tm "WireNameMgr"
)
)
on &27
)
*56 (Wire
uid 379,0
optionalChildren [
*57 (BdJunction
uid 1635,0
ps "OnConnectorStrategy"
shape (Circle
uid 1636,0
va (VaSet
vasetType 1
)
xt "83600,36600,84400,37400"
radius 400
)
)
*58 (BdJunction
uid 3270,0
ps "OnConnectorStrategy"
shape (Circle
uid 3271,0
va (VaSet
vasetType 1
)
xt "69600,36600,70400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "67000,37000,87000,39000"
pts [
"67000,37000"
"84000,37000"
"84000,39000"
"87000,39000"
]
)
start &8
end &12
sat 2
eat 1
st 0
sf 1
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "62000,36200,67000,37000"
st "start_bit"
blo "62000,36800"
tm "WireNameMgr"
)
)
on &23
)
*59 (Wire
uid 387,0
shape (OrthoPolyLine
uid 388,0
va (VaSet
vasetType 3
)
xt "67000,40000,87000,40000"
pts [
"87000,40000"
"67000,40000"
]
)
start &12
end &8
sat 2
eat 1
st 0
sf 1
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
)
xt "63000,39200,67000,40000"
st "rx_lock"
blo "63000,39800"
tm "WireNameMgr"
)
)
on &24
)
*60 (Wire
uid 656,0
shape (OrthoPolyLine
uid 657,0
va (VaSet
vasetType 3
)
xt "116000,35000,118000,35000"
pts [
"116000,35000"
"118000,35000"
]
)
start &16
end &25
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 661,0
va (VaSet
isHidden 1
)
xt "117000,34200,120500,35000"
st "rx_rdy"
blo "117000,34800"
tm "WireNameMgr"
)
)
on &30
)
*61 (Wire
uid 1502,0
shape (OrthoPolyLine
uid 1503,0
va (VaSet
vasetType 3
)
xt "96000,39000,105000,39000"
pts [
"96000,39000"
"105000,39000"
]
)
start &12
end &16
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1509,0
va (VaSet
)
xt "98000,38200,101500,39000"
st "rx_bit"
blo "98000,38800"
tm "WireNameMgr"
)
)
on &29
)
*62 (Wire
uid 1585,0
shape (OrthoPolyLine
uid 1586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,33000,105000,33000"
pts [
"52000,33000"
"105000,33000"
]
)
start &41
end &16
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1590,0
va (VaSet
isHidden 1
)
xt "102000,32200,109500,33000"
st "rx_parity_cfg"
blo "102000,32800"
tm "WireNameMgr"
)
)
on &26
)
*63 (Wire
uid 1601,0
shape (OrthoPolyLine
uid 1602,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,45000,72000,45000"
pts [
"52000,45000"
"72000,45000"
]
)
start &39
end &34
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1606,0
va (VaSet
isHidden 1
)
xt "73000,44200,79500,45000"
st "rx_rate_cfg"
blo "73000,44800"
tm "WireNameMgr"
)
)
on &38
)
*64 (Wire
uid 1617,0
shape (OrthoPolyLine
uid 1618,0
va (VaSet
vasetType 3
)
xt "96000,41000,105000,41000"
pts [
"96000,41000"
"105000,41000"
]
)
start &12
end &16
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
va (VaSet
)
xt "98000,40200,102000,41000"
st "rx_stop"
blo "98000,40800"
tm "WireNameMgr"
)
)
on &28
)
*65 (Wire
uid 1629,0
shape (OrthoPolyLine
uid 1630,0
va (VaSet
vasetType 3
)
xt "84000,37000,105000,37000"
pts [
"84000,37000"
"105000,37000"
]
)
start &57
end &16
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1634,0
va (VaSet
isHidden 1
)
xt "99000,36200,104000,37000"
st "start_bit"
blo "99000,36800"
tm "WireNameMgr"
)
)
on &23
)
*66 (Wire
uid 1657,0
shape (OrthoPolyLine
uid 1658,0
va (VaSet
vasetType 3
)
xt "52000,50000,53000,50000"
pts [
"52000,50000"
"53000,50000"
]
)
start &6
end &33
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "50000,49700,53000,50500"
st "rst_n"
blo "50000,50300"
tm "WireNameMgr"
)
)
on &21
)
*67 (Wire
uid 1665,0
shape (OrthoPolyLine
uid 1666,0
va (VaSet
vasetType 3
)
xt "52000,48000,53000,48000"
pts [
"52000,48000"
"53000,48000"
]
)
start &7
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1672,0
va (VaSet
isHidden 1
)
xt "51000,46700,53000,47500"
st "clk"
blo "51000,47300"
tm "WireNameMgr"
)
)
on &20
)
*68 (Wire
uid 3264,0
shape (OrthoPolyLine
uid 3265,0
va (VaSet
vasetType 3
)
xt "70000,37000,72000,44000"
pts [
"70000,37000"
"70000,44000"
"72000,44000"
]
)
start &58
end &34
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3269,0
va (VaSet
isHidden 1
)
xt "74000,43200,79000,44000"
st "start_bit"
blo "74000,43800"
tm "WireNameMgr"
)
)
on &23
)
*69 (Wire
uid 3272,0
shape (OrthoPolyLine
uid 3273,0
va (VaSet
vasetType 3
)
xt "69000,46000,72000,46000"
pts [
"69000,46000"
"72000,46000"
]
)
end &34
sat 16
eat 65
st 0
sf 1
tg (WTG
uid 3278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3279,0
ro 270
va (VaSet
isHidden 1
)
xt "71000,42700,71800,44700"
st "clk"
blo "71600,44700"
tm "WireNameMgr"
)
)
on &20
)
*70 (Wire
uid 3280,0
shape (OrthoPolyLine
uid 3281,0
va (VaSet
vasetType 3
)
xt "69000,47000,72000,47000"
pts [
"69000,47000"
"72000,47000"
]
)
end &34
sat 16
eat 129
st 0
sf 1
tg (WTG
uid 3286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3287,0
ro 270
va (VaSet
isHidden 1
)
xt "71000,41500,71800,44500"
st "rst_n"
blo "71600,44500"
tm "WireNameMgr"
)
)
on &21
)
*71 (Wire
uid 3296,0
shape (OrthoPolyLine
uid 3297,0
va (VaSet
vasetType 3
)
xt "80000,44000,87000,44000"
pts [
"80000,44000"
"87000,44000"
]
)
start &34
end &12
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3303,0
va (VaSet
)
xt "81000,43200,85500,44000"
st "tick_bit"
blo "81000,43800"
tm "WireNameMgr"
)
)
on &40
)
*72 (Wire
uid 3431,0
shape (OrthoPolyLine
uid 3432,0
va (VaSet
vasetType 3
)
xt "52000,42000,87000,42000"
pts [
"52000,42000"
"87000,42000"
]
)
start &42
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3438,0
va (VaSet
isHidden 1
)
xt "54000,41200,60500,42000"
st "rx_stop_cfg"
blo "54000,41800"
tm "WireNameMgr"
)
)
on &43
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *73 (PackageList
uid 110,0
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 111,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "0,0,7000,1100"
st "Package List"
blo "0,800"
)
*75 (MLText
uid 112,0
va (VaSet
isHidden 1
)
xt "0,1000,17500,4200"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 113,0
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 114,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,30500,1100"
st "Compiler Directives"
blo "20000,800"
)
*77 (Text
uid 115,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,1100,32500,2200"
st "Pre-module directives:"
blo "20000,1900"
)
*78 (MLText
uid 116,0
va (VaSet
isHidden 1
)
xt "20000,2200,30500,3800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*79 (Text
uid 117,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,3800,33000,4900"
st "Post-module directives:"
blo "20000,4600"
)
*80 (MLText
uid 118,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*81 (Text
uid 119,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,4900,32500,6000"
st "End-module directives:"
blo "20000,5700"
)
*82 (MLText
uid 120,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1544,968"
viewArea "11503,7705,112431,68231"
cachedDiagramExtent "0,0,142000,58000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
useAdjustTo 0
usingPageBreaks 0
panelVisible 1
allPanelsVisible 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-10000,0"
lastUid 6395,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2700,1000"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,2950"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,8,1"
)
xt "1000,1000,4500,2100"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,3350,6500,4450"
st "<library>"
blo "1500,4150"
tm "BdLibraryNameMgr"
)
*84 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,4450,5500,5550"
st "<block>"
blo "1500,5250"
tm "BlkNameMgr"
)
*85 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,5550,3500,6650"
st "i_0"
blo "1500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "1500,13350,1500,13350"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
)
*87 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "MWComponent"
blo "750,5250"
)
*88 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
tm "BdLibraryNameMgr"
)
*90 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "SaComponent"
blo "750,5250"
tm "CptNameMgr"
)
*91 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-250,0,8250,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,3350,4250,4450"
st "Library"
blo "250,4150"
)
*93 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,4450,7750,5550"
st "VhdlComponent"
blo "250,5250"
)
*94 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,5550,2250,6650"
st "i_0"
blo "250,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6750,1350,-6750,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,3350,3500,4450"
st "Library"
blo "-500,4150"
)
*96 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,4450,8500,5550"
st "VerilogComponent"
blo "-500,5250"
)
*97 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,5550,1500,6650"
st "i_0"
blo "-500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7500,1350,-7500,1350"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,3900,5000,5000"
st "eb1"
blo "3000,4700"
tm "HdlTextNameMgr"
)
*99 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,5000,4000,6100"
st "1"
blo "3000,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2700,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,-550,500,550"
st "G"
blo "-500,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2500,800"
st "sig0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,800"
st "dbus0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4000,800"
st "bundle0"
blo "0,600"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,800,1500,1600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,15500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*101 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,9500,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*103 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,27000,1100"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,1100,23500,2200"
st "Ports:"
blo "20000,1900"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,25000,1100"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "20000,0,95500,12800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,1100,29000,2200"
st "Diagram Signals:"
blo "20000,1900"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,26000,1100"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "20000,0,59500,7200"
st "   signal rx_delay1 : std_logic; -- Delay the rx imput, to do triple voting
   signal rx_delay2 : std_logic; -- Delay the rx imput, to do triple voting
   signal rx_delay3 : std_logic; -- Delay the rx imput, to do triple voting

   signal rx_cnt_bit : std_logic_vector(3 downto 0); -- Bit counter
   signal cnt_rate :  std_logic_vector(rx_rate_cfg'range); -- Clock divisor

   signal parity : std_logic; -- Parity bit calcultated and registered
   signal tmp_parity : std_logic; -- Parity bit calcultated"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 40,0
usingSuid 1
emptyRow *104 (LEmptyRow
)
uid 123,0
optionalChildren [
*105 (RefLabelRowHdr
)
*106 (TitleRowHdr
)
*107 (FilterRowHdr
)
*108 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*109 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*110 (GroupColHdr
tm "GroupColHdrMgr"
)
*111 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*112 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*113 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*114 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*115 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*116 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*117 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx"
t "std_logic"
eolc "Received signal"
o 3
suid 2,0
)
)
uid 99,0
)
*118 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "Byte received"
o 7
suid 1,0
)
)
uid 101,0
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "System clock"
o 1
suid 8,0
)
)
uid 429,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_n"
t "std_logic"
eolc "System reset"
o 2
suid 9,0
)
)
uid 431,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbit"
t "std_logic"
eolc "Received bit"
o 10
suid 10,0
)
)
uid 433,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_bit"
t "std_logic"
eolc "Start bit signal"
o 15
suid 16,0
)
)
uid 439,0
)
*123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lock"
t "std_logic"
eolc "Reception lock"
o 12
suid 17,0
)
)
uid 441,0
)
*124 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_parity_cfg"
t "std_logic_vector"
b "(1 downto 0)"
eolc "\"00\" is not bit parity, \"11\" is even bit parity, \"10\" is odd bit parity"
o 4
suid 22,0
)
)
uid 1597,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_parity"
t "std_logic"
eolc "Internal data ready flag"
o 13
suid 24,0
)
)
uid 1637,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_stop"
t "std_logic"
eolc "Reception lock"
o 14
suid 25,0
)
)
uid 1639,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_bit"
t "std_logic"
eolc "Reception lock"
o 11
suid 26,0
)
)
uid 1641,0
)
*128 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_rdy"
t "std_logic"
eolc "Byte received without error, pulse active to '1'"
o 9
suid 27,0
)
)
uid 1647,0
)
*129 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_error"
t "std_logic"
eolc "Byte received with parity error, pulse active to '1'"
o 8
suid 28,0
)
)
uid 1649,0
)
*130 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_rate_cfg"
t "std_logic_vector"
eolc "Baud Rate = Frecuency_clk / n"
o 5
suid 35,0
)
)
uid 3306,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick_bit"
t "std_logic"
eolc "Sample signal"
o 16
suid 37,0
)
)
uid 3308,0
)
*132 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rx_stop_cfg"
t "std_logic"
eolc "to '0' 1 bit stop, to '1' 2 bits stop"
o 6
suid 40,0
)
)
uid 3677,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 136,0
optionalChildren [
*133 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *134 (MRCItem
litem &104
pos 16
dimension 20
)
uid 138,0
optionalChildren [
*135 (MRCItem
litem &105
pos 0
dimension 20
uid 139,0
)
*136 (MRCItem
litem &106
pos 1
dimension 23
uid 140,0
)
*137 (MRCItem
litem &107
pos 2
hidden 1
dimension 20
uid 141,0
)
*138 (MRCItem
litem &117
pos 2
dimension 20
uid 100,0
)
*139 (MRCItem
litem &118
pos 3
dimension 20
uid 102,0
)
*140 (MRCItem
litem &119
pos 0
dimension 20
uid 430,0
)
*141 (MRCItem
litem &120
pos 1
dimension 20
uid 432,0
)
*142 (MRCItem
litem &121
pos 9
dimension 20
uid 434,0
)
*143 (MRCItem
litem &122
pos 11
dimension 20
uid 440,0
)
*144 (MRCItem
litem &123
pos 10
dimension 20
uid 442,0
)
*145 (MRCItem
litem &124
pos 6
dimension 20
uid 1598,0
)
*146 (MRCItem
litem &125
pos 12
dimension 20
uid 1638,0
)
*147 (MRCItem
litem &126
pos 13
dimension 20
uid 1640,0
)
*148 (MRCItem
litem &127
pos 14
dimension 20
uid 1642,0
)
*149 (MRCItem
litem &128
pos 4
dimension 20
uid 1648,0
)
*150 (MRCItem
litem &129
pos 5
dimension 20
uid 1650,0
)
*151 (MRCItem
litem &130
pos 7
dimension 20
uid 3307,0
)
*152 (MRCItem
litem &131
pos 15
dimension 20
uid 3309,0
)
*153 (MRCItem
litem &132
pos 8
dimension 20
uid 3678,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 142,0
optionalChildren [
*154 (MRCItem
litem &108
pos 0
dimension 20
uid 143,0
)
*155 (MRCItem
litem &110
pos 1
dimension 50
uid 144,0
)
*156 (MRCItem
litem &111
pos 2
dimension 100
uid 145,0
)
*157 (MRCItem
litem &112
pos 3
dimension 50
uid 146,0
)
*158 (MRCItem
litem &113
pos 4
dimension 100
uid 147,0
)
*159 (MRCItem
litem &114
pos 5
dimension 100
uid 148,0
)
*160 (MRCItem
litem &115
pos 6
dimension 50
uid 149,0
)
*161 (MRCItem
litem &116
pos 7
dimension 399
uid 150,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 137,0
vaOverrides [
]
)
]
)
uid 122,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *162 (LEmptyRow
)
uid 152,0
optionalChildren [
*163 (RefLabelRowHdr
)
*164 (TitleRowHdr
)
*165 (FilterRowHdr
)
*166 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*167 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*168 (GroupColHdr
tm "GroupColHdrMgr"
)
*169 (NameColHdr
tm "GenericNameColHdrMgr"
)
*170 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*171 (InitColHdr
tm "GenericValueColHdrMgr"
)
*172 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*173 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 164,0
optionalChildren [
*174 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *175 (MRCItem
litem &162
pos 0
dimension 20
)
uid 166,0
optionalChildren [
*176 (MRCItem
litem &163
pos 0
dimension 20
uid 167,0
)
*177 (MRCItem
litem &164
pos 1
dimension 23
uid 168,0
)
*178 (MRCItem
litem &165
pos 2
hidden 1
dimension 20
uid 169,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 170,0
optionalChildren [
*179 (MRCItem
litem &166
pos 0
dimension 20
uid 171,0
)
*180 (MRCItem
litem &168
pos 1
dimension 50
uid 172,0
)
*181 (MRCItem
litem &169
pos 2
dimension 100
uid 173,0
)
*182 (MRCItem
litem &170
pos 3
dimension 100
uid 174,0
)
*183 (MRCItem
litem &171
pos 4
dimension 50
uid 175,0
)
*184 (MRCItem
litem &172
pos 5
dimension 50
uid 176,0
)
*185 (MRCItem
litem &173
pos 6
dimension 80
uid 177,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 165,0
vaOverrides [
]
)
]
)
uid 151,0
type 1
)
activeModelName "BlockDiag"
)
