Warning (10268): Verilog HDL information at LFSR.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/Lab3/MiNE/LFSR.sv Line: 13
