Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 11:27:33 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/array_summer_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[11]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[12]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[13]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[14]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[15]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[16]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[17]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[18]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_82_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.934ns (38.063%)  route 3.147ns (61.937%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=43, unplaced)        0.820     2.249    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
                         LUT3 (Prop_lut3_I0_O)        0.319     2.568 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21/O
                         net (fo=30, unplaced)        0.519     3.087    bd_0_i/hls_inst/inst/control_s_axi_U/ap_sig_allocacmp_i_load1
                         LUT5 (Prop_lut5_I3_O)        0.116     3.203 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34/O
                         net (fo=1, unplaced)         0.000     3.203    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.779 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     3.788    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.905    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.022    bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 f  bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     5.092    bd_0_i/hls_inst/inst/control_s_axi_U/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.116     5.208 r  bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.054    bd_0_i/hls_inst/inst/control_s_axi_U_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1351, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_82_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/i_fu_82_reg[19]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.311    




