
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279    0.967137 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016779    0.367840    1.426784    2.393921 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.367840    0.000151    2.394072 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005761    0.582169    0.427838    2.821909 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.582169    0.000115    2.822025 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004566    0.324314    0.284508    3.106533 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.324314    0.000091    3.106624 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.106624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279    0.967137 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067137   clock uncertainty
                                  0.000000    1.067137   clock reconvergence pessimism
                                  0.189525    1.256662   library hold time
                                              1.256662   data required time
---------------------------------------------------------------------------------------------
                                              1.256662   data required time
                                             -3.106624   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849962   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410    0.968820 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015358    0.348122    1.410974    2.379794 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.348122    0.000202    2.379996 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005315    0.470273    0.394276    2.774271 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.470273    0.000057    2.774329 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004498    0.382367    0.339893    3.114222 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.382367    0.000054    3.114275 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.114275   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410    0.968820 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068820   clock uncertainty
                                  0.000000    1.068820   clock reconvergence pessimism
                                  0.176966    1.245786   library hold time
                                              1.245786   data required time
---------------------------------------------------------------------------------------------
                                              1.245786   data required time
                                             -3.114275   data arrival time
---------------------------------------------------------------------------------------------
                                              1.868489   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172    0.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027329    0.519810    1.537656    2.504687 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.519810    0.000371    2.505057 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005449    0.506974    0.546796    3.051853 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.506974    0.000106    3.051960 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004079    0.296168    0.263906    3.315866 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.296168    0.000078    3.315944 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.315944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172    0.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067031   clock uncertainty
                                  0.000000    1.067031   clock reconvergence pessimism
                                  0.195794    1.262825   library hold time
                                              1.262825   data required time
---------------------------------------------------------------------------------------------
                                              1.262825   data required time
                                             -3.315944   data arrival time
---------------------------------------------------------------------------------------------
                                              2.053118   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030886    0.971689    2.121506    3.088617 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.971689    0.000350    3.088967 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004325    0.354230    0.248405    3.337372 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.354230    0.000085    3.337457 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.337457   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067111   clock uncertainty
                                  0.000000    1.067111   clock reconvergence pessimism
                                  0.182861    1.249972   library hold time
                                              1.249972   data required time
---------------------------------------------------------------------------------------------
                                              1.249972   data required time
                                             -3.337457   data arrival time
---------------------------------------------------------------------------------------------
                                              2.087485   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000390    0.968800 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.021984    0.442762    1.483786    2.452585 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.442762    0.000428    2.453014 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004013    0.285536    0.770565    3.223579 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.285536    0.000045    3.223624 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005965    0.244590    0.670477    3.894100 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.244590    0.000086    3.894186 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.894186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000390    0.968800 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068800   clock uncertainty
                                  0.000000    1.068800   clock reconvergence pessimism
                                  0.207634    1.276433   library hold time
                                              1.276433   data required time
---------------------------------------------------------------------------------------------
                                              1.276433   data required time
                                             -3.894186   data arrival time
---------------------------------------------------------------------------------------------
                                              2.617753   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000342    0.967200 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005827    0.338442    1.695908    2.663109 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.338442    0.000072    2.663181 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006098    0.307396    0.274074    2.937255 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.307396    0.000067    2.937321 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016965    0.772801    0.559312    3.496634 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.772801    0.000189    3.496822 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005027    0.336904    0.247542    3.744364 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.336904    0.000102    3.744466 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005804    0.217547    0.532315    4.276781 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.217547    0.000121    4.276903 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.276903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000372    0.968782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068781   clock uncertainty
                                  0.000000    1.068781   clock reconvergence pessimism
                                  0.214512    1.283294   library hold time
                                              1.283294   data required time
---------------------------------------------------------------------------------------------
                                              1.283294   data required time
                                             -4.276903   data arrival time
---------------------------------------------------------------------------------------------
                                              2.993609   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717285    0.001191    6.680019 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000372    0.968782 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068781   clock uncertainty
                                  0.000000    1.068781   clock reconvergence pessimism
                                  0.694213    1.762994   library removal time
                                              1.762994   data required time
---------------------------------------------------------------------------------------------
                                              1.762994   data required time
                                             -6.680019   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917024   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717286    0.001292    6.680120 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000390    0.968800 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068800   clock uncertainty
                                  0.000000    1.068800   clock reconvergence pessimism
                                  0.694213    1.763013   library removal time
                                              1.763013   data required time
---------------------------------------------------------------------------------------------
                                              1.763013   data required time
                                             -6.680120   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917107   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717293    0.002113    6.680941 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000627    0.547766 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.029629    0.173911    0.420644    0.968410 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173911    0.000410    0.968820 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068820   clock uncertainty
                                  0.000000    1.068820   clock reconvergence pessimism
                                  0.694214    1.763034   library removal time
                                              1.763034   data required time
---------------------------------------------------------------------------------------------
                                              1.763034   data required time
                                             -6.680941   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717286    0.001265    6.680093 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.680093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000279    0.967137 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067137   clock uncertainty
                                  0.000000    1.067137   clock reconvergence pessimism
                                  0.693875    1.761012   library removal time
                                              1.761012   data required time
---------------------------------------------------------------------------------------------
                                              1.761012   data required time
                                             -6.680093   data arrival time
---------------------------------------------------------------------------------------------
                                              4.919081   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002251    6.681079 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000319    0.967178 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067178   clock uncertainty
                                  0.000000    1.067178   clock reconvergence pessimism
                                  0.693876    1.761053   library removal time
                                              1.761053   data required time
---------------------------------------------------------------------------------------------
                                              1.761053   data required time
                                             -6.681079   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920025   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002280    6.681108 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000342    0.967200 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067200   clock uncertainty
                                  0.000000    1.067200   clock reconvergence pessimism
                                  0.693876    1.761076   library removal time
                                              1.761076   data required time
---------------------------------------------------------------------------------------------
                                              1.761076   data required time
                                             -6.681108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920032   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717295    0.002241    6.681069 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000207    0.967065 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067065   clock uncertainty
                                  0.000000    1.067065   clock reconvergence pessimism
                                  0.693876    1.760941   library removal time
                                              1.760941   data required time
---------------------------------------------------------------------------------------------
                                              1.760941   data required time
                                             -6.681069   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920128   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717296    0.002332    6.681161 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000172    0.967031 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067031   clock uncertainty
                                  0.000000    1.067031   clock reconvergence pessimism
                                  0.693876    1.760906   library removal time
                                              1.760906   data required time
---------------------------------------------------------------------------------------------
                                              1.760906   data required time
                                             -6.681161   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920254   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004681    0.215790    0.075188    4.075188 ^ rst_n (in)
                                                         rst_n (net)
                      0.215790    0.000000    4.075188 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.036111    1.061698    0.869723    4.944911 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.061698    0.000598    4.945509 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.056762    0.837853    0.814664    5.760173 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.837861    0.001518    5.761691 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094588    0.717285    0.917137    6.678828 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.717297    0.002468    6.681296 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.681296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024098    0.227363    0.098591    0.098591 ^ clk (in)
                                                         clk (net)
                      0.227363    0.000000    0.098591 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048799    0.202844    0.448547    0.547139 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202844    0.000402    0.547541 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028479    0.172174    0.419318    0.966859 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.172175    0.000253    0.967111 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.067111   clock uncertainty
                                  0.000000    1.067111   clock reconvergence pessimism
                                  0.693876    1.760987   library removal time
                                              1.760987   data required time
---------------------------------------------------------------------------------------------
                                              1.760987   data required time
                                             -6.681296   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920309   slack (MET)



