
*** Running vivado
    with args -log design_1_axis_data_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_data_fifo_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 325.926 ; gain = 86.375
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_1' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/synth/design_1_axis_data_fifo_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' (33#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_1' (34#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/synth/design_1_axis_data_fifo_0_1.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 598.621 ; gain = 359.070
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 598.621 ; gain = 359.070
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.617 . Memory (MB): peak = 730.996 ; gain = 0.938
Finished Constraint Validation : Time (s): cpu = 00:01:51 ; elapsed = 00:02:11 . Memory (MB): peak = 730.996 ; gain = 491.445
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:02:11 . Memory (MB): peak = 730.996 ; gain = 491.445
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:11 . Memory (MB): peak = 730.996 ; gain = 491.445
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:02:13 . Memory (MB): peak = 730.996 ; gain = 491.445
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:15 . Memory (MB): peak = 730.996 ; gain = 491.445
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:27 . Memory (MB): peak = 730.996 ; gain = 491.445
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:27 . Memory (MB): peak = 730.996 ; gain = 491.445
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:28 . Memory (MB): peak = 733.480 ; gain = 493.930
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:28 . Memory (MB): peak = 733.480 ; gain = 493.930
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:28 . Memory (MB): peak = 733.480 ; gain = 493.930
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:29 . Memory (MB): peak = 733.480 ; gain = 493.930
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:29 . Memory (MB): peak = 733.480 ; gain = 493.930
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:29 . Memory (MB): peak = 733.480 ; gain = 493.930
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:29 . Memory (MB): peak = 733.480 ; gain = 493.930

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    12|
|2     |LUT1       |    35|
|3     |LUT2       |    18|
|4     |LUT3       |    20|
|5     |LUT4       |    36|
|6     |LUT5       |    19|
|7     |LUT6       |    59|
|8     |MUXCY      |    32|
|9     |MUXF7      |    27|
|10    |RAMB36E1   |     5|
|11    |RAMB36E1_1 |    24|
|12    |FDCE       |    17|
|13    |FDPE       |    21|
|14    |FDRE       |   138|
|15    |FDSE       |     5|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:29 . Memory (MB): peak = 733.480 ; gain = 493.930
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:35 . Memory (MB): peak = 735.086 ; gain = 502.977
