<profile>

<section name = "Vivado HLS Report for 'xillybus_wrapper'" level="0">
<item name = "Date">Wed Oct 14 17:26:13 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">coprocess</item>
<item name = "Solution">example</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.55, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342">xillybus_wrapper_big_mult_v3small_71_24_17_s, 55, 55, 55, 55, none</column>
<column name="grp_xillybus_wrapper_my_to_float_31_1_s_fu_348">xillybus_wrapper_my_to_float_31_1_s, ?, ?, ?, ?, none</column>
<column name="grp_xillybus_wrapper_xilly_decprint_fu_354">xillybus_wrapper_xilly_decprint, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 13, no</column>
<column name=" + Loop 1.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, 3, no</column>
<column name=" + Loop 2.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 3">?, ?, ?, -, -, 1, no</column>
<column name=" + Loop 3.1">?, ?, 1, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 3, 0, 1120</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 7, 1210, 3714</column>
<column name="Memory">0, -, 186, 494</column>
<column name="Multiplexer">-, -, -, 71</column>
<column name="Register">-, -, 715, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342">xillybus_wrapper_big_mult_v3small_71_24_17_s, 0, 3, 506, 2598</column>
<column name="xillybus_wrapper_mul_32s_31ns_62_6_U15">xillybus_wrapper_mul_32s_31ns_62_6, 0, 4, 0, 0</column>
<column name="xillybus_wrapper_mux_16to1_sel4_1_1_U13">xillybus_wrapper_mux_16to1_sel4_1_1, 0, 0, 1, 5</column>
<column name="xillybus_wrapper_mux_16to1_sel4_1_1_U14">xillybus_wrapper_mux_16to1_sel4_1_1, 0, 0, 1, 5</column>
<column name="xillybus_wrapper_mux_8to1_sel3_1_1_U12">xillybus_wrapper_mux_8to1_sel3_1_1, 0, 0, 1, 5</column>
<column name="grp_xillybus_wrapper_my_to_float_31_1_s_fu_348">xillybus_wrapper_my_to_float_31_1_s, 0, 0, 391, 756</column>
<column name="grp_xillybus_wrapper_xilly_decprint_fu_354">xillybus_wrapper_xilly_decprint, 0, 0, 310, 345</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="hls_ref_4oPi_table_100_V_U">xillybus_wrapper_hls_ref_4oPi_table_100_V, 0, 100, 150, 13, 100, 1, 1300</column>
<column name="hls_sin_cos_K0_V_U">xillybus_wrapper_hls_sin_cos_K0_V, 0, 30, 150, 256, 30, 1, 7680</column>
<column name="hls_sin_cos_K1_V_U">xillybus_wrapper_hls_sin_cos_K1_V, 0, 23, 115, 256, 23, 1, 5888</column>
<column name="hls_sin_cos_K2_V_U">xillybus_wrapper_hls_sin_cos_K2_V, 0, 15, 75, 256, 15, 1, 3840</column>
<column name="p_str3_U">xillybus_wrapper_p_str3, 0, 7, 2, 14, 7, 1, 98</column>
<column name="p_str4_U">xillybus_wrapper_p_str4, 0, 7, 1, 4, 7, 1, 28</column>
<column name="p_str5_U">xillybus_wrapper_p_str5, 0, 4, 1, 2, 4, 1, 8</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_17_fu_967_p2">*, 1, 0, 0, 9, 9</column>
<column name="p_Val2_1_fu_989_p2">*, 1, 0, 1, 23, 17</column>
<column name="p_Val2_6_fu_1011_p2">*, 1, 0, 0, 17, 15</column>
<column name="p_Val2_20_fu_1041_p2">+, 0, 0, 16, 32, 32</column>
<column name="p_Val2_29_fu_850_p2">+, 0, 0, 31, 31, 31</column>
<column name="p_i_i_fu_549_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_op_i_i_fu_463_p2">+, 0, 0, 8, 7, 8</column>
<column name="p_rec_i8_fu_410_p2">+, 0, 0, 2, 2, 1</column>
<column name="p_rec_i_fu_380_p2">+, 0, 0, 4, 4, 1</column>
<column name="r_V_fu_1050_p2">+, 0, 0, 16, 32, 32</column>
<column name="y1_fu_496_p2">+, 0, 0, 32, 1, 32</column>
<column name="Ex_V_fu_834_p2">-, 0, 0, 8, 8, 8</column>
<column name="p_Val2_i_i_fu_592_p2">-, 0, 0, 49, 1, 49</column>
<column name="r_V_1_fu_1082_p2">-, 0, 0, 9, 1, 9</column>
<column name="tmp_8_i_i_fu_858_p2">-, 0, 0, 9, 1, 9</column>
<column name="Ex_V_1_fu_945_p3">Select, 0, 0, 8, 1, 1</column>
<column name="Mx_V_1_fu_951_p3">Select, 0, 0, 31, 1, 2</column>
<column name="addr_V_fu_469_p3">Select, 0, 0, 8, 1, 6</column>
<column name="p_Val2_0_i234_in_i_i_fu_895_p3">Select, 0, 0, 32, 1, 32</column>
<column name="p_Val2_28_fu_581_p3">Select, 0, 0, 3, 1, 1</column>
<column name="p_Val2_7_fu_598_p3">Select, 0, 0, 49, 1, 49</column>
<column name="sel_tmp5_i_fu_1131_p3">Select, 0, 0, 32, 1, 32</column>
<column name="sh_assign_fu_864_p3">Select, 0, 0, 9, 1, 9</column>
<column name="storemerge_i_i_fu_554_p3">Select, 0, 0, 8, 1, 8</column>
<column name="tmp_46_i_fu_721_p3">Select, 0, 0, 1, 1, 1</column>
<column name="x2_fu_1138_p3">Select, 0, 0, 32, 1, 32</column>
<column name="ap_sig_bdd_124">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_185">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_fu_734_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp4_i_fu_760_p2">and, 0, 0, 1, 1, 1</column>
<column name="val_assign_fu_791_p3">cttz, 0, 0, 48, 32, 0</column>
<column name="closepath_fu_457_p2">icmp, 0, 0, 3, 8, 7</column>
<column name="notlhs_i_fu_739_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs_i_fu_544_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_47_i_fu_729_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="tmp_48_i_fu_539_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_i3_fu_404_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_i_fu_374_p2">icmp, 0, 0, 2, 4, 3</column>
<column name="tmp_10_i_i_fu_880_p2">lshr, 0, 0, 85, 31, 31</column>
<column name="p_Result_17_fu_1101_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp1_i_fu_744_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp3_i_fu_749_p2">or, 0, 0, 1, 1, 1</column>
<column name="p_Val2_9_fu_807_p2">shl, 0, 0, 144, 49, 49</column>
<column name="r_V_3_fu_522_p2">shl, 0, 0, 311, 100, 100</column>
<column name="tmp_12_i_i_fu_889_p2">shl, 0, 0, 88, 32, 32</column>
<column name="sin_basis_fu_932_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp3_fu_754_p2">xor, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">24, 29, 1, 29</column>
<column name="debug_out">8, 5, 8, 40</column>
<column name="debug_out_ap_vld">1, 3, 1, 3</column>
<column name="out_r_din">32, 3, 32, 96</column>
<column name="p_0_rec_i2_reg_316">2, 2, 2, 4</column>
<column name="p_0_rec_i_reg_305">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Ex_V_1_reg_1359">8, 0, 8, 0</column>
<column name="Ex_V_reg_1324">8, 0, 8, 0</column>
<column name="Med_V_reg_1261">71, 0, 71, 0</column>
<column name="Mx_V_1_reg_1364">31, 0, 31, 0</column>
<column name="ap_CS_fsm">28, 0, 28, 0</column>
<column name="closepath_reg_1237">1, 0, 1, 0</column>
<column name="cos_basis_reg_1292">1, 0, 1, 0</column>
<column name="grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="hls_sin_cos_K1_V_load_reg_1394">23, 0, 23, 0</column>
<column name="hls_sin_cos_K2_V_load_reg_1399">15, 0, 15, 0</column>
<column name="isNeg_reg_1330">1, 0, 1, 0</column>
<column name="loc_V_1_reg_1230">23, 0, 23, 0</column>
<column name="loc_V_reg_1223">8, 0, 8, 0</column>
<column name="notrhs_i_reg_1272">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1304">1, 0, 1, 0</column>
<column name="p_0_i_reg_1429">31, 0, 31, 0</column>
<column name="p_0_rec_i2_reg_316">2, 0, 2, 0</column>
<column name="p_0_rec_i9_reg_327">1, 0, 1, 0</column>
<column name="p_0_rec_i_reg_305">4, 0, 4, 0</column>
<column name="p_Result_17_reg_1439">1, 0, 1, 0</column>
<column name="p_Result_19_reg_1256">23, 0, 24, 1</column>
<column name="p_Result_i3_i_i_reg_1287">18, 0, 18, 0</column>
<column name="p_Result_s_reg_1217">1, 0, 1, 0</column>
<column name="p_Val2_15_reg_1314">31, 0, 31, 0</column>
<column name="p_Val2_18_reg_1389">30, 0, 30, 0</column>
<column name="p_Val2_29_reg_1336">31, 0, 31, 0</column>
<column name="p_Val2_7_reg_1282">49, 0, 49, 0</column>
<column name="p_Val2_s_reg_1349">17, 0, 17, 0</column>
<column name="p_rec_i8_reg_1194">2, 0, 2, 0</column>
<column name="p_rec_i_reg_1159">4, 0, 4, 0</column>
<column name="p_str3_load_cast_reg_1164">7, 0, 8, 1</column>
<column name="p_str4_load_cast_reg_1199">7, 0, 8, 1</column>
<column name="p_str5_load_cast_reg_1212">4, 0, 8, 4</column>
<column name="r_V_1_reg_1434">9, 0, 9, 0</column>
<column name="r_V_reg_1414">32, 0, 32, 0</column>
<column name="sel_tmp4_i_reg_1309">1, 0, 1, 0</column>
<column name="sh_assign_reg_1343">9, 0, 9, 0</column>
<column name="storemerge_i_i_reg_1277">8, 0, 8, 0</column>
<column name="tmp_12_reg_1319">1, 0, 1, 0</column>
<column name="tmp_15_reg_1444">31, 0, 31, 0</column>
<column name="tmp_18_reg_1178">32, 0, 32, 0</column>
<column name="tmp_35_i_reg_1354">9, 0, 9, 0</column>
<column name="tmp_37_i_reg_1384">17, 0, 17, 0</column>
<column name="tmp_46_i_reg_1299">1, 0, 1, 0</column>
<column name="tmp_48_i_reg_1266">1, 0, 1, 0</column>
<column name="tmp_5_i_reg_1404">24, 0, 24, 0</column>
<column name="tmp_7_i_reg_1409">16, 0, 16, 0</column>
<column name="tmp_9_reg_1248">4, 0, 4, 0</column>
<column name="tmp_i3_reg_1190">1, 0, 1, 0</column>
<column name="tmp_i_reg_1155">1, 0, 1, 0</column>
<column name="x1_reg_1169">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, xillybus_wrapper, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, xillybus_wrapper, return value</column>
<column name="in_r_dout">in, 32, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="out_r_din">out, 32, ap_fifo, out_r, pointer</column>
<column name="out_r_full_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_write">out, 1, ap_fifo, out_r, pointer</column>
<column name="debug_ready">in, 8, ap_none, debug_ready, pointer</column>
<column name="debug_out">out, 8, ap_vld, debug_out, pointer</column>
<column name="debug_out_ap_vld">out, 1, ap_vld, debug_out, pointer</column>
</table>
</item>
</section>
</profile>
