{
  "module_name": "mtk-mmsys.h",
  "hash_id": "48a6164cd99d6d885888161bb47bb36e4bba117bf163f9042b6817a33af4ae86",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/soc/mediatek/mtk-mmsys.h",
  "human_readable_source": " \n \n\n#ifndef __MTK_MMSYS_H\n#define __MTK_MMSYS_H\n\n#include <linux/mailbox_controller.h>\n#include <linux/mailbox/mtk-cmdq-mailbox.h>\n#include <linux/soc/mediatek/mtk-cmdq.h>\n\nenum mtk_ddp_comp_id;\nstruct device;\n\nenum mtk_dpi_out_format_con {\n\tMTK_DPI_RGB888_SDR_CON,\n\tMTK_DPI_RGB888_DDR_CON,\n\tMTK_DPI_RGB565_SDR_CON,\n\tMTK_DPI_RGB565_DDR_CON\n};\n\nenum mtk_ddp_comp_id {\n\tDDP_COMPONENT_AAL0,\n\tDDP_COMPONENT_AAL1,\n\tDDP_COMPONENT_BLS,\n\tDDP_COMPONENT_CCORR,\n\tDDP_COMPONENT_COLOR0,\n\tDDP_COMPONENT_COLOR1,\n\tDDP_COMPONENT_DITHER0,\n\tDDP_COMPONENT_DITHER1,\n\tDDP_COMPONENT_DP_INTF0,\n\tDDP_COMPONENT_DP_INTF1,\n\tDDP_COMPONENT_DPI0,\n\tDDP_COMPONENT_DPI1,\n\tDDP_COMPONENT_DSC0,\n\tDDP_COMPONENT_DSC1,\n\tDDP_COMPONENT_DSI0,\n\tDDP_COMPONENT_DSI1,\n\tDDP_COMPONENT_DSI2,\n\tDDP_COMPONENT_DSI3,\n\tDDP_COMPONENT_ETHDR_MIXER,\n\tDDP_COMPONENT_GAMMA,\n\tDDP_COMPONENT_MDP_RDMA0,\n\tDDP_COMPONENT_MDP_RDMA1,\n\tDDP_COMPONENT_MDP_RDMA2,\n\tDDP_COMPONENT_MDP_RDMA3,\n\tDDP_COMPONENT_MDP_RDMA4,\n\tDDP_COMPONENT_MDP_RDMA5,\n\tDDP_COMPONENT_MDP_RDMA6,\n\tDDP_COMPONENT_MDP_RDMA7,\n\tDDP_COMPONENT_MERGE0,\n\tDDP_COMPONENT_MERGE1,\n\tDDP_COMPONENT_MERGE2,\n\tDDP_COMPONENT_MERGE3,\n\tDDP_COMPONENT_MERGE4,\n\tDDP_COMPONENT_MERGE5,\n\tDDP_COMPONENT_OD0,\n\tDDP_COMPONENT_OD1,\n\tDDP_COMPONENT_OVL0,\n\tDDP_COMPONENT_OVL_2L0,\n\tDDP_COMPONENT_OVL_2L1,\n\tDDP_COMPONENT_OVL_2L2,\n\tDDP_COMPONENT_OVL1,\n\tDDP_COMPONENT_POSTMASK0,\n\tDDP_COMPONENT_PWM0,\n\tDDP_COMPONENT_PWM1,\n\tDDP_COMPONENT_PWM2,\n\tDDP_COMPONENT_RDMA0,\n\tDDP_COMPONENT_RDMA1,\n\tDDP_COMPONENT_RDMA2,\n\tDDP_COMPONENT_RDMA4,\n\tDDP_COMPONENT_UFOE,\n\tDDP_COMPONENT_WDMA0,\n\tDDP_COMPONENT_WDMA1,\n\tDDP_COMPONENT_ID_MAX,\n};\n\nvoid mtk_mmsys_ddp_connect(struct device *dev,\n\t\t\t   enum mtk_ddp_comp_id cur,\n\t\t\t   enum mtk_ddp_comp_id next);\n\nvoid mtk_mmsys_ddp_disconnect(struct device *dev,\n\t\t\t      enum mtk_ddp_comp_id cur,\n\t\t\t      enum mtk_ddp_comp_id next);\n\nvoid mtk_mmsys_ddp_dpi_fmt_config(struct device *dev, u32 val);\n\nvoid mtk_mmsys_merge_async_config(struct device *dev, int idx, int width,\n\t\t\t\t  int height, struct cmdq_pkt *cmdq_pkt);\n\nvoid mtk_mmsys_hdr_config(struct device *dev, int be_width, int be_height,\n\t\t\t  struct cmdq_pkt *cmdq_pkt);\n\nvoid mtk_mmsys_mixer_in_config(struct device *dev, int idx, bool alpha_sel, u16 alpha,\n\t\t\t       u8 mode, u32 biwidth, struct cmdq_pkt *cmdq_pkt);\n\nvoid mtk_mmsys_mixer_in_channel_swap(struct device *dev, int idx, bool channel_swap,\n\t\t\t\t     struct cmdq_pkt *cmdq_pkt);\n\nvoid mtk_mmsys_vpp_rsz_merge_config(struct device *dev, u32 id, bool enable,\n\t\t\t\t    struct cmdq_pkt *cmdq_pkt);\n\nvoid mtk_mmsys_vpp_rsz_dcm_config(struct device *dev, bool enable,\n\t\t\t\t  struct cmdq_pkt *cmdq_pkt);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}