begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010 Adrian Chadd  * All rights reserved.  * Copyright (c) 2016, Hiroki Mori  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/socket.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/reboot.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<net/ethernet.h>
end_include

begin_include
include|#
directive|include
file|<machine/clock.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpuregs.h>
end_include

begin_include
include|#
directive|include
file|<machine/hwfunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/trap.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmparam.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar531x/ar5315reg.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar531x/ar5315_chip.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar531x/ar5315_cpudef.h>
end_include

begin_comment
comment|/* XXX these shouldn't be in here - this file is a per-chip file */
end_comment

begin_comment
comment|/* XXX these should be in the top-level ar5315 type, not ar5315 -chip */
end_comment

begin_decl_stmt
name|uint32_t
name|u_ar531x_cpu_freq
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_ahb_freq
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_ddr_freq
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_uart_addr
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_gpio_di
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_gpio_do
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_gpio_cr
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_gpio_pins
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_wdog_ctl
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|uint32_t
name|u_ar531x_wdog_timer
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|void
name|ar5315_chip_detect_mem_size
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|memsize
init|=
literal|0
decl_stmt|;
name|uint32_t
name|memcfg
decl_stmt|,
name|cw
decl_stmt|,
name|rw
decl_stmt|,
name|dw
decl_stmt|;
comment|/* 	 * Determine the memory size.  We query the board info. 	 */
name|memcfg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR5315_SDRAMCTL_BASE
operator|+
name|AR5315_SDRAMCTL_MEM_CFG
argument_list|)
expr_stmt|;
name|cw
operator|=
name|__SHIFTOUT
argument_list|(
name|memcfg
argument_list|,
name|AR5315_MEM_CFG_COL_WIDTH
argument_list|)
expr_stmt|;
name|cw
operator|+=
literal|1
expr_stmt|;
name|rw
operator|=
name|__SHIFTOUT
argument_list|(
name|memcfg
argument_list|,
name|AR5315_MEM_CFG_ROW_WIDTH
argument_list|)
expr_stmt|;
name|rw
operator|+=
literal|1
expr_stmt|;
comment|/* XXX: according to redboot, this could be wrong if DDR SDRAM */
name|dw
operator|=
name|__SHIFTOUT
argument_list|(
name|memcfg
argument_list|,
name|AR5315_MEM_CFG_DATA_WIDTH
argument_list|)
expr_stmt|;
name|dw
operator|+=
literal|1
expr_stmt|;
name|dw
operator|*=
literal|8
expr_stmt|;
comment|/* bits */
comment|/* not too sure about this math, but it _seems_ to add up */
name|memsize
operator|=
operator|(
literal|1
operator|<<
name|cw
operator|)
operator|*
operator|(
literal|1
operator|<<
name|rw
operator|)
operator|*
name|dw
expr_stmt|;
if|#
directive|if
literal|0
block|printf("SDRAM_MEM_CFG =%x, cw=%d rw=%d dw=%d xmemsize=%d\n", memcfg, 	    cw, rw, dw, memsize);
endif|#
directive|endif
name|realmem
operator|=
name|memsize
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar5315_chip_detect_sys_frequency
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|freq_ref
decl_stmt|,
name|freq_pll
decl_stmt|;
specifier|static
specifier|const
name|uint8_t
name|pll_divide_table
index|[]
init|=
block|{
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|6
block|,
literal|3
block|,
comment|/* 		 * these entries are bogus, but it avoids a possible 		 * bad table dereference 		 */
literal|1
block|,
literal|1
block|,
literal|1
block|}
decl_stmt|;
specifier|static
specifier|const
name|uint8_t
name|pre_divide_table
index|[]
init|=
block|{
literal|1
block|,
literal|2
block|,
literal|4
block|,
literal|5
block|}
decl_stmt|;
specifier|const
name|uint32_t
name|pllc
init|=
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_PLLC_CTL
argument_list|)
decl_stmt|;
specifier|const
name|uint32_t
name|refdiv
init|=
name|pre_divide_table
index|[
name|AR5315_PLLC_REF_DIV
argument_list|(
name|pllc
argument_list|)
index|]
decl_stmt|;
specifier|const
name|uint32_t
name|fbdiv
init|=
name|AR5315_PLLC_FB_DIV
argument_list|(
name|pllc
argument_list|)
decl_stmt|;
specifier|const
name|uint32_t
name|div2
init|=
operator|(
name|AR5315_PLLC_DIV_2
argument_list|(
name|pllc
argument_list|)
operator|+
literal|1
operator|)
operator|*
literal|2
decl_stmt|;
comment|/* results in 2 or 4 */
name|freq_ref
operator|=
literal|40000000
expr_stmt|;
comment|/* 40MHz reference clk, reference and feedback dividers */
name|freq_pll
operator|=
operator|(
name|freq_ref
operator|/
name|refdiv
operator|)
operator|*
name|div2
operator|*
name|fbdiv
expr_stmt|;
specifier|const
name|uint32_t
name|pllout
index|[
literal|4
index|]
init|=
block|{
comment|/* CLKM select */
index|[
literal|0
index|]
operator|=
name|freq_pll
operator|/
name|pll_divide_table
index|[
name|AR5315_PLLC_CLKM
argument_list|(
name|pllc
argument_list|)
index|]
block|,
index|[
literal|1
index|]
operator|=
name|freq_pll
operator|/
name|pll_divide_table
index|[
name|AR5315_PLLC_CLKM
argument_list|(
name|pllc
argument_list|)
index|]
block|,
comment|/* CLKC select */
index|[
literal|2
index|]
operator|=
name|freq_pll
operator|/
name|pll_divide_table
index|[
name|AR5315_PLLC_CLKC
argument_list|(
name|pllc
argument_list|)
index|]
block|,
comment|/* ref_clk select */
index|[
literal|3
index|]
operator|=
name|freq_ref
block|,
comment|/* use original reference clock */
block|}
decl_stmt|;
specifier|const
name|uint32_t
name|amba_clkctl
init|=
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_AMBACLK
argument_list|)
decl_stmt|;
name|uint32_t
name|ambadiv
init|=
name|AR5315_CLOCKCTL_DIV
argument_list|(
name|amba_clkctl
argument_list|)
decl_stmt|;
name|ambadiv
operator|=
name|ambadiv
condition|?
operator|(
name|ambadiv
operator|*
literal|2
operator|)
else|:
literal|1
expr_stmt|;
name|u_ar531x_ahb_freq
operator|=
name|pllout
index|[
name|AR5315_CLOCKCTL_SELECT
argument_list|(
name|amba_clkctl
argument_list|)
index|]
operator|/
name|ambadiv
expr_stmt|;
specifier|const
name|uint32_t
name|cpu_clkctl
init|=
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_CPUCLK
argument_list|)
decl_stmt|;
name|uint32_t
name|cpudiv
init|=
name|AR5315_CLOCKCTL_DIV
argument_list|(
name|cpu_clkctl
argument_list|)
decl_stmt|;
name|cpudiv
operator|=
name|cpudiv
condition|?
operator|(
name|cpudiv
operator|*
literal|2
operator|)
else|:
literal|1
expr_stmt|;
name|u_ar531x_cpu_freq
operator|=
name|pllout
index|[
name|AR5315_CLOCKCTL_SELECT
argument_list|(
name|cpu_clkctl
argument_list|)
index|]
operator|/
name|cpudiv
expr_stmt|;
name|u_ar531x_ddr_freq
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * This does not lock the CPU whilst doing the work!  */
end_comment

begin_function
specifier|static
name|void
name|ar5315_chip_device_reset
parameter_list|(
name|void
parameter_list|)
block|{
name|ATH_WRITE_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_COLDRESET
argument_list|,
name|AR5315_COLD_AHB
operator||
name|AR5315_COLD_APB
operator||
name|AR5315_COLD_CPU
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar5315_chip_device_start
parameter_list|(
name|void
parameter_list|)
block|{
name|ATH_WRITE_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_AHB_ERR0
argument_list|,
name|AR5315_AHB_ERROR_DET
argument_list|)
expr_stmt|;
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_AHB_ERR1
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_WDOG_CTL
argument_list|,
name|AR5315_WDOG_CTL_IGNORE
argument_list|)
expr_stmt|;
comment|// set Ethernet AHB master arbitration control
comment|// Maybe RedBoot was enabled. But to make sure.
name|ATH_WRITE_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_AHB_ARB_CTL
argument_list|,
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_AHB_ARB_CTL
argument_list|)
operator||
name|AR5315_ARB_ENET
argument_list|)
expr_stmt|;
comment|// set Ethernet controller byteswap control
comment|/* 	ATH_WRITE_REG(AR5315_SYSREG_BASE+AR5315_SYSREG_ENDIAN, 		ATH_READ_REG(AR5315_SYSREG_BASE+AR5315_SYSREG_ENDIAN) | 		AR5315_ENDIAN_ENET); */
comment|/* Disable interrupts for all gpio pins. */
name|ATH_WRITE_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_GPIO_INT
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"AHB Master Arbitration Control %08x\n"
argument_list|,
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_AHB_ARB_CTL
argument_list|)
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"Byteswap Control %08x\n"
argument_list|,
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_ENDIAN
argument_list|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ar5315_chip_device_stopped
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR5315_SYSREG_BASE
operator|+
name|AR5315_SYSREG_COLDRESET
argument_list|)
expr_stmt|;
return|return
operator|(
operator|(
name|reg
operator|&
name|mask
operator|)
operator|==
name|mask
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar5315_chip_set_mii_speed
parameter_list|(
name|uint32_t
name|unit
parameter_list|,
name|uint32_t
name|speed
parameter_list|)
block|{ }
end_function

begin_comment
comment|/* Speed is either 10, 100 or 1000 */
end_comment

begin_function
specifier|static
name|void
name|ar5315_chip_set_pll_ge
parameter_list|(
name|int
name|unit
parameter_list|,
name|int
name|speed
parameter_list|)
block|{ }
end_function

begin_function
specifier|static
name|void
name|ar5315_chip_ddr_flush_ge
parameter_list|(
name|int
name|unit
parameter_list|)
block|{ }
end_function

begin_function
specifier|static
name|void
name|ar5315_chip_soc_init
parameter_list|(
name|void
parameter_list|)
block|{
name|u_ar531x_uart_addr
operator|=
name|MIPS_PHYS_TO_KSEG1
argument_list|(
name|AR5315_UART_BASE
argument_list|)
expr_stmt|;
name|u_ar531x_gpio_di
operator|=
name|AR5315_SYSREG_GPIO_DI
expr_stmt|;
name|u_ar531x_gpio_do
operator|=
name|AR5315_SYSREG_GPIO_DO
expr_stmt|;
name|u_ar531x_gpio_cr
operator|=
name|AR5315_SYSREG_GPIO_CR
expr_stmt|;
name|u_ar531x_gpio_pins
operator|=
name|AR5315_GPIO_PINS
expr_stmt|;
name|u_ar531x_wdog_ctl
operator|=
name|AR5315_SYSREG_WDOG_CTL
expr_stmt|;
name|u_ar531x_wdog_timer
operator|=
name|AR5315_SYSREG_WDOG_TIMER
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|ar5315_chip_get_eth_pll
parameter_list|(
name|unsigned
name|int
name|mac
parameter_list|,
name|int
name|speed
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_decl_stmt
name|struct
name|ar5315_cpu_def
name|ar5315_chip_def
init|=
block|{
operator|&
name|ar5315_chip_detect_mem_size
block|,
operator|&
name|ar5315_chip_detect_sys_frequency
block|,
operator|&
name|ar5315_chip_device_reset
block|,
operator|&
name|ar5315_chip_device_start
block|,
operator|&
name|ar5315_chip_device_stopped
block|,
operator|&
name|ar5315_chip_set_pll_ge
block|,
operator|&
name|ar5315_chip_set_mii_speed
block|,
operator|&
name|ar5315_chip_ddr_flush_ge
block|,
operator|&
name|ar5315_chip_get_eth_pll
block|,
operator|&
name|ar5315_chip_soc_init
block|, }
decl_stmt|;
end_decl_stmt

end_unit

