--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab_final.twx lab_final.ncd -o lab_final.twr lab_final.pcf
-ucf lab_final.ucf

Design file:              lab_final.ncd
Physical constraint file: lab_final.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock C_Shift
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    3.997(R)|   -0.388(R)|C_Shift_BUFGP     |   0.000|
IRorDR      |    3.185(R)|   -0.493(R)|C_Shift_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_Write
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    4.743(R)|   -1.009(R)|C_Write_BUFGP     |   0.000|
IRorDR      |    3.938(R)|   -1.005(R)|C_Write_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_WriteOne
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    4.764(R)|   -1.381(R)|C_WriteOne_IBUF   |   0.000|
IRorDR      |    3.959(R)|   -1.230(R)|C_WriteOne_IBUF   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_1       |    9.559(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock C_Shift
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_WriteOne     |    2.636|         |         |         |
EN_D_Memory    |    2.480|    2.480|         |         |
EN_I_Memory    |    2.658|    2.658|         |         |
RunMode        |    4.874|    4.874|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_Write
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Shift        |    2.848|         |         |         |
C_WriteOne     |    2.634|         |         |         |
EN_D_Memory    |    3.810|    3.810|         |         |
EN_I_Memory    |    3.988|    3.988|         |         |
RunMode        |    5.360|    5.360|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_WriteOne
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_WriteOne     |    2.141|         |         |         |
EN_D_Memory    |    4.061|    4.061|         |         |
EN_I_Memory    |    4.239|    4.239|         |         |
RunMode        |    5.603|    5.603|         |         |
SWITCH_SPeed   |    2.141|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   12.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_D_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.730|         |         |         |
EN_D_Memory    |    6.888|    6.888|         |         |
RunMode        |    7.752|    7.752|         |         |
btn_Memory     |   12.277|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_I_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   10.457|         |         |         |
EN_I_Memory    |    4.936|    4.936|         |         |
RunMode        |    6.563|    6.563|         |         |
btn_Memory     |   12.820|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RunMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.730|         |         |         |
C_WriteOne     |    2.141|         |         |         |
EN_D_Memory    |    8.127|    8.127|         |         |
EN_I_Memory    |    4.328|    4.328|         |         |
RunMode        |    8.991|    8.991|         |         |
SWITCH_SPeed   |    2.141|         |         |         |
btn_Memory     |   12.820|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SWITCH_SPeed
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_WriteOne     |    2.141|         |         |         |
RunMode        |    2.141|   -0.669|         |         |
SWITCH_SPeed   |    2.141|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.730|         |         |         |
EN_D_Memory    |    7.692|    7.692|         |         |
EN_I_Memory    |    6.367|    6.367|         |         |
RunMode        |    8.556|    8.556|         |         |
btn_Memory     |   12.820|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+--------------------+---------+
Source Pad     |Destination Pad     |  Delay  |
---------------+--------------------+---------+
EN_D_Memory    |EnableDataLED       |    6.160|
EN_I_Memory    |EnableInstructionLED|    6.589|
RunMode        |RunModeLED          |    8.537|
SWITCH_SPeed   |CLK_1               |    7.725|
---------------+--------------------+---------+


Analysis completed Sun May 13 15:37:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



