<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1009</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1009-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1009.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;22-5</p>
<p style="position:absolute;top:47px;left:657px;white-space:nowrap" class="ft01">ARCHITECTURE&#160;COMPATIBILITY</p>
<p style="position:absolute;top:255px;left:69px;white-space:nowrap" class="ft02">The following&#160;instructions were&#160;added in&#160;the Intel386&#160;processor:</p>
<p style="position:absolute;top:277px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:277px;left:95px;white-space:nowrap" class="ft02">LSS,&#160;LFS,&#160;and&#160;LGS&#160;(load&#160;SS,&#160;FS,&#160;and&#160;GS&#160;registers).</p>
<p style="position:absolute;top:299px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:300px;left:95px;white-space:nowrap" class="ft02">Long-displacement conditional&#160;jumps.</p>
<p style="position:absolute;top:322px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:322px;left:95px;white-space:nowrap" class="ft02">Single-bit instructions.</p>
<p style="position:absolute;top:344px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:345px;left:95px;white-space:nowrap" class="ft02">Bit scan&#160;instructions.</p>
<p style="position:absolute;top:367px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:367px;left:95px;white-space:nowrap" class="ft02">Double-shift instructions.</p>
<p style="position:absolute;top:389px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:390px;left:95px;white-space:nowrap" class="ft02">Byte set on condition&#160;instruction.</p>
<p style="position:absolute;top:412px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:412px;left:95px;white-space:nowrap" class="ft02">Move with sign/zero&#160;extension.</p>
<p style="position:absolute;top:434px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:435px;left:95px;white-space:nowrap" class="ft02">Generalized multiply&#160;instruction.</p>
<p style="position:absolute;top:457px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:457px;left:95px;white-space:nowrap" class="ft02">MOV to&#160;and from control registers.</p>
<p style="position:absolute;top:479px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:480px;left:95px;white-space:nowrap" class="ft02">MOV to&#160;and from test&#160;registers (now obsolete).</p>
<p style="position:absolute;top:502px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:502px;left:95px;white-space:nowrap" class="ft02">MOV&#160;to&#160;and&#160;from debug&#160;registers.</p>
<p style="position:absolute;top:524px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:525px;left:95px;white-space:nowrap" class="ft02">RSM&#160;(resume&#160;from SMM). This instruction was&#160;introduced&#160;in the&#160;Intel386 SL&#160;and Intel486&#160;SL&#160;processors.</p>
<p style="position:absolute;top:549px;left:69px;white-space:nowrap" class="ft02">The following&#160;instructions were&#160;added in&#160;the Intel&#160;387 math&#160;coprocessor:</p>
<p style="position:absolute;top:571px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:571px;left:95px;white-space:nowrap" class="ft02">FPREM1.</p>
<p style="position:absolute;top:593px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:594px;left:95px;white-space:nowrap" class="ft02">FUCOM,&#160;FUCOMP, and&#160;FUCOMPP.</p>
<p style="position:absolute;top:649px;left:69px;white-space:nowrap" class="ft04">22.14 OBSOLETE&#160;</p>
<p style="position:absolute;top:649px;left:252px;white-space:nowrap" class="ft04">INSTRUCTIONS</p>
<p style="position:absolute;top:685px;left:69px;white-space:nowrap" class="ft07">The MOV to&#160;and from test&#160;registers instructions&#160;were&#160;removed&#160;from&#160;the&#160;Pentium&#160;processor and future IA-32&#160;<br/>processors. Execution of these instructions generates an invalid-opcode exception&#160;(#UD).</p>
<p style="position:absolute;top:757px;left:69px;white-space:nowrap" class="ft04">22.15 UNDEFINED&#160;</p>
<p style="position:absolute;top:757px;left:264px;white-space:nowrap" class="ft04">OPCODES</p>
<p style="position:absolute;top:793px;left:69px;white-space:nowrap" class="ft07">All&#160;new&#160;instructions&#160;defined for IA-32 processors use&#160;binary encodings that&#160;were reserved on earlier-generation&#160;<br/>processors.&#160;Attempting to&#160;execute&#160;a reserved&#160;opcode&#160;always results&#160;in an invalid-opcode (#UD) exception&#160;being&#160;<br/>generated. Consequently, programs that execute&#160;correctly on&#160;earlier-generation processors cannot erroneously&#160;<br/>execute these instructions and&#160;thereby&#160;produce&#160;unexpected results when&#160;executed&#160;on&#160;later IA-32 processors.</p>
<p style="position:absolute;top:898px;left:69px;white-space:nowrap" class="ft04">22.16&#160;&#160;NEW FLAGS IN THE EFLAGS REGISTER</p>
<p style="position:absolute;top:934px;left:69px;white-space:nowrap" class="ft09">The section&#160;titled&#160;‚ÄúEFLAGS Register‚Äù in&#160;<a href="˛ˇ">Chapter 3, ‚ÄúBasic&#160;Execution&#160;Environment,‚Äù o</a>f&#160;th<a href="˛ˇ">e&#160;<i>Intel¬Æ&#160;64 and&#160;IA-32&#160;<br/>Architectures Software Developer‚Äôs Manual,&#160;Volume 1</i></a>, shows the&#160;configuration of&#160;flags in the&#160;EFLAGS&#160;register for&#160;<br/>the P6&#160;family processors.&#160;No new flags&#160;have&#160;been&#160;added to&#160;this&#160;register in the&#160;P6 family&#160;processors. The flags&#160;<br/>added to&#160;this&#160;register in&#160;the Pentium&#160;and&#160;Intel486&#160;processors&#160;are described&#160;in&#160;the following sections.<br/>The&#160;following flags were&#160;added to&#160;the EFLAGS&#160;register in&#160;the Pentium processor:</p>
<p style="position:absolute;top:1030px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:1030px;left:95px;white-space:nowrap" class="ft02">VIF (virtual interrupt flag), bit&#160;19.</p>
<p style="position:absolute;top:1052px;left:69px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:1053px;left:95px;white-space:nowrap" class="ft02">VIP (virtual interrupt&#160;pending),&#160;bit&#160;20.&#160;</p>
<p style="position:absolute;top:148px;left:75px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:168px;left:75px;white-space:nowrap" class="ft02">1.&#160;The RDPMC instruction was introduced&#160;in&#160;the&#160;P6 family of&#160;processors&#160;and added to&#160;later model Pentium&#160;processors.&#160;This&#160;instruc-</p>
<p style="position:absolute;top:184px;left:89px;white-space:nowrap" class="ft02">tion&#160;is&#160;model specific&#160;in&#160;nature&#160;and&#160;not&#160;architectural.</p>
<p style="position:absolute;top:204px;left:75px;white-space:nowrap" class="ft02">2.&#160;The&#160;CPUID instruction&#160;is available&#160;in&#160;all&#160;Pentium and P6 family processors&#160;and&#160;in later&#160;models&#160;of&#160;the&#160;Intel486 processors.&#160;The ability&#160;</p>
<p style="position:absolute;top:220px;left:89px;white-space:nowrap" class="ft02">to&#160;set and clear the ID&#160;flag (bit&#160;21) in the EFLAGS register indicates the availability of&#160;the CPUID instruction.</p>
<p style="position:absolute;top:100px;left:150px;white-space:nowrap" class="ft06">Table 22-1.&#160;&#160;New&#160;Instruction in the Pentium&#160;Processor and&#160;Later IA-32&#160;Processors&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:203px;white-space:nowrap" class="ft02">Instruction</p>
<p style="position:absolute;top:124px;left:448px;white-space:nowrap" class="ft02">CPUID Identification Bits</p>
<p style="position:absolute;top:124px;left:698px;white-space:nowrap" class="ft02">Introduced&#160;In</p>
</div>
</body>
</html>
