

================================================================
== Vivado HLS Report for 'dut_cov'
================================================================
* Date:           Fri Nov 11 18:59:55 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  135541072|  135541072|  135541072|  135541072|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    315168|    315168|       402|          -|          -|   784|    no    |
        | + Loop 1.1  |       400|       400|         2|          -|          -|   200|    no    |
        |- Loop 2     |  12294688|  12294688|     15682|          -|          -|   784|    no    |
        | + Loop 2.1  |     15680|     15680|        20|          -|          -|   784|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1)
7 --> 
	6  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: XT [1/1] 0.00ns
:0  %XT = alloca [156800 x float], align 4

ST_1: stg_28 [1/1] 1.57ns
:1  br label %.loopexit5


 <State 2>: 2.08ns
ST_2: i [1/1] 0.00ns
.loopexit5:0  %i = phi i10 [ 0, %0 ], [ %i_7, %.preheader4 ]

ST_2: phi_mul1 [1/1] 0.00ns
.loopexit5:1  %phi_mul1 = phi i18 [ 0, %0 ], [ %next_mul2, %.preheader4 ]

ST_2: next_mul2 [1/1] 2.08ns
.loopexit5:2  %next_mul2 = add i18 %phi_mul1, 200

ST_2: exitcond3 [1/1] 2.07ns
.loopexit5:3  %exitcond3 = icmp eq i10 %i, -240

ST_2: empty [1/1] 0.00ns
.loopexit5:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_2: i_7 [1/1] 1.84ns
.loopexit5:5  %i_7 = add i10 %i, 1

ST_2: stg_35 [1/1] 0.00ns
.loopexit5:6  br i1 %exitcond3, label %2, label %.preheader4.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader4.preheader:0  %tmp_cast = zext i10 %i to i18

ST_2: stg_37 [1/1] 1.57ns
.preheader4.preheader:1  br label %.preheader4

ST_2: stg_38 [2/2] 0.00ns
:0  call fastcc void @dut_matrix_multiply_alt26([156800 x float]* %X, [156800 x float]* %XT, [614656 x float]* %XXT)


 <State 3>: 4.79ns
ST_3: j [1/1] 0.00ns
.preheader4:0  %j = phi i8 [ %j_5, %1 ], [ 0, %.preheader4.preheader ]

ST_3: phi_mul [1/1] 0.00ns
.preheader4:1  %phi_mul = phi i18 [ %next_mul, %1 ], [ 0, %.preheader4.preheader ]

ST_3: exitcond2 [1/1] 2.00ns
.preheader4:2  %exitcond2 = icmp eq i8 %j, -56

ST_3: empty_42 [1/1] 0.00ns
.preheader4:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

ST_3: j_5 [1/1] 1.72ns
.preheader4:4  %j_5 = add i8 %j, 1

ST_3: stg_44 [1/1] 0.00ns
.preheader4:5  br i1 %exitcond2, label %.loopexit5, label %1

ST_3: tmp_151_cast [1/1] 0.00ns
:0  %tmp_151_cast = zext i8 %j to i18

ST_3: tmp_s [1/1] 2.08ns
:1  %tmp_s = add i18 %phi_mul1, %tmp_151_cast

ST_3: tmp_202_cast [1/1] 0.00ns
:2  %tmp_202_cast = zext i18 %tmp_s to i64

ST_3: X_addr [1/1] 0.00ns
:3  %X_addr = getelementptr [156800 x float]* %X, i64 0, i64 %tmp_202_cast

ST_3: next_mul [1/1] 2.08ns
:4  %next_mul = add i18 %phi_mul, 784

ST_3: tmp_186 [1/1] 2.08ns
:5  %tmp_186 = add i18 %phi_mul, %tmp_cast

ST_3: X_load [2/2] 2.71ns
:8  %X_load = load float* %X_addr, align 4


 <State 4>: 5.42ns
ST_4: tmp_204_cast [1/1] 0.00ns
:6  %tmp_204_cast = zext i18 %tmp_186 to i64

ST_4: XT_addr [1/1] 0.00ns
:7  %XT_addr = getelementptr [156800 x float]* %XT, i64 0, i64 %tmp_204_cast

ST_4: X_load [1/2] 2.71ns
:8  %X_load = load float* %X_addr, align 4

ST_4: stg_55 [1/1] 2.71ns
:9  store float %X_load, float* %XT_addr, align 4

ST_4: stg_56 [1/1] 0.00ns
:10  br label %.preheader4


 <State 5>: 1.57ns
ST_5: stg_57 [1/2] 0.00ns
:0  call fastcc void @dut_matrix_multiply_alt26([156800 x float]* %X, [156800 x float]* %XT, [614656 x float]* %XXT)

ST_5: stg_58 [1/1] 1.57ns
:1  br label %.loopexit


 <State 6>: 3.64ns
ST_6: i1 [1/1] 0.00ns
.loopexit:0  %i1 = phi i10 [ 0, %2 ], [ %i_8, %.preheader ]

ST_6: phi_mul3 [1/1] 0.00ns
.loopexit:1  %phi_mul3 = phi i20 [ 0, %2 ], [ %next_mul4, %.preheader ]

ST_6: next_mul4 [1/1] 2.08ns
.loopexit:2  %next_mul4 = add i20 %phi_mul3, 784

ST_6: exitcond1 [1/1] 2.07ns
.loopexit:3  %exitcond1 = icmp eq i10 %i1, -240

ST_6: empty_43 [1/1] 0.00ns
.loopexit:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_6: i_8 [1/1] 1.84ns
.loopexit:5  %i_8 = add i10 %i1, 1

ST_6: stg_65 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond1, label %4, label %.preheader

ST_6: stg_66 [1/1] 0.00ns
:0  ret void


 <State 7>: 4.69ns
ST_7: j2 [1/1] 0.00ns
.preheader:0  %j2 = phi i10 [ %j_6, %3 ], [ 0, %.loopexit ]

ST_7: exitcond [1/1] 2.07ns
.preheader:1  %exitcond = icmp eq i10 %j2, -240

ST_7: empty_44 [1/1] 0.00ns
.preheader:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_7: j_6 [1/1] 1.84ns
.preheader:3  %j_6 = add i10 %j2, 1

ST_7: stg_71 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %3

ST_7: tmp_152_cast [1/1] 0.00ns
:0  %tmp_152_cast = zext i10 %j2 to i20

ST_7: tmp_187 [1/1] 2.08ns
:1  %tmp_187 = add i20 %phi_mul3, %tmp_152_cast

ST_7: tmp_205_cast [1/1] 0.00ns
:2  %tmp_205_cast = zext i20 %tmp_187 to i64

ST_7: XXT_addr [1/1] 0.00ns
:3  %XXT_addr = getelementptr [614656 x float]* %XXT, i64 0, i64 %tmp_205_cast

ST_7: XXT_load [4/4] 2.61ns
:4  %XXT_load = load float* %XXT_addr, align 4


 <State 8>: 2.61ns
ST_8: XXT_load [3/4] 2.61ns
:4  %XXT_load = load float* %XXT_addr, align 4


 <State 9>: 2.61ns
ST_9: XXT_load [2/4] 2.61ns
:4  %XXT_load = load float* %XXT_addr, align 4


 <State 10>: 8.69ns
ST_10: XXT_load [1/4] 2.61ns
:4  %XXT_load = load float* %XXT_addr, align 4

ST_10: tmp_153 [16/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 11>: 6.08ns
ST_11: tmp_153 [15/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 12>: 6.08ns
ST_12: tmp_153 [14/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 13>: 6.08ns
ST_13: tmp_153 [13/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 14>: 6.08ns
ST_14: tmp_153 [12/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 15>: 6.08ns
ST_15: tmp_153 [11/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 16>: 6.08ns
ST_16: tmp_153 [10/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 17>: 6.08ns
ST_17: tmp_153 [9/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 18>: 6.08ns
ST_18: tmp_153 [8/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 19>: 6.08ns
ST_19: tmp_153 [7/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 20>: 6.08ns
ST_20: tmp_153 [6/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 21>: 6.08ns
ST_21: tmp_153 [5/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 22>: 6.08ns
ST_22: tmp_153 [4/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 23>: 6.08ns
ST_23: tmp_153 [3/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 24>: 6.08ns
ST_24: tmp_153 [2/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02


 <State 25>: 8.69ns
ST_25: tmp_153 [1/16] 6.08ns
:5  %tmp_153 = fdiv float %XXT_load, 1.990000e+02

ST_25: stg_96 [2/2] 2.61ns
:6  store float %tmp_153, float* %XXT_addr, align 4


 <State 26>: 2.61ns
ST_26: stg_97 [1/2] 2.61ns
:6  store float %tmp_153, float* %XXT_addr, align 4

ST_26: stg_98 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
