<pre>name: simple_fiedler-cooley
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v</a>' to AST representation.
Generating RTLIL representation for module `\up3down5'.
Successfully finished Verilog frontend.
</pre>