Classic Timing Analyzer report for CPU
Tue Jul 07 03:29:33 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                ; To                                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.247 ns                                       ; data32[28]                                                                                                          ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.447 ns                                      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[0]                                                                                                            ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.017 ns                                      ; addr[1]                                                                                                             ; out32[0]                                                                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.519 ns                                       ; addr[2]                                                                                                             ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a7~porta_memory_reg0   ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                     ;                                                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                               ; To                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                                                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 5.247 ns   ; data32[28] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 5.145 ns   ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 5.107 ns   ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 5.044 ns   ; data32[12] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 5.041 ns   ; data32[28] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 5.030 ns   ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.970 ns   ; data32[6]  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.966 ns   ; data32[6]  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.958 ns   ; data32[29] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data32[29] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.870 ns   ; data32[31] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.848 ns   ; data32[31] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.838 ns   ; data32[12] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 4.831 ns   ; data32[31] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 4.821 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.815 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 4.812 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.811 ns   ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.806 ns   ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.798 ns   ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 4.791 ns   ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.790 ns   ; data32[23] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 4.771 ns   ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 4.763 ns   ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.721 ns   ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.720 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.700 ns   ; data32[19] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.700 ns   ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; 4.698 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.693 ns   ; data32[22] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.689 ns   ; data32[22] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.689 ns   ; data32[16] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.689 ns   ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; 4.688 ns   ; data32[19] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 4.687 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 4.677 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.666 ns   ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.663 ns   ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.661 ns   ; data32[28] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.660 ns   ; data32[29] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.657 ns   ; data32[24] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.656 ns   ; data32[16] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.637 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.630 ns   ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.620 ns   ; word       ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.618 ns   ; data32[24] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.613 ns   ; data32[6]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; 4.605 ns   ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 4.604 ns   ; word       ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.598 ns   ; data32[8]  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.598 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.593 ns   ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.591 ns   ; word       ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.589 ns   ; data32[31] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.577 ns   ; word       ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.574 ns   ; data32[30] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.568 ns   ; data32[6]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.560 ns   ; data32[8]  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.555 ns   ; data32[19] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.553 ns   ; data32[23] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.546 ns   ; data32[7]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 4.538 ns   ; data32[18] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.536 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.528 ns   ; data32[18] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 4.526 ns   ; data32[14] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.518 ns   ; data32[1]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; 4.518 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.517 ns   ; data32[2]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.517 ns   ; data32[24] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.514 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.512 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 4.507 ns   ; data32[23] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.507 ns   ; data32[2]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.506 ns   ; word       ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.499 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.493 ns   ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.492 ns   ; data32[23] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.491 ns   ; data32[30] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.476 ns   ; data32[13] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.475 ns   ; data32[19] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.474 ns   ; data32[13] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.465 ns   ; data32[20] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.460 ns   ; data32[1]  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.459 ns   ; data32[8]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.459 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.459 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.459 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.459 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.459 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.457 ns   ; data32[12] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; 4.446 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 4.444 ns   ; data32[14] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.439 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.436 ns   ; data32[20] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 4.433 ns   ; data32[16] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.428 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.428 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.428 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.428 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.428 ns   ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.424 ns   ; data32[20] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.423 ns   ; word       ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.422 ns   ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.415 ns   ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.411 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.407 ns   ; data32[9]  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.405 ns   ; data32[3]  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.405 ns   ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; data32[18] ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.400 ns   ; wr_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; data32[9]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.398 ns   ; wr_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.394 ns   ; data32[7]  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.394 ns   ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.392 ns   ; data32[3]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 4.392 ns   ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.391 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 4.391 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 4.391 ns   ; addr[0]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 10.447 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.447 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.447 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.447 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.447 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.416 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.416 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.416 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.416 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.416 ns  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.356 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.356 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.356 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.356 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.356 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.325 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.325 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.325 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.325 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.325 ns  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.207 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.207 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.207 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.207 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.207 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.176 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.176 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.176 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.176 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.176 ns  ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.112 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.112 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.112 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.112 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.112 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.081 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.081 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.081 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.081 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 10.081 ns  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[0]   ; clock      ;
; N/A                                     ; None                                                ; 9.971 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.971 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.971 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.971 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.971 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.907 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.907 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.907 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.907 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.907 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.866 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.866 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.866 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.866 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.866 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.846 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.846 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.846 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.846 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.846 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.793 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.793 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.793 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.793 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.793 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.744 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.744 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.744 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.744 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.744 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.738 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.738 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.738 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.738 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.738 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.689 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.689 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.689 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.689 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.689 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.646 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.646 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.646 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.646 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.646 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[30] ; clock      ;
; N/A                                     ; None                                                ; 9.635 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.635 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.635 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.635 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.635 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.613 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.613 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.613 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.613 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.613 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.601 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.601 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.601 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.601 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.601 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.569 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.569 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.569 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.569 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.569 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.521 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.521 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.521 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.521 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.521 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[31] ; clock      ;
; N/A                                     ; None                                                ; 9.519 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.519 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.519 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.519 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.519 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out32[13] ; clock      ;
; N/A                                     ; None                                                ; 9.514 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.514 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.514 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.514 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.514 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.494 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.494 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.494 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.494 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.494 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.457 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.457 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.457 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.457 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.457 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.437 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.437 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.437 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.437 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.437 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.382 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.382 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.382 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.382 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.382 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[1]   ; clock      ;
; N/A                                     ; None                                                ; 9.375 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.375 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.375 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.375 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.375 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out8[5]   ; clock      ;
; N/A                                     ; None                                                ; 9.366 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.366 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.366 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.366 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.366 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.300 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.300 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.300 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.300 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.300 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.270 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.270 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.270 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.270 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.270 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.200 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.200 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.200 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.200 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.200 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.197 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.197 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.197 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.197 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.197 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.166 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out32[18] ; clock      ;
; N/A                                     ; None                                                ; 9.166 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out32[18] ; clock      ;
; N/A                                     ; None                                                ; 9.166 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out32[18] ; clock      ;
; N/A                                     ; None                                                ; 9.166 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out32[18] ; clock      ;
; N/A                                     ; None                                                ; 9.166 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out32[18] ; clock      ;
; N/A                                     ; None                                                ; 9.142 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.142 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.142 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.142 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; out8[7]   ; clock      ;
; N/A                                     ; None                                                ; 9.142 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; out8[7]   ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                     ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+---------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To        ;
+-------+-------------------+-----------------+---------+-----------+
; N/A   ; None              ; 11.017 ns       ; addr[1] ; out32[0]  ;
; N/A   ; None              ; 10.986 ns       ; addr[1] ; out8[0]   ;
; N/A   ; None              ; 10.436 ns       ; addr[0] ; out32[0]  ;
; N/A   ; None              ; 10.405 ns       ; addr[0] ; out8[0]   ;
; N/A   ; None              ; 10.361 ns       ; addr[1] ; out32[1]  ;
; N/A   ; None              ; 10.306 ns       ; addr[1] ; out8[1]   ;
; N/A   ; None              ; 9.940 ns        ; addr[0] ; out32[31] ;
; N/A   ; None              ; 9.834 ns        ; addr[0] ; out32[13] ;
; N/A   ; None              ; 9.785 ns        ; addr[0] ; out32[1]  ;
; N/A   ; None              ; 9.738 ns        ; addr[1] ; out32[31] ;
; N/A   ; None              ; 9.730 ns        ; addr[0] ; out8[1]   ;
; N/A   ; None              ; 9.692 ns        ; addr[0] ; out8[5]   ;
; N/A   ; None              ; 9.692 ns        ; addr[1] ; out32[24] ;
; N/A   ; None              ; 9.671 ns        ; addr[0] ; out32[30] ;
; N/A   ; None              ; 9.529 ns        ; addr[0] ; out32[7]  ;
; N/A   ; None              ; 9.520 ns        ; addr[1] ; out32[30] ;
; N/A   ; None              ; 9.516 ns        ; addr[1] ; out32[17] ;
; N/A   ; None              ; 9.325 ns        ; addr[1] ; out32[7]  ;
; N/A   ; None              ; 9.305 ns        ; addr[0] ; out8[7]   ;
; N/A   ; None              ; 9.254 ns        ; addr[0] ; out32[5]  ;
; N/A   ; None              ; 9.248 ns        ; addr[1] ; out32[13] ;
; N/A   ; None              ; 9.109 ns        ; addr[0] ; out32[24] ;
; N/A   ; None              ; 9.105 ns        ; addr[1] ; out8[5]   ;
; N/A   ; None              ; 9.101 ns        ; addr[1] ; out8[7]   ;
; N/A   ; None              ; 9.094 ns        ; addr[0] ; out32[18] ;
; N/A   ; None              ; 9.015 ns        ; addr[0] ; out8[2]   ;
; N/A   ; None              ; 9.015 ns        ; addr[0] ; out32[2]  ;
; N/A   ; None              ; 8.987 ns        ; addr[0] ; out32[21] ;
; N/A   ; None              ; 8.981 ns        ; addr[0] ; out32[29] ;
; N/A   ; None              ; 8.953 ns        ; addr[0] ; out32[17] ;
; N/A   ; None              ; 8.854 ns        ; addr[1] ; out32[8]  ;
; N/A   ; None              ; 8.846 ns        ; addr[1] ; out32[16] ;
; N/A   ; None              ; 8.819 ns        ; addr[1] ; out32[9]  ;
; N/A   ; None              ; 8.758 ns        ; addr[1] ; out32[25] ;
; N/A   ; None              ; 8.667 ns        ; addr[1] ; out32[5]  ;
; N/A   ; None              ; 8.516 ns        ; addr[0] ; out32[15] ;
; N/A   ; None              ; 8.512 ns        ; addr[1] ; out32[18] ;
; N/A   ; None              ; 8.508 ns        ; addr[0] ; out32[19] ;
; N/A   ; None              ; 8.505 ns        ; addr[0] ; out32[23] ;
; N/A   ; None              ; 8.429 ns        ; addr[1] ; out8[2]   ;
; N/A   ; None              ; 8.429 ns        ; addr[1] ; out32[2]  ;
; N/A   ; None              ; 8.418 ns        ; addr[1] ; out32[21] ;
; N/A   ; None              ; 8.413 ns        ; addr[0] ; out32[26] ;
; N/A   ; None              ; 8.411 ns        ; addr[1] ; out32[29] ;
; N/A   ; None              ; 8.339 ns        ; addr[1] ; out32[15] ;
; N/A   ; None              ; 8.329 ns        ; addr[1] ; out32[23] ;
; N/A   ; None              ; 8.317 ns        ; addr[1] ; out32[19] ;
; N/A   ; None              ; 8.293 ns        ; addr[0] ; out32[8]  ;
; N/A   ; None              ; 8.279 ns        ; addr[0] ; out32[16] ;
; N/A   ; None              ; 8.255 ns        ; addr[0] ; out32[9]  ;
; N/A   ; None              ; 8.210 ns        ; addr[0] ; out32[27] ;
; N/A   ; None              ; 8.205 ns        ; addr[0] ; out8[4]   ;
; N/A   ; None              ; 8.188 ns        ; addr[0] ; out32[25] ;
; N/A   ; None              ; 8.056 ns        ; addr[1] ; out8[4]   ;
; N/A   ; None              ; 8.025 ns        ; addr[1] ; out32[27] ;
; N/A   ; None              ; 8.003 ns        ; addr[0] ; out32[28] ;
; N/A   ; None              ; 7.951 ns        ; addr[0] ; out32[20] ;
; N/A   ; None              ; 7.941 ns        ; addr[0] ; out8[3]   ;
; N/A   ; None              ; 7.931 ns        ; addr[0] ; out32[4]  ;
; N/A   ; None              ; 7.902 ns        ; addr[0] ; out32[11] ;
; N/A   ; None              ; 7.901 ns        ; addr[0] ; out32[3]  ;
; N/A   ; None              ; 7.872 ns        ; addr[0] ; out32[14] ;
; N/A   ; None              ; 7.859 ns        ; addr[1] ; out32[28] ;
; N/A   ; None              ; 7.840 ns        ; addr[1] ; out32[26] ;
; N/A   ; None              ; 7.814 ns        ; addr[1] ; out32[20] ;
; N/A   ; None              ; 7.811 ns        ; addr[0] ; out32[10] ;
; N/A   ; None              ; 7.782 ns        ; addr[1] ; out32[4]  ;
; N/A   ; None              ; 7.757 ns        ; addr[1] ; out8[3]   ;
; N/A   ; None              ; 7.738 ns        ; addr[1] ; out32[14] ;
; N/A   ; None              ; 7.717 ns        ; addr[1] ; out32[3]  ;
; N/A   ; None              ; 7.704 ns        ; addr[1] ; out32[11] ;
; N/A   ; None              ; 7.662 ns        ; addr[0] ; out32[6]  ;
; N/A   ; None              ; 7.645 ns        ; addr[0] ; out32[12] ;
; N/A   ; None              ; 7.622 ns        ; addr[0] ; out8[6]   ;
; N/A   ; None              ; 7.605 ns        ; addr[0] ; out32[22] ;
; N/A   ; None              ; 7.514 ns        ; addr[1] ; out32[12] ;
; N/A   ; None              ; 7.512 ns        ; addr[1] ; out32[6]  ;
; N/A   ; None              ; 7.472 ns        ; addr[1] ; out8[6]   ;
; N/A   ; None              ; 7.472 ns        ; addr[1] ; out32[22] ;
; N/A   ; None              ; 7.242 ns        ; addr[1] ; out32[10] ;
+-------+-------------------+-----------------+---------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 0.519 ns  ; addr[2]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -2.402 ns ; addr[2]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -2.534 ns ; addr[5]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -2.549 ns ; addr[5]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -2.677 ns ; addr[6]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.678 ns ; addr[3]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -2.692 ns ; addr[6]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.693 ns ; addr[3]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -2.788 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg        ; clock    ;
; N/A                                     ; None                                                ; -2.841 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; -2.846 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; -2.858 ns ; addr[5]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.873 ns ; addr[5]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.876 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; -2.920 ns ; addr[5]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.935 ns ; addr[5]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.960 ns ; addr[5]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -2.975 ns ; addr[5]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -2.978 ns ; addr[6]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.993 ns ; addr[6]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.004 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.028 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.028 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.028 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.028 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.028 ns ; addr[1]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.056 ns ; addr[4]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.057 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.062 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.071 ns ; addr[4]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[5]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.092 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.107 ns ; addr[5]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.142 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.145 ns ; addr[6]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.160 ns ; addr[6]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.161 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.162 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.166 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.171 ns ; data8[4]   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.176 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.176 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.185 ns ; addr[6]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.200 ns ; addr[6]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.203 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.218 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.218 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.233 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.233 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.243 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.251 ns ; data32[5]  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.252 ns ; data32[5]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.255 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.256 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.258 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.261 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.265 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.267 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.270 ns ; addr[5]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.276 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.278 ns ; rd_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.278 ns ; rd_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.278 ns ; rd_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.278 ns ; rd_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.278 ns ; rd_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.282 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.285 ns ; addr[5]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.285 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.304 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.310 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.319 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.320 ns ; data32[5]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; -3.323 ns ; addr[3]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.331 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.335 ns ; data32[4]  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.335 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.338 ns ; addr[3]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.342 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.346 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.352 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.357 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.362 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.372 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.385 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.392 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.393 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.400 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.401 ns ; data8[7]   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.407 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.413 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.420 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.420 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.420 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.420 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.420 ns ; addr[1]    ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.422 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.428 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.439 ns ; data32[0]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.440 ns ; addr[3]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.449 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.454 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.455 ns ; addr[3]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.457 ns ; addr[5]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.457 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.457 ns ; addr[1]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.464 ns ; addr[3]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.469 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.469 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.472 ns ; addr[5]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.476 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.476 ns ; addr[1]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.477 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.481 ns ; data32[20] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.481 ns ; addr[3]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.483 ns ; data32[25] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.485 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.486 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.489 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.492 ns ; addr[2]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.496 ns ; addr[3]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.500 ns ; data8[6]   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.500 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.501 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.503 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.504 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.509 ns ; addr[3]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.511 ns ; addr[0]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.512 ns ; rd_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.512 ns ; rd_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.512 ns ; rd_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.512 ns ; rd_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.512 ns ; rd_en      ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.512 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.518 ns ; addr[2]    ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.524 ns ; addr[3]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.524 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.527 ns ; data8[6]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.529 ns ; data8[3]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.534 ns ; data32[13] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.536 ns ; data8[3]   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.538 ns ; addr[0]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.539 ns ; addr[2]    ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.542 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.548 ns ; rd_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -3.548 ns ; rd_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -3.548 ns ; rd_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.548 ns ; rd_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -3.548 ns ; rd_en      ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -3.550 ns ; data32[21] ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.552 ns ; data32[21] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.557 ns ; addr[0]    ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -3.566 ns ; rd_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Jul 07 03:29:31 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source memory "main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.720 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y9; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y9; Fanout = 0; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.720 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.046 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.268 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.413 ns) = 2.268 ns; Loc. = M512_X4_Y9; Fanout = 0; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.267 ns ( 55.86 % )
                Info: Total interconnect delay = 1.001 ns ( 44.14 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.314 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.459 ns) = 2.314 ns; Loc. = M512_X4_Y9; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.313 ns ( 56.74 % )
                Info: Total interconnect delay = 1.001 ns ( 43.26 % )
        Info: + Micro clock to output delay of source is 0.140 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4" (data pin = "data32[28]", clock pin = "clock") is 5.247 ns
    Info: + Longest pin to memory delay is 7.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 2; PIN Node = 'data32[28]'
        Info: 2: + IC(4.562 ns) + CELL(0.346 ns) = 5.762 ns; Loc. = LCCOMB_X3_Y8_N2; Fanout = 2; COMB Node = 'mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2'
        Info: 3: + IC(0.416 ns) + CELL(0.228 ns) = 6.406 ns; Loc. = LCCOMB_X3_Y8_N14; Fanout = 1; COMB Node = 'mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~3'
        Info: 4: + IC(1.005 ns) + CELL(0.134 ns) = 7.545 ns; Loc. = M512_X4_Y11; Fanout = 1; MEM Node = 'main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 1.562 ns ( 20.70 % )
        Info: Total interconnect delay = 5.983 ns ( 79.30 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.459 ns) = 2.320 ns; Loc. = M512_X4_Y11; Fanout = 1; MEM Node = 'main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 1.313 ns ( 56.59 % )
        Info: Total interconnect delay = 1.007 ns ( 43.41 % )
Info: tco from clock "clock" to destination pin "out32[0]" through memory "main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0" is 10.447 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.326 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.471 ns) = 2.326 ns; Loc. = M512_X4_Y9; Fanout = 8; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.325 ns ( 56.96 % )
        Info: Total interconnect delay = 1.001 ns ( 43.04 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 7.981 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y9; Fanout = 8; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X4_Y9; Fanout = 4; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|q_b[0]'
        Info: 3: + IC(0.773 ns) + CELL(0.378 ns) = 2.944 ns; Loc. = LCCOMB_X7_Y8_N0; Fanout = 2; COMB Node = 'mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 4: + IC(2.913 ns) + CELL(2.124 ns) = 7.981 ns; Loc. = PIN_K6; Fanout = 0; PIN Node = 'out32[0]'
        Info: Total cell delay = 4.295 ns ( 53.82 % )
        Info: Total interconnect delay = 3.686 ns ( 46.18 % )
Info: Longest tpd from source pin "addr[1]" to destination pin "out32[0]" is 11.017 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 87; PIN Node = 'addr[1]'
    Info: 2: + IC(4.769 ns) + CELL(0.357 ns) = 5.980 ns; Loc. = LCCOMB_X7_Y8_N0; Fanout = 2; COMB Node = 'mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~2'
    Info: 3: + IC(2.913 ns) + CELL(2.124 ns) = 11.017 ns; Loc. = PIN_K6; Fanout = 0; PIN Node = 'out32[0]'
    Info: Total cell delay = 3.335 ns ( 30.27 % )
    Info: Total interconnect delay = 7.682 ns ( 69.73 % )
Info: th for memory "main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "addr[2]", clock pin = "clock") is 0.519 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.458 ns) = 2.319 ns; Loc. = M512_X4_Y11; Fanout = 0; MEM Node = 'main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.312 ns ( 56.58 % )
        Info: Total interconnect delay = 1.007 ns ( 43.42 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 2.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 16; PIN Node = 'addr[2]'
        Info: 2: + IC(1.008 ns) + CELL(0.131 ns) = 2.003 ns; Loc. = M512_X4_Y11; Fanout = 0; MEM Node = 'main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.995 ns ( 49.68 % )
        Info: Total interconnect delay = 1.008 ns ( 50.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Tue Jul 07 03:29:33 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


