$date
	Sun Oct 27 22:14:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_dato_tb $end
$var wire 4 ! dato_o [3:0] $end
$var reg 1 " clk $end
$var reg 2 # dato_codc_i [1:0] $end
$var reg 2 $ dato_codf_i [1:0] $end
$var reg 1 % dato_listo_i $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 2 ' dato_codc_i [1:0] $end
$var wire 2 ( dato_codf_i [1:0] $end
$var wire 1 % dato_listo_i $end
$var wire 4 ) dato_o [3:0] $end
$var wire 1 & rst $end
$var reg 4 * dato [3:0] $end
$var reg 4 + pos [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
b1111 *
b1111 )
b0 (
b0 '
0&
0%
b0 $
b0 #
0"
b1111 !
$end
#5000
b1 !
b1 )
b1 *
b0 +
1"
#10000
0"
1&
#15000
1"
#20000
0"
1%
#25000
1"
#30000
0"
b1 $
b1 (
#35000
b10 !
b10 )
b10 *
b1 +
1"
#40000
0"
b10 $
b10 (
#45000
b11 !
b11 )
b11 *
b10 +
1"
#50000
0"
b11 $
b11 (
#55000
b1111 !
b1111 )
b1111 *
b11 +
1"
#60000
0"
b0 $
b0 (
b1 #
b1 '
#65000
b100 !
b100 )
b100 *
b100 +
1"
#70000
0"
b1 $
b1 (
#75000
b101 !
b101 )
b101 *
b101 +
1"
#80000
0"
b10 $
b10 (
#85000
b110 !
b110 )
b110 *
b110 +
1"
#90000
0"
b11 $
b11 (
#95000
b1111 !
b1111 )
b1111 *
b111 +
1"
#100000
0"
b0 $
b0 (
b10 #
b10 '
#105000
b111 !
b111 )
b111 *
b1000 +
1"
#110000
0"
b1 $
b1 (
#115000
b1000 !
b1000 )
b1000 *
b1001 +
1"
#120000
0"
b10 $
b10 (
#125000
b1001 !
b1001 )
b1001 *
b1010 +
1"
#130000
0"
b11 $
b11 (
#135000
b1111 !
b1111 )
b1111 *
b1011 +
1"
#140000
0"
b0 $
b0 (
b11 #
b11 '
#145000
b1100 +
1"
#150000
0"
b1 $
b1 (
#155000
b0 !
b0 )
b0 *
b1101 +
1"
#160000
0"
b10 $
b10 (
#165000
b1111 !
b1111 )
b1111 *
b1110 +
1"
#170000
0"
b11 $
b11 (
#175000
b1111 +
1"
#180000
0"
0%
#185000
1"
#190000
0"
b1 $
b1 (
b10 #
b10 '
1%
#195000
b1000 !
b1000 )
b1000 *
b1001 +
1"
#200000
0"
0&
#205000
b1 !
b1 )
b1 *
b0 +
1"
#210000
0"
1&
#215000
b1000 !
b1000 )
b1000 *
b1001 +
1"
#220000
0"
