#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 11 17:13:10 2022
# Process ID: 10288
# Current directory: C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9324 C:\Users\labella\Documents\ece212_labell_borek\lab09\lab09\lab09.xpr
# Log file: C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/vivado.log
# Journal file: C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1109.145 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv w ]
add_files -fileset sim_1 C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv
update_compile_order -fileset sim_1
set_property top control_fsm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'control_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj control_fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xelab -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3279] duplicate member values in enum definition for enum literal 'DECODE' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\labella\Documents\ece212_labell_borek\lab09\rtl\control_fsm.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\labella\Documents\ece212_labell_borek\lab08\sv\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\labella\Documents\ece212_labell_borek\lab09\sim\control_fsm_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\labella\Documents\ece212_labell_borek\lab09\rtl\control_fsm.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\labella\Documents\ece212_labell_borek\lab08\sv\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\labella\Documents\ece212_labell_borek\lab09\sim\control_fsm_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled false [get_files  C:/Users/labella/Documents/ece212_labell_borek/lab08/sv/testbench.sv]
set_property top control_fsm [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'control_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj control_fsm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xelab -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3279] duplicate member values in enum definition for enum literal 'DECODE' [C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
[Mon Apr 11 17:34:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr 11 17:35:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'control_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj control_fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xelab -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'IRWrite' [C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_fsm
Compiling module xil_defaultlib.control_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_fsm_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim/xsim.dir/control_fsm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim/xsim.dir/control_fsm_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 11 17:36:40 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 11 17:36:40 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_fsm_tb_behav -key {Behavioral:sim_1:Functional:control_fsm_tb} -tclbatch {control_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source control_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 506 ns : File "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1109.145 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/control_fsm_tb/DUV/state}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.145 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'control_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj control_fsm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xelab -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'IRWrite' [C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 506 ns : File "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" Line 48
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'control_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj control_fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xelab -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'IRWrite' [C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_fsm
Compiling module xil_defaultlib.control_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_fsm_tb_behav -key {Behavioral:sim_1:Functional:control_fsm_tb} -tclbatch {control_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source control_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 506 ns : File "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.027 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/control_fsm_tb/DUV/state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'control_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj control_fsm_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xelab -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'IRWrite' [C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 506 ns : File "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'control_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj control_fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/rtl/control_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/labella/Documents/ece212_labell_borek/lab09/lab09/lab09.sim/sim_1/behav/xsim'
"xelab -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37f6236e004a46ed9916f825b3ab612b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot control_fsm_tb_behav xil_defaultlib.control_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'IRWrite' [C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_fsm
Compiling module xil_defaultlib.control_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 196 ns : File "C:/Users/labella/Documents/ece212_labell_borek/lab09/sim/control_fsm_tb.sv" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 17:48:12 2022...
