<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CamelStudio Library Documentaion: mcu/mcu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="cmstudiox-1.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CamelStudio Library Documentaion
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mcu_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">mcu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mcu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef __M2_MCU__</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define __M2_MCU__</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="mcu_8h.html#ad76d1750a6cdeebd506bfcd6752554d2">   15</a></span>&#160;<span class="preprocessor">#define ON      0x1</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define OFF     0x0</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define RISING  0x1</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define FALLING 0x0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define RTC_12HOUR 0x1</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define RTC_24HOUR 0x3</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// System</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="mcu_8h.html#ab34acec79daf4fcc12a662cde9e75df7">   26</a></span>&#160;<span class="preprocessor">#define SYS_CTL0_REG         0x1f800700 // sys control digi_off - - - - - dbg inten</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define SYS_CTL2_REG         0x1f800702</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SYS_IOCTL_REG        0x1f800704 // 0=in; 1-out (16-bit), was IO config</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define SYS_IRQ_REG          0x1f800707 // SYS INT IRQ read</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// Interrupt</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define USER_INT             0x01001FFC //interrupt is from user code if [0] is 1</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PC_LOC               0x01001FF8 //RAM address to store current program counter</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define INT_COUNT            0x01001FF4 //RAM address to store current interrupt depth, number of interrupts</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// External Interrupt</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define INT_CTL0_REG         0x1f800500 // EX Int enable control and base</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define INT_CTL1_REG         0x1f800501 // EX Int IRQ bits content read, (m1=03) </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define INT_CTL2_REG         0x1f800502 // EX Int high enable </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define INT_CLR_REG          0x1f800503 // EX Int IRQ clear  (m1=01)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Uart0</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define UART0_READ_REG       0x1f800000</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define UART0_BUSY_REG       0x1f800001</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define UART0_WRITE_REG      0x1f800002</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define UART0_IRQ_ACK_REG    0x1f800003</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define UART0_CTL_REG        0x1f800004</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define UART0_DATA_RDY_REG   0x1f800005</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define UART0_LIN_BREAK_REG  0x1f800006</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define UART0_BRP_REG        0x1f800007</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// Uart1</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define UART1_READ_REG       0x1f800800</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define UART1_BUSY_REG       0x1f800801</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define UART1_WRITE_REG      0x1f800802</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define UART1_IRQ_ACK_REG    0x1f800803</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define UART1_CTL_REG        0x1f800804</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define UART1_DATA_RDY_REG   0x1f800805</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define UART1_LIN_BREAK_REG  0x1f800806</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define UART1_BRP_REG        0x1f800807</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// SPI</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SPI_READ_REG         0x1f800d00 // snoop read</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SPI_BUSY_REG         0x1f800d01</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SPI_WRITE_REG        0x1f800d02</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SPI_IRQ_ACK_REG      0x1f800d03 // clear IRQ when wt</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SPI_CTL_REG          0x1f800d04</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SPI_DATA_RDY_REG     0x1f800d05</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// IO</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SYS_GDR_REG          0x1f800703 // gdr register</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SYS_IOCTL_REG        0x1f800704 // 0=in; 1-out (16-bit), was IO config</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SYS_GPIO0_REG        0x1f800705 // GPIO (16-bit) to pad content</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SYS_GPIO1_REG        0x1f800706 // GPIO (16_bit) from pad read</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// TC0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define T0_CTL0_REG          0x1f800100 // T0 (32-bit)control and base</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define T0_REF_REG           0x1f800101 // T0 ref number for PWM(1)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define T0_READ_REG          0x1f800102 // T0 value</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define T0_CLRIRQ_REG        0x1f800103 // T0 clear IRQ</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define T0_CLK_REG           0x1f800104 // T0 clk div</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define T0_CLRCNT_REG        0x1f800105 // T0 clear counter content (and PWM)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// TC1</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define T1_CTL0_REG          0x1f800200 // Timer1 (32-bit)control and base</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define T1_REF_REG           0x1f800201 // Timer1 ref number for PWM(1)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define T1_READ_REG          0x1f800202 // Timer1 value</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define T1_CLRIRQ_REG        0x1f800203 // Timer1 clear IRQ</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define T1_CLK_REG           0x1f800204 // Timer1 clk div</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define T1_CLRCNT_REG        0x1f800205 // Timer1 clear counter content (and PWM)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// TC2</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define T2_CTL0_REG          0x1f800400 // Timer2 (32-bit)control and base</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define T2_REF_REG           0x1f800401 // Timer2 ref number for PWM(4, 32bit)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define T2_READ_REG          0x1f800402 // Timer2 value</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define T2_CLRIRQ_REG        0x1f800403 // Timer2 clear IRQ</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define T2_CLK_REG           0x1f800404 // Timer2 clk div</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define T2_CLRCNT_REG        0x1f800405 // Timer2 clear counter content (and PWM)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define T2_PHASE_REG         0x1f800406 // Timer2 PWM phase reg (32b, 4 pwm)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// TC4</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define T4_CTL0_REG          0x1f800a00 // Timer8-4 (2-bit) enable control</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define T4_REF0_REG          0x1f800a01 // Timer8-4 ref number for PWM0 buz(8-bit)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define T4_CLK0_REG          0x1f800a02 // Timer8-4 clk div for PWM0 (8-bit)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define T4_REF1_REG          0x1f800a03 // Timer8-4 ref number for PWM1 fast(4-bit)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define T4_CLK1_REG          0x1f800a04 // Timer8-4 clk div for PWM1 (8-bit)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Analog</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define AD_CTL0_REG          0x1f800600 // SD and V2P control (16-bit)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define AD_OPO_REG           0x1f800601 // OPO and Chan control (16-bit)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define AD_READ_REG          0x1f800602 // SD df read (16-bit)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define AD_CLR_REG           0x1f800603 // SD ADC clear reg</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// LCD</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define LCD_CTL0_REG         0x1f800300 // LCD control</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define LCD_RAM_REG          0x1f800380 // LCD ram starting (80-8C)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE0        0x1f800380 // LCD ram line0 (80-8C)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE1        0x1f800384 // LCD ram line1 (80-8C)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE2        0x1f800388 // LCD ram line2 (80-8C)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define LCD_RAM_LINE3        0x1f80038c // LCD ram line3 (80-8C)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Watch Dog</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define WDT_CTL0_REG         0x1f800b00 // WDT control</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define WDT_CLR_REG          0x1f800b03 // WDT clear reg</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define WDT_READ_REG         0x1f800b02 // WDT read reg</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// Real time module</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RTC_CTL_REG          0x1f800f00</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define RTC_TIME_REG         0x1f800f01 // time</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RTC_CLR_REG          0x1f800f03</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DATA_SIZE 256</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="mcu_8h.html#abb6df44d49409584016eff1f123f7bce">  125</a></span>&#160;<span class="preprocessor">#define MemoryRead(A) (*(volatile unsigned int*)(A))</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define MemoryRead32(A) (*(volatile unsigned long*)(A))</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define MemoryWrite(A,V) *(volatile unsigned int*)(A)=(V)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define MemoryWrite32(A,V) *(volatile unsigned long*)(A)=(V)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define MemoryOr(A,V) (*(volatile unsigned int*)(A)|=(V))</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define MemoryOr32(A,V) (*(volatile unsigned long*)(A)|=(V))</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define MemoryAnd(A,V) (*(volatile unsigned int*)(A)&amp;=(V))</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define MemoryAnd32(A,V) (*(volatile unsigned long*)(A)&amp;=(V))</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define MemoryBitAt(A,V) ((*(volatile unsigned long*)(A)&amp;=(1&lt;&lt;V))&gt;&gt;V)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define MemoryBitOn(A,V) MemoryOr32(A,1&lt;&lt;V)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define MemoryBitOff(A,V) MemoryAnd32(A,~(1&lt;&lt;V))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define MemoryBitSwitch(A,V) (*(volatile unsigned long*)(A)^=(1&lt;&lt;V))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="mcu_8h.html#a3d987633d7a3ca10c14905a807b62eb1">  141</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="mcu_8h.html#a3d987633d7a3ca10c14905a807b62eb1">FuncPtr</a>)(void);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">typedef</span> void (*FuncPtr2)(<span class="keywordtype">unsigned</span> long, <span class="keywordtype">unsigned</span> long);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">typedef</span> void (*FuncPtr1)(<span class="keywordtype">unsigned</span> long);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define flashWrite(value, address) {FuncPtr2 funcptr; funcptr = (FuncPtr2)0x2d8; funcptr(value, address);}</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define flashErase(address) {unsigned long addr; FuncPtr1 funcptr; funcptr =  (FuncPtr1)0x30c; addr = (((((address&gt;&gt;16)&amp;0xF)|0x1010)&lt;&lt;16) + (address&amp;0xFFFF)); funcptr(addr);}</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="mcu_8h.html#a38c3a81fc94bff4cb6654061b7d21909">  150</a></span>&#160;<span class="preprocessor">#define JumpTo(address) {FuncPtr funcptr; funcptr = (FuncPtr)address; funcptr();}</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// MAC_ID address.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define MAC_ID 0x1001f3f0</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="mcu_8h.html#ad271967795fc89594428deff626aace9">  158</a></span>&#160;<span class="preprocessor">#define getMAC() MemoryRead32(MAC_ID)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="mcu_8h.html#a1ca5743c7289ed1ddab97e841058721c">  163</a></span>&#160;<span class="preprocessor">#define setMAC(id) flashWrite(id, MAC_ID)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="mcu_8h.html#a5b5c7263f32d6555951bedb9222f9c25">  168</a></span>&#160;<span class="preprocessor">#define RT_SYSINT_Flag()  MemoryRead(SYS_IRQ_REG)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define RT_SYSINT_En()  MemoryWrite(SYS_CRL0_REG, 0x1)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define RT_SYSINT_On(A) (MemoryRead(SYS_IRQ_REG)&amp;A)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keywordtype">void</span> <a class="code" href="mcu_8h.html#a42674a2ca7d088e68de4e2aa81ec597c">RT_Clr_Sram</a>();</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#endif // End of __M2_MCU__</span></div><div class="ttc" id="mcu_8h_html_a42674a2ca7d088e68de4e2aa81ec597c"><div class="ttname"><a href="mcu_8h.html#a42674a2ca7d088e68de4e2aa81ec597c">RT_Clr_Sram</a></div><div class="ttdeci">void RT_Clr_Sram()</div><div class="ttdoc">This function is to clear the sram. </div><div class="ttdef"><b>Definition:</b> mcu.c:16</div></div>
<div class="ttc" id="mcu_8h_html_a3d987633d7a3ca10c14905a807b62eb1"><div class="ttname"><a href="mcu_8h.html#a3d987633d7a3ca10c14905a807b62eb1">FuncPtr</a></div><div class="ttdeci">void(* FuncPtr)(void)</div><div class="ttdoc">Flash operation. </div><div class="ttdef"><b>Definition:</b> mcu.h:141</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4cee3ed2fe28b98d73407141cfd215dc.html">mcu</a></li><li class="navelem"><a class="el" href="mcu_8h.html">mcu.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
