#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55af38cbac80 .scope module, "RegistersTestBench" "RegistersTestBench" 2 1;
 .timescale 0 0;
v0x55af38cd4620_0 .var "clock", 0 0;
v0x55af38cd46e0_0 .var/i "i", 31 0;
v0x55af38cd47a0_0 .net "read_data_1", 31 0, L_0x55af38cd5060;  1 drivers
v0x55af38cd48a0_0 .net "read_data_2", 31 0, L_0x55af38cd53d0;  1 drivers
v0x55af38cd4970_0 .var "read_register_1", 4 0;
v0x55af38cd4a10_0 .var "read_register_2", 4 0;
v0x55af38cd4ae0_0 .var "reg_write", 0 0;
v0x55af38cd4bb0_0 .var "reset", 0 0;
v0x55af38cd4c80_0 .var "write_data", 31 0;
v0x55af38cd4d50_0 .var "write_register", 4 0;
S_0x55af38cbae10 .scope module, "Registers_" "Registers" 2 9, 3 1 0, S_0x55af38cbac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x55af38cd5060 .functor BUFZ 32, L_0x55af38cd4e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55af38cd53d0 .functor BUFZ 32, L_0x55af38cd5170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55af38ca9ce0_0 .net *"_ivl_0", 31 0, L_0x55af38cd4e20;  1 drivers
v0x55af38cd3750_0 .net *"_ivl_10", 6 0, L_0x55af38cd5210;  1 drivers
L_0x7f33df80c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af38cd3830_0 .net *"_ivl_13", 1 0, L_0x7f33df80c060;  1 drivers
v0x55af38cd38f0_0 .net *"_ivl_2", 6 0, L_0x55af38cd4f20;  1 drivers
L_0x7f33df80c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af38cd39d0_0 .net *"_ivl_5", 1 0, L_0x7f33df80c018;  1 drivers
v0x55af38cd3b00_0 .net *"_ivl_8", 31 0, L_0x55af38cd5170;  1 drivers
v0x55af38cd3be0 .array "bank", 31 0, 31 0;
v0x55af38cd3ca0_0 .net "clock", 0 0, v0x55af38cd4620_0;  1 drivers
v0x55af38cd3d60_0 .var/i "i", 31 0;
v0x55af38cd3e40_0 .net "read_data_1", 31 0, L_0x55af38cd5060;  alias, 1 drivers
v0x55af38cd3f20_0 .net "read_data_2", 31 0, L_0x55af38cd53d0;  alias, 1 drivers
v0x55af38cd4000_0 .net "read_register_1", 4 0, v0x55af38cd4970_0;  1 drivers
v0x55af38cd40e0_0 .net "read_register_2", 4 0, v0x55af38cd4a10_0;  1 drivers
v0x55af38cd41c0_0 .net "reg_write", 0 0, v0x55af38cd4ae0_0;  1 drivers
v0x55af38cd4280_0 .net "reset", 0 0, v0x55af38cd4bb0_0;  1 drivers
v0x55af38cd4340_0 .net "write_data", 31 0, v0x55af38cd4c80_0;  1 drivers
v0x55af38cd4420_0 .net "write_register", 4 0, v0x55af38cd4d50_0;  1 drivers
E_0x55af38c7e6d0 .event posedge, v0x55af38cd3ca0_0;
L_0x55af38cd4e20 .array/port v0x55af38cd3be0, L_0x55af38cd4f20;
L_0x55af38cd4f20 .concat [ 5 2 0 0], v0x55af38cd4970_0, L_0x7f33df80c018;
L_0x55af38cd5170 .array/port v0x55af38cd3be0, L_0x55af38cd5210;
L_0x55af38cd5210 .concat [ 5 2 0 0], v0x55af38cd4a10_0, L_0x7f33df80c060;
    .scope S_0x55af38cbae10;
T_0 ;
    %wait E_0x55af38c7e6d0;
    %load/vec4 v0x55af38cd4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55af38cd3d60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55af38cd3d60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55af38cd3d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af38cd3be0, 0, 4;
    %load/vec4 v0x55af38cd3d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55af38cd3d60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55af38cd41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55af38cd4340_0;
    %load/vec4 v0x55af38cd4420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af38cd3be0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55af38cbac80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af38cd4620_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55af38cbac80;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x55af38cd4620_0;
    %inv;
    %store/vec4 v0x55af38cd4620_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55af38cbac80;
T_3 ;
    %vpi_call 2 25 "$dumpfile", "Registers.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55af38cbac80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af38cd4ae0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af38cd4bb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af38cd4bb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55af38cbac80;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55af38cd46e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55af38cd46e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x55af38cd46e0_0;
    %addi 31, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v0x55af38cd4970_0, 0, 5;
    %load/vec4 v0x55af38cd46e0_0;
    %pad/s 5;
    %store/vec4 v0x55af38cd4a10_0, 0, 5;
    %load/vec4 v0x55af38cd46e0_0;
    %pad/s 5;
    %store/vec4 v0x55af38cd4d50_0, 0, 5;
    %load/vec4 v0x55af38cd46e0_0;
    %muli 3, 0, 32;
    %store/vec4 v0x55af38cd4c80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af38cd4ae0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55af38cd46e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55af38cd46e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegistersTestBench.v";
    "Registers.v";
