

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_201_14'
================================================================
* Date:           Mon May 13 18:48:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.696 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_201_14  |       10|       10|         3|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    589|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     456|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     456|    625|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln201_fu_802_p2     |         +|   0|  0|  15|           8|           5|
    |add_ln203_1_fu_835_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln203_2_fu_849_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln203_3_fu_863_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln203_4_fu_877_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln203_5_fu_891_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln203_6_fu_989_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln203_7_fu_1003_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln203_fu_821_p2     |         +|   0|  0|  34|          27|          27|
    |add_ln204_1_fu_927_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln204_2_fu_937_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln204_3_fu_951_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln204_4_fu_965_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln204_5_fu_975_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln204_6_fu_1017_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln204_7_fu_1031_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln204_fu_909_p2     |         +|   0|  0|  34|          27|          27|
    |icmp_ln201_fu_796_p2    |      icmp|   0|  0|  15|           8|           8|
    |or_ln201_fu_790_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln203_fu_764_p2      |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 589|         462|         452|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10             |   9|          2|    8|         16|
    |i_fu_104                          |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   18|         36|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln203_1_reg_1237               |  27|   0|   27|          0|
    |add_ln203_2_reg_1242               |  27|   0|   27|          0|
    |add_ln203_3_reg_1247               |  27|   0|   27|          0|
    |add_ln203_4_reg_1252               |  27|   0|   27|          0|
    |add_ln203_5_reg_1257               |  27|   0|   27|          0|
    |add_ln203_6_reg_1292               |  27|   0|   27|          0|
    |add_ln203_7_reg_1297               |  27|   0|   27|          0|
    |add_ln203_reg_1232                 |  27|   0|   27|          0|
    |add_ln204_1_reg_1267               |  27|   0|   27|          0|
    |add_ln204_2_reg_1272               |  27|   0|   27|          0|
    |add_ln204_3_reg_1277               |  27|   0|   27|          0|
    |add_ln204_4_reg_1282               |  27|   0|   27|          0|
    |add_ln204_5_reg_1287               |  27|   0|   27|          0|
    |add_ln204_6_reg_1302               |  27|   0|   27|          0|
    |add_ln204_7_reg_1307               |  27|   0|   27|          0|
    |add_ln204_reg_1262                 |  27|   0|   27|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_fu_104                           |   8|   0|    8|          0|
    |icmp_ln201_reg_1188                |   1|   0|    1|          0|
    |icmp_ln201_reg_1188_pp0_iter1_reg  |   1|   0|    1|          0|
    |lshr_ln2_reg_1073                  |   4|   0|    4|          0|
    |lshr_ln2_reg_1073_pp0_iter1_reg    |   4|   0|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 456|   0|  456|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_14|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_14|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_14|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_14|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_14|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_14|  return value|
|arr_3_I_address0    |  out|    5|   ap_memory|                              arr_3_I|         array|
|arr_3_I_ce0         |  out|    1|   ap_memory|                              arr_3_I|         array|
|arr_3_I_q0          |   in|   26|   ap_memory|                              arr_3_I|         array|
|arr_3_I_address1    |  out|    5|   ap_memory|                              arr_3_I|         array|
|arr_3_I_ce1         |  out|    1|   ap_memory|                              arr_3_I|         array|
|arr_3_I_q1          |   in|   26|   ap_memory|                              arr_3_I|         array|
|arr_3_I_1_address0  |  out|    5|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_ce0       |  out|    1|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_q0        |   in|   26|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_address1  |  out|    5|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_ce1       |  out|    1|   ap_memory|                            arr_3_I_1|         array|
|arr_3_I_1_q1        |   in|   26|   ap_memory|                            arr_3_I_1|         array|
|arr_4_I_address0    |  out|    4|   ap_memory|                              arr_4_I|         array|
|arr_4_I_ce0         |  out|    1|   ap_memory|                              arr_4_I|         array|
|arr_4_I_we0         |  out|    1|   ap_memory|                              arr_4_I|         array|
|arr_4_I_d0          |  out|   27|   ap_memory|                              arr_4_I|         array|
|arr_3_Q_address0    |  out|    5|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_ce0         |  out|    1|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_q0          |   in|   26|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_address1    |  out|    5|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_ce1         |  out|    1|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_q1          |   in|   26|   ap_memory|                              arr_3_Q|         array|
|arr_3_Q_1_address0  |  out|    5|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_ce0       |  out|    1|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_q0        |   in|   26|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_address1  |  out|    5|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_ce1       |  out|    1|   ap_memory|                            arr_3_Q_1|         array|
|arr_3_Q_1_q1        |   in|   26|   ap_memory|                            arr_3_Q_1|         array|
|arr_4_Q_address0    |  out|    4|   ap_memory|                              arr_4_Q|         array|
|arr_4_Q_ce0         |  out|    1|   ap_memory|                              arr_4_Q|         array|
|arr_4_Q_we0         |  out|    1|   ap_memory|                              arr_4_Q|         array|
|arr_4_Q_d0          |  out|   27|   ap_memory|                              arr_4_Q|         array|
|arr_3_I_2_address0  |  out|    5|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_ce0       |  out|    1|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_q0        |   in|   26|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_address1  |  out|    5|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_ce1       |  out|    1|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_2_q1        |   in|   26|   ap_memory|                            arr_3_I_2|         array|
|arr_3_I_3_address0  |  out|    5|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_ce0       |  out|    1|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_q0        |   in|   26|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_address1  |  out|    5|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_ce1       |  out|    1|   ap_memory|                            arr_3_I_3|         array|
|arr_3_I_3_q1        |   in|   26|   ap_memory|                            arr_3_I_3|         array|
|arr_4_I_1_address0  |  out|    4|   ap_memory|                            arr_4_I_1|         array|
|arr_4_I_1_ce0       |  out|    1|   ap_memory|                            arr_4_I_1|         array|
|arr_4_I_1_we0       |  out|    1|   ap_memory|                            arr_4_I_1|         array|
|arr_4_I_1_d0        |  out|   27|   ap_memory|                            arr_4_I_1|         array|
|arr_3_Q_2_address0  |  out|    5|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_ce0       |  out|    1|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_q0        |   in|   26|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_address1  |  out|    5|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_ce1       |  out|    1|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_2_q1        |   in|   26|   ap_memory|                            arr_3_Q_2|         array|
|arr_3_Q_3_address0  |  out|    5|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_ce0       |  out|    1|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_q0        |   in|   26|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_address1  |  out|    5|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_ce1       |  out|    1|   ap_memory|                            arr_3_Q_3|         array|
|arr_3_Q_3_q1        |   in|   26|   ap_memory|                            arr_3_Q_3|         array|
|arr_4_Q_1_address0  |  out|    4|   ap_memory|                            arr_4_Q_1|         array|
|arr_4_Q_1_ce0       |  out|    1|   ap_memory|                            arr_4_Q_1|         array|
|arr_4_Q_1_we0       |  out|    1|   ap_memory|                            arr_4_Q_1|         array|
|arr_4_Q_1_d0        |  out|   27|   ap_memory|                            arr_4_Q_1|         array|
|arr_3_I_4_address0  |  out|    5|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_ce0       |  out|    1|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_q0        |   in|   26|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_address1  |  out|    5|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_ce1       |  out|    1|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_4_q1        |   in|   26|   ap_memory|                            arr_3_I_4|         array|
|arr_3_I_5_address0  |  out|    5|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_ce0       |  out|    1|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_q0        |   in|   26|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_address1  |  out|    5|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_ce1       |  out|    1|   ap_memory|                            arr_3_I_5|         array|
|arr_3_I_5_q1        |   in|   26|   ap_memory|                            arr_3_I_5|         array|
|arr_4_I_2_address0  |  out|    4|   ap_memory|                            arr_4_I_2|         array|
|arr_4_I_2_ce0       |  out|    1|   ap_memory|                            arr_4_I_2|         array|
|arr_4_I_2_we0       |  out|    1|   ap_memory|                            arr_4_I_2|         array|
|arr_4_I_2_d0        |  out|   27|   ap_memory|                            arr_4_I_2|         array|
|arr_3_Q_4_address0  |  out|    5|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_ce0       |  out|    1|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_q0        |   in|   26|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_address1  |  out|    5|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_ce1       |  out|    1|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_4_q1        |   in|   26|   ap_memory|                            arr_3_Q_4|         array|
|arr_3_Q_5_address0  |  out|    5|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_ce0       |  out|    1|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_q0        |   in|   26|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_address1  |  out|    5|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_ce1       |  out|    1|   ap_memory|                            arr_3_Q_5|         array|
|arr_3_Q_5_q1        |   in|   26|   ap_memory|                            arr_3_Q_5|         array|
|arr_4_Q_2_address0  |  out|    4|   ap_memory|                            arr_4_Q_2|         array|
|arr_4_Q_2_ce0       |  out|    1|   ap_memory|                            arr_4_Q_2|         array|
|arr_4_Q_2_we0       |  out|    1|   ap_memory|                            arr_4_Q_2|         array|
|arr_4_Q_2_d0        |  out|   27|   ap_memory|                            arr_4_Q_2|         array|
|arr_3_I_6_address0  |  out|    5|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_ce0       |  out|    1|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_q0        |   in|   26|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_address1  |  out|    5|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_ce1       |  out|    1|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_6_q1        |   in|   26|   ap_memory|                            arr_3_I_6|         array|
|arr_3_I_7_address0  |  out|    5|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_ce0       |  out|    1|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_q0        |   in|   26|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_address1  |  out|    5|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_ce1       |  out|    1|   ap_memory|                            arr_3_I_7|         array|
|arr_3_I_7_q1        |   in|   26|   ap_memory|                            arr_3_I_7|         array|
|arr_4_I_3_address0  |  out|    4|   ap_memory|                            arr_4_I_3|         array|
|arr_4_I_3_ce0       |  out|    1|   ap_memory|                            arr_4_I_3|         array|
|arr_4_I_3_we0       |  out|    1|   ap_memory|                            arr_4_I_3|         array|
|arr_4_I_3_d0        |  out|   27|   ap_memory|                            arr_4_I_3|         array|
|arr_3_Q_6_address0  |  out|    5|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_ce0       |  out|    1|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_q0        |   in|   26|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_address1  |  out|    5|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_ce1       |  out|    1|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_6_q1        |   in|   26|   ap_memory|                            arr_3_Q_6|         array|
|arr_3_Q_7_address0  |  out|    5|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_ce0       |  out|    1|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_q0        |   in|   26|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_address1  |  out|    5|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_ce1       |  out|    1|   ap_memory|                            arr_3_Q_7|         array|
|arr_3_Q_7_q1        |   in|   26|   ap_memory|                            arr_3_Q_7|         array|
|arr_4_Q_3_address0  |  out|    4|   ap_memory|                            arr_4_Q_3|         array|
|arr_4_Q_3_ce0       |  out|    1|   ap_memory|                            arr_4_Q_3|         array|
|arr_4_Q_3_we0       |  out|    1|   ap_memory|                            arr_4_Q_3|         array|
|arr_4_Q_3_d0        |  out|   27|   ap_memory|                            arr_4_Q_3|         array|
|arr_4_I_4_address0  |  out|    4|   ap_memory|                            arr_4_I_4|         array|
|arr_4_I_4_ce0       |  out|    1|   ap_memory|                            arr_4_I_4|         array|
|arr_4_I_4_we0       |  out|    1|   ap_memory|                            arr_4_I_4|         array|
|arr_4_I_4_d0        |  out|   27|   ap_memory|                            arr_4_I_4|         array|
|arr_4_Q_4_address0  |  out|    4|   ap_memory|                            arr_4_Q_4|         array|
|arr_4_Q_4_ce0       |  out|    1|   ap_memory|                            arr_4_Q_4|         array|
|arr_4_Q_4_we0       |  out|    1|   ap_memory|                            arr_4_Q_4|         array|
|arr_4_Q_4_d0        |  out|   27|   ap_memory|                            arr_4_Q_4|         array|
|arr_4_I_5_address0  |  out|    4|   ap_memory|                            arr_4_I_5|         array|
|arr_4_I_5_ce0       |  out|    1|   ap_memory|                            arr_4_I_5|         array|
|arr_4_I_5_we0       |  out|    1|   ap_memory|                            arr_4_I_5|         array|
|arr_4_I_5_d0        |  out|   27|   ap_memory|                            arr_4_I_5|         array|
|arr_4_Q_5_address0  |  out|    4|   ap_memory|                            arr_4_Q_5|         array|
|arr_4_Q_5_ce0       |  out|    1|   ap_memory|                            arr_4_Q_5|         array|
|arr_4_Q_5_we0       |  out|    1|   ap_memory|                            arr_4_Q_5|         array|
|arr_4_Q_5_d0        |  out|   27|   ap_memory|                            arr_4_Q_5|         array|
|arr_4_I_6_address0  |  out|    4|   ap_memory|                            arr_4_I_6|         array|
|arr_4_I_6_ce0       |  out|    1|   ap_memory|                            arr_4_I_6|         array|
|arr_4_I_6_we0       |  out|    1|   ap_memory|                            arr_4_I_6|         array|
|arr_4_I_6_d0        |  out|   27|   ap_memory|                            arr_4_I_6|         array|
|arr_4_Q_6_address0  |  out|    4|   ap_memory|                            arr_4_Q_6|         array|
|arr_4_Q_6_ce0       |  out|    1|   ap_memory|                            arr_4_Q_6|         array|
|arr_4_Q_6_we0       |  out|    1|   ap_memory|                            arr_4_Q_6|         array|
|arr_4_Q_6_d0        |  out|   27|   ap_memory|                            arr_4_Q_6|         array|
|arr_4_I_7_address0  |  out|    4|   ap_memory|                            arr_4_I_7|         array|
|arr_4_I_7_ce0       |  out|    1|   ap_memory|                            arr_4_I_7|         array|
|arr_4_I_7_we0       |  out|    1|   ap_memory|                            arr_4_I_7|         array|
|arr_4_I_7_d0        |  out|   27|   ap_memory|                            arr_4_I_7|         array|
|arr_4_Q_7_address0  |  out|    4|   ap_memory|                            arr_4_Q_7|         array|
|arr_4_Q_7_ce0       |  out|    1|   ap_memory|                            arr_4_Q_7|         array|
|arr_4_Q_7_we0       |  out|    1|   ap_memory|                            arr_4_Q_7|         array|
|arr_4_Q_7_d0        |  out|   27|   ap_memory|                            arr_4_Q_7|         array|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

