{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 01:20:50 2016 " "Info: Processing started: Tue Oct 25 01:20:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|rs_trigger:inst59\|inst " "Warning: Node \"control:inst\|rs_trigger:inst59\|inst\" is a latch" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "control:inst\|rs_trigger:inst57\|inst " "Warning: Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "main_clock " "Info: Assuming node \"main_clock\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst62~0 " "Info: Detected gated clock \"control:inst\|inst62~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst31~0 " "Info: Detected gated clock \"control:inst\|inst31~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst76~0 " "Info: Detected gated clock \"control:inst\|inst76~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 760 -312 -248 808 "inst76" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst31~1 " "Info: Detected gated clock \"control:inst\|inst31~1\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|DCaGen:inst19\|74154:inst6\|24~0 " "Info: Detected gated clock \"control:inst\|DCaGen:inst19\|74154:inst6\|24~0\" as buffer" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 936 720 784 1040 "24" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74154:inst6\|24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst79 " "Info: Detected gated clock \"control:inst\|inst79\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|DCaGen:inst19\|74154:inst6\|32~0 " "Info: Detected gated clock \"control:inst\|DCaGen:inst19\|74154:inst6\|32~0\" as buffer" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74154:inst6\|32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|rs_trigger:inst57\|inst " "Info: Detected gated clock \"control:inst\|rs_trigger:inst57\|inst\" as buffer" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|rs_trigger:inst57\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|inst16 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|inst16\" as buffer" {  } { { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "main_clock register control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\] memory memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg3 46.7 MHz 21.412 ns Internal " "Info: Clock \"main_clock\" has Internal fmax of 46.7 MHz between source register \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\]\" and destination memory \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg3\" (period= 21.412 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.600 ns + Longest register memory " "Info: + Longest register to memory delay is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\] 1 REG LCFF_X17_Y12_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.053 ns) 0.588 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[3\]~2 2 COMB LCCOMB_X17_Y11_N16 3 " "Info: 2: + IC(0.535 ns) + CELL(0.053 ns) = 0.588 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[3\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.053 ns) 0.936 ns memory:inst1\|gdfx_temp1\[3\]~3 3 COMB LCCOMB_X18_Y11_N26 3 " "Info: 3: + IC(0.295 ns) + CELL(0.053 ns) = 0.936 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 3; COMB Node = 'memory:inst1\|gdfx_temp1\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.348 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 memory:inst1|gdfx_temp1[3]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.131 ns) 1.600 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg3 4 MEM M512_X16_Y11 8 " "Info: 4: + IC(0.533 ns) + CELL(0.131 ns) = 1.600 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { memory:inst1|gdfx_temp1[3]~3 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.237 ns ( 14.81 % ) " "Info: Total cell delay = 0.237 ns ( 14.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 85.19 % ) " "Info: Total interconnect delay = 1.363 ns ( 85.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 memory:inst1|gdfx_temp1[3]~3 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 {} memory:inst1|gdfx_temp1[3]~3 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.535ns 0.295ns 0.533ns } { 0.000ns 0.053ns 0.053ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.990 ns - Smallest " "Info: - Smallest clock skew is -8.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 2.306 ns + Shortest memory " "Info: + Shortest clock path from clock \"main_clock\" to destination memory is 2.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.458 ns) 2.306 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M512_X16_Y11 8 " "Info: 3: + IC(0.651 ns) + CELL(0.458 ns) = 2.306 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.90 % ) " "Info: Total cell delay = 1.312 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 43.10 % ) " "Info: Total interconnect delay = 0.994 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 11.296 ns - Longest register " "Info: - Longest clock path from clock \"main_clock\" to source register is 11.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.712 ns) 2.996 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X6_Y15_N15 10 " "Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.712 ns) 4.047 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X5_Y15_N15 6 " "Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.228 ns) 4.530 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X5_Y15_N30 8 " "Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.575 ns) 5.105 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X6_Y15_N0 13 " "Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X6_Y15_N0 " "Info: Loc. = LCCOMB_X6_Y15_N0; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.228 ns) 6.567 ns control:inst\|inst31~0 6 COMB LCCOMB_X17_Y11_N8 3 " "Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.225 ns) 7.025 ns control:inst\|inst31~1 7 COMB LCCOMB_X17_Y11_N22 3 " "Info: 7: + IC(0.233 ns) + CELL(0.225 ns) = 7.025 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 3; COMB Node = 'control:inst\|inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { control:inst|inst31~0 control:inst|inst31~1 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.225 ns) 7.463 ns control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 8 REG LCCOMB_X17_Y11_N12 10 " "Info: 8: + IC(0.213 ns) + CELL(0.225 ns) = 7.463 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 10; REG Node = 'control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.228 ns) 9.008 ns control:inst\|inst79 9 COMB LCCOMB_X6_Y15_N28 1 " "Info: 9: + IC(1.317 ns) + CELL(0.228 ns) = 9.008 ns; Loc. = LCCOMB_X6_Y15_N28; Fanout = 1; COMB Node = 'control:inst\|inst79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.000 ns) 10.027 ns control:inst\|inst79~clkctrl 10 COMB CLKCTRL_G0 6 " "Info: 10: + IC(1.019 ns) + CELL(0.000 ns) = 10.027 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'control:inst\|inst79~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { control:inst|inst79 control:inst|inst79~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 11.296 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\] 11 REG LCFF_X17_Y12_N23 4 " "Info: 11: + IC(0.651 ns) + CELL(0.618 ns) = 11.296 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.605 ns ( 40.77 % ) " "Info: Total cell delay = 4.605 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.691 ns ( 59.23 % ) " "Info: Total interconnect delay = 6.691 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.296 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.296 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.233ns 0.213ns 1.317ns 1.019ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.225ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.296 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.296 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.233ns 0.213ns 1.317ns 1.019ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.225ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 memory:inst1|gdfx_temp1[3]~3 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 {} memory:inst1|gdfx_temp1[3]~3 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.535ns 0.295ns 0.533ns } { 0.000ns 0.053ns 0.053ns 0.131ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.296 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.296 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.233ns 0.213ns 1.317ns 1.019ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.225ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "main_clock 141 " "Warning: Circuit may not operate. Detected 141 non-operational path(s) clocked by clock \"main_clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] main_clock 6.275 ns " "Info: Found hold time violation between source  pin or register \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]\" and destination pin or register \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" for clock \"main_clock\" (Hold time is 6.275 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.438 ns + Largest " "Info: + Largest clock skew is 7.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 9.701 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to destination register is 9.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.712 ns) 2.996 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X6_Y15_N15 10 " "Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.712 ns) 4.047 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X5_Y15_N15 6 " "Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.228 ns) 4.530 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X5_Y15_N30 8 " "Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.575 ns) 5.105 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X6_Y15_N0 13 " "Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X6_Y15_N0 " "Info: Loc. = LCCOMB_X6_Y15_N0; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.228 ns) 6.567 ns control:inst\|inst31~0 6 COMB LCCOMB_X17_Y11_N8 3 " "Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.225 ns) 7.022 ns control:inst\|inst62~0 7 COMB LCCOMB_X17_Y11_N30 2 " "Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 7.022 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 2; COMB Node = 'control:inst\|inst62~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { control:inst|inst31~0 control:inst|inst62~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.000 ns) 8.726 ns control:inst\|inst62~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(1.704 ns) + CELL(0.000 ns) = 8.726 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst\|inst62~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { control:inst|inst62~0 control:inst|inst62~0clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.053 ns) 9.701 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 9 REG LCCOMB_X19_Y12_N14 2 " "Info: 9: + IC(0.922 ns) + CELL(0.053 ns) = 9.701 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.587 ns ( 36.98 % ) " "Info: Total cell delay = 3.587 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.114 ns ( 63.02 % ) " "Info: Total interconnect delay = 6.114 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.701 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.701 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.230ns 1.704ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 2.263 ns - Shortest memory " "Info: - Shortest clock path from clock \"main_clock\" to source memory is 2.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.413 ns) 2.263 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] 3 MEM M512_X16_Y12 1 " "Info: 3: + IC(0.653 ns) + CELL(0.413 ns) = 2.263 ns; Loc. = M512_X16_Y12; Fanout = 1; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.99 % ) " "Info: Total cell delay = 1.267 ns ( 55.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 44.01 % ) " "Info: Total interconnect delay = 0.996 ns ( 44.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.263 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.701 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.701 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.230ns 1.704ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.263 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.023 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] 1 MEM M512_X16_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y12; Fanout = 1; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.053 ns) 0.578 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5 2 COMB LCCOMB_X19_Y12_N12 4 " "Info: 2: + IC(0.460 ns) + CELL(0.053 ns) = 0.578 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 4; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 1.023 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 3 REG LCCOMB_X19_Y12_N14 2 " "Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 1.023 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.343 ns ( 33.53 % ) " "Info: Total cell delay = 0.343 ns ( 33.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 66.47 % ) " "Info: Total interconnect delay = 0.680 ns ( 66.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.023 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} memory:inst1|lpm_ram_io:inst2|datatri[2]~5 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.460ns 0.220ns } { 0.065ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.701 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.701 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.230ns 1.704ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.263 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.023 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} memory:inst1|lpm_ram_io:inst2|datatri[2]~5 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.460ns 0.220ns } { 0.065ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_datain_reg4 main_clock main_clock 3.603 ns memory " "Info: tsu for memory \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_datain_reg4\" (data pin = \"main_clock\", clock pin = \"main_clock\") is 3.603 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.888 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.225 ns) 2.368 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 2 COMB LCCOMB_X5_Y15_N30 8 " "Info: 2: + IC(1.289 ns) + CELL(0.225 ns) = 2.368 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.575 ns) 2.943 ns control:inst\|rs_trigger:inst57\|inst 3 COMB LOOP LCCOMB_X6_Y15_N0 13 " "Info: 3: + IC(0.000 ns) + CELL(0.575 ns) = 2.943 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X6_Y15_N0 " "Info: Loc. = LCCOMB_X6_Y15_N0; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.346 ns) 4.806 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[4\]~3 4 COMB LCCOMB_X19_Y12_N24 2 " "Info: 4: + IC(1.517 ns) + CELL(0.346 ns) = 4.806 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[4]~3 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.134 ns) 5.888 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_datain_reg4 5 MEM M512_X16_Y11 1 " "Info: 5: + IC(0.948 ns) + CELL(0.134 ns) = 5.888 ns; Loc. = M512_X16_Y11; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { memory:inst1|lpm_ram_io:inst2|datatri[4]~3 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 36.24 % ) " "Info: Total cell delay = 2.134 ns ( 36.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.754 ns ( 63.76 % ) " "Info: Total interconnect delay = 3.754 ns ( 63.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[4]~3 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[4]~3 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 1.289ns 0.000ns 1.517ns 0.948ns } { 0.000ns 0.854ns 0.225ns 0.575ns 0.346ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 2.307 ns - Shortest memory " "Info: - Shortest clock path from clock \"main_clock\" to destination memory is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.459 ns) 2.307 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M512_X16_Y11 1 " "Info: 3: + IC(0.651 ns) + CELL(0.459 ns) = 2.307 ns; Loc. = M512_X16_Y11; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.91 % ) " "Info: Total cell delay = 1.313 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 43.09 % ) " "Info: Total interconnect delay = 0.994 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[4]~3 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[4]~3 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 1.289ns 0.000ns 1.517ns 0.948ns } { 0.000ns 0.854ns 0.225ns 0.575ns 0.346ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "main_clock adress_bus\[3\] control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\] 16.044 ns register " "Info: tco from clock \"main_clock\" to destination pin \"adress_bus\[3\]\" through register \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\]\" is 16.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 11.296 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to source register is 11.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.712 ns) 2.996 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X6_Y15_N15 10 " "Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.712 ns) 4.047 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X5_Y15_N15 6 " "Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.228 ns) 4.530 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X5_Y15_N30 8 " "Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.575 ns) 5.105 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X6_Y15_N0 13 " "Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X6_Y15_N0 " "Info: Loc. = LCCOMB_X6_Y15_N0; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.228 ns) 6.567 ns control:inst\|inst31~0 6 COMB LCCOMB_X17_Y11_N8 3 " "Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.225 ns) 7.025 ns control:inst\|inst31~1 7 COMB LCCOMB_X17_Y11_N22 3 " "Info: 7: + IC(0.233 ns) + CELL(0.225 ns) = 7.025 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 3; COMB Node = 'control:inst\|inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { control:inst|inst31~0 control:inst|inst31~1 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.225 ns) 7.463 ns control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 8 REG LCCOMB_X17_Y11_N12 10 " "Info: 8: + IC(0.213 ns) + CELL(0.225 ns) = 7.463 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 10; REG Node = 'control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.228 ns) 9.008 ns control:inst\|inst79 9 COMB LCCOMB_X6_Y15_N28 1 " "Info: 9: + IC(1.317 ns) + CELL(0.228 ns) = 9.008 ns; Loc. = LCCOMB_X6_Y15_N28; Fanout = 1; COMB Node = 'control:inst\|inst79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.000 ns) 10.027 ns control:inst\|inst79~clkctrl 10 COMB CLKCTRL_G0 6 " "Info: 10: + IC(1.019 ns) + CELL(0.000 ns) = 10.027 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'control:inst\|inst79~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { control:inst|inst79 control:inst|inst79~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 11.296 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\] 11 REG LCFF_X17_Y12_N23 4 " "Info: 11: + IC(0.651 ns) + CELL(0.618 ns) = 11.296 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.605 ns ( 40.77 % ) " "Info: Total cell delay = 4.605 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.691 ns ( 59.23 % ) " "Info: Total interconnect delay = 6.691 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.296 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.296 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.233ns 0.213ns 1.317ns 1.019ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.225ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.654 ns + Longest register pin " "Info: + Longest register to pin delay is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\] 1 REG LCFF_X17_Y12_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.053 ns) 0.588 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[3\]~2 2 COMB LCCOMB_X17_Y11_N16 3 " "Info: 2: + IC(0.535 ns) + CELL(0.053 ns) = 0.588 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[3\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(2.144 ns) 4.654 ns adress_bus\[3\] 3 PIN PIN_L21 0 " "Info: 3: + IC(1.922 ns) + CELL(2.144 ns) = 4.654 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'adress_bus\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 adress_bus[3] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 47.21 % ) " "Info: Total cell delay = 2.197 ns ( 47.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.457 ns ( 52.79 % ) " "Info: Total interconnect delay = 2.457 ns ( 52.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 adress_bus[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 {} adress_bus[3] {} } { 0.000ns 0.535ns 1.922ns } { 0.000ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.296 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.296 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.233ns 0.213ns 1.317ns 1.019ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.225ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 adress_bus[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 {} adress_bus[3] {} } { 0.000ns 0.535ns 1.922ns } { 0.000ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "main_clock data_bus\[0\] 8.674 ns Longest " "Info: Longest tpd from source pin \"main_clock\" to destination pin \"data_bus\[0\]\" is 8.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.225 ns) 2.368 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 2 COMB LCCOMB_X5_Y15_N30 8 " "Info: 2: + IC(1.289 ns) + CELL(0.225 ns) = 2.368 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.575 ns) 2.943 ns control:inst\|rs_trigger:inst57\|inst 3 COMB LOOP LCCOMB_X6_Y15_N0 13 " "Info: 3: + IC(0.000 ns) + CELL(0.575 ns) = 2.943 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X6_Y15_N0 " "Info: Loc. = LCCOMB_X6_Y15_N0; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.228 ns) 4.662 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7 4 COMB LCCOMB_X19_Y12_N6 5 " "Info: 4: + IC(1.491 ns) + CELL(0.228 ns) = 4.662 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 5; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.040 ns) + CELL(1.972 ns) 8.674 ns data_bus\[0\] 5 PIN PIN_C19 0 " "Info: 5: + IC(2.040 ns) + CELL(1.972 ns) = 8.674 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'data_bus\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { memory:inst1|lpm_ram_io:inst2|datatri[0]~7 data_bus[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.854 ns ( 44.43 % ) " "Info: Total cell delay = 3.854 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.820 ns ( 55.57 % ) " "Info: Total interconnect delay = 4.820 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.674 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 data_bus[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.674 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[0]~7 {} data_bus[0] {} } { 0.000ns 0.000ns 1.289ns 0.000ns 1.491ns 2.040ns } { 0.000ns 0.854ns 0.225ns 0.575ns 0.228ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] main_clock main_clock 5.992 ns register " "Info: th for register \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]\" (data pin = \"main_clock\", clock pin = \"main_clock\") is 5.992 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 9.696 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to destination register is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.712 ns) 2.996 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X6_Y15_N15 10 " "Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.712 ns) 4.047 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X5_Y15_N15 6 " "Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.228 ns) 4.530 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X5_Y15_N30 8 " "Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.575 ns) 5.105 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X6_Y15_N0 13 " "Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X6_Y15_N0 " "Info: Loc. = LCCOMB_X6_Y15_N0; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.228 ns) 6.567 ns control:inst\|inst31~0 6 COMB LCCOMB_X17_Y11_N8 3 " "Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.225 ns) 7.022 ns control:inst\|inst62~0 7 COMB LCCOMB_X17_Y11_N30 2 " "Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 7.022 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 2; COMB Node = 'control:inst\|inst62~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { control:inst|inst31~0 control:inst|inst62~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.000 ns) 8.726 ns control:inst\|inst62~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(1.704 ns) + CELL(0.000 ns) = 8.726 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst\|inst62~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { control:inst|inst62~0 control:inst|inst62~0clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 9.696 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] 9 REG LCCOMB_X6_Y15_N24 2 " "Info: 9: + IC(0.917 ns) + CELL(0.053 ns) = 9.696 ns; Loc. = LCCOMB_X6_Y15_N24; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.587 ns ( 36.99 % ) " "Info: Total cell delay = 3.587 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.109 ns ( 63.01 % ) " "Info: Total interconnect delay = 6.109 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.230ns 1.704ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.704 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.225 ns) 2.368 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 2 COMB LCCOMB_X5_Y15_N30 8 " "Info: 2: + IC(1.289 ns) + CELL(0.225 ns) = 2.368 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.575 ns) 2.943 ns control:inst\|rs_trigger:inst57\|inst 3 COMB LOOP LCCOMB_X6_Y15_N0 13 " "Info: 3: + IC(0.000 ns) + CELL(0.575 ns) = 2.943 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X6_Y15_N0 " "Info: Loc. = LCCOMB_X6_Y15_N0; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.221 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[3\]~4 4 COMB LCCOMB_X6_Y15_N26 4 " "Info: 4: + IC(0.225 ns) + CELL(0.053 ns) = 3.221 ns; Loc. = LCCOMB_X6_Y15_N26; Fanout = 4; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[3]~4 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.228 ns) 3.704 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] 5 REG LCCOMB_X6_Y15_N24 2 " "Info: 5: + IC(0.255 ns) + CELL(0.228 ns) = 3.704 ns; Loc. = LCCOMB_X6_Y15_N24; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { memory:inst1|lpm_ram_io:inst2|datatri[3]~4 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 52.24 % ) " "Info: Total cell delay = 1.935 ns ( 52.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.769 ns ( 47.76 % ) " "Info: Total interconnect delay = 1.769 ns ( 47.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[3]~4 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.704 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[3]~4 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.289ns 0.000ns 0.225ns 0.255ns } { 0.000ns 0.854ns 0.225ns 0.575ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.430ns 0.339ns 0.255ns 0.000ns 1.234ns 0.230ns 1.704ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.228ns 0.575ns 0.228ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[3]~4 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.704 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[3]~4 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.289ns 0.000ns 0.225ns 0.255ns } { 0.000ns 0.854ns 0.225ns 0.575ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 01:20:51 2016 " "Info: Processing ended: Tue Oct 25 01:20:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
