Analysis & Synthesis report for cnn
Fri Jun 20 00:50:04 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cnn|fc_layer:fc2|state
 12. State Machine - |cnn|fc_layer:fc1|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_eup1:auto_generated
 20. Source assignments for conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component|altsyncram_llp1:auto_generated
 21. Source assignments for conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated
 22. Source assignments for conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated
 23. Source assignments for fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated
 24. Source assignments for fc1b:bias_fc1_rom|altsyncram:altsyncram_component|altsyncram_lj12:auto_generated
 25. Source assignments for fc2w:weight_fc2_rom|altsyncram:altsyncram_component|altsyncram_8322:auto_generated
 26. Source assignments for fc2b:bias_fc2_rom|altsyncram:altsyncram_component|altsyncram_cj12:auto_generated
 27. Source assignments for fc_layer:fc2|altsyncram:data_buf_rtl_0|altsyncram_g0n1:auto_generated
 28. Source assignments for altsyncram:flatten_buf_rtl_0|altsyncram_29n1:auto_generated
 29. Source assignments for fc_layer:fc1|altsyncram:data_buf_rtl_0|altsyncram_29n1:auto_generated
 30. Parameter Settings for User Entity Instance: Top-level Entity: |cnn
 31. Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1
 32. Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|sliding_window_3x3:slider
 33. Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|conv3x3_core:core
 36. Parameter Settings for User Entity Instance: relu:relu1
 37. Parameter Settings for User Entity Instance: maxpool2x2:pool1
 38. Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2
 39. Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider
 40. Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|conv3x3_core:core
 43. Parameter Settings for User Entity Instance: relu:relu2
 44. Parameter Settings for User Entity Instance: maxpool2x2:pool2
 45. Parameter Settings for User Entity Instance: fc1w:weight_fc1_rom|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: fc1b:bias_fc1_rom|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: fc_layer:fc1
 48. Parameter Settings for User Entity Instance: fc2w:weight_fc2_rom|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: fc2b:bias_fc2_rom|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: fc_layer:fc2
 51. Parameter Settings for Inferred Entity Instance: fc_layer:fc2|altsyncram:data_buf_rtl_0
 52. Parameter Settings for Inferred Entity Instance: altsyncram:flatten_buf_rtl_0
 53. Parameter Settings for Inferred Entity Instance: fc_layer:fc1|altsyncram:data_buf_rtl_0
 54. Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1
 55. Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod0
 56. Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1
 57. Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod0
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "fc_layer:fc2"
 60. Port Connectivity Checks: "fc2b:bias_fc2_rom"
 61. Port Connectivity Checks: "fc2w:weight_fc2_rom"
 62. Port Connectivity Checks: "fc_layer:fc1"
 63. Port Connectivity Checks: "fc1b:bias_fc1_rom"
 64. Port Connectivity Checks: "fc1w:weight_fc1_rom"
 65. Port Connectivity Checks: "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2"
 66. Port Connectivity Checks: "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst"
 67. Port Connectivity Checks: "conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1"
 68. Port Connectivity Checks: "conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 20 00:50:03 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; cnn                                         ;
; Top-level Entity Name           ; cnn                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5095                                        ;
; Total pins                      ; 16                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 567,936                                     ;
; Total DSP Blocks                ; 19                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; cnn                ; cnn                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.96        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.9%      ;
;     Processor 3            ;  31.9%      ;
;     Processor 4            ;  31.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; ../Conv3x3/maxpool2x2/maxpool2x2.v                         ; yes             ; User Verilog HDL File                  ; D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v                                       ;         ;
; ../Conv3x3/fc_layer/fc_layer.v                             ; yes             ; User Verilog HDL File                  ; D:/Uni/Conv3x3/fc_layer/fc_layer.v                                           ;         ;
; ../Conv3x3/relu/relu.v                                     ; yes             ; User Verilog HDL File                  ; D:/Uni/Conv3x3/relu/relu.v                                                   ;         ;
; ../Conv3x3/conv3x3_core/conv3x3_core.v                     ; yes             ; User Verilog HDL File                  ; D:/Uni/Conv3x3/conv3x3_core/conv3x3_core.v                                   ;         ;
; ../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v     ; yes             ; User Verilog HDL File                  ; D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v                   ;         ;
; ../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v ; yes             ; User Verilog HDL File                  ; D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v               ;         ;
; cnn.v                                                      ; yes             ; User Verilog HDL File                  ; D:/Uni/FYP/cnn.v                                                             ;         ;
; conv1w.v                                                   ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/conv1w.v                                                          ;         ;
; conv1b.v                                                   ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/conv1b.v                                                          ;         ;
; conv3x3_time_multiplex2.v                                  ; yes             ; User Verilog HDL File                  ; D:/Uni/FYP/conv3x3_time_multiplex2.v                                         ;         ;
; conv2b.v                                                   ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/conv2b.v                                                          ;         ;
; conv2w.v                                                   ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/conv2w.v                                                          ;         ;
; fc1w.v                                                     ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/fc1w.v                                                            ;         ;
; fc1b.v                                                     ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/fc1b.v                                                            ;         ;
; fc2b.v                                                     ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/fc2b.v                                                            ;         ;
; fc2w.v                                                     ; yes             ; User Wizard-Generated File             ; D:/Uni/FYP/fc2w.v                                                            ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_eup1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_eup1.tdf                                            ;         ;
; mif_weights/conv2d_6_kernel_0.mif                          ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/conv2d_6_kernel_0.mif                                 ;         ;
; db/altsyncram_llp1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_llp1.tdf                                            ;         ;
; mif_weights/conv2d_6_bias_0.mif                            ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/conv2d_6_bias_0.mif                                   ;         ;
; db/altsyncram_e3q1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_e3q1.tdf                                            ;         ;
; mif_weights/conv2d_7_kernel_0.mif                          ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/conv2d_7_kernel_0.mif                                 ;         ;
; db/decode_8la.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/decode_8la.tdf                                                 ;         ;
; db/decode_11a.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/decode_11a.tdf                                                 ;         ;
; db/mux_ofb.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/mux_ofb.tdf                                                    ;         ;
; db/altsyncram_7732.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_7732.tdf                                            ;         ;
; ./mif_weights/conv2d_7_bias_0.mif                          ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/conv2d_7_bias_0.mif                                   ;         ;
; db/decode_5la.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/decode_5la.tdf                                                 ;         ;
; db/decode_u0a.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/decode_u0a.tdf                                                 ;         ;
; db/mux_lfb.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/mux_lfb.tdf                                                    ;         ;
; db/altsyncram_n722.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_n722.tdf                                            ;         ;
; ./mif_weights/dense_6_kernel_0.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif                                  ;         ;
; db/decode_dla.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/decode_dla.tdf                                                 ;         ;
; db/decode_61a.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/decode_61a.tdf                                                 ;         ;
; db/mux_tfb.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/mux_tfb.tdf                                                    ;         ;
; db/altsyncram_lj12.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_lj12.tdf                                            ;         ;
; ./mif_weights/dense_6_bias_0.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/dense_6_bias_0.mif                                    ;         ;
; db/altsyncram_8322.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_8322.tdf                                            ;         ;
; ./mif_weights/dense_7_kernel_0.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/dense_7_kernel_0.mif                                  ;         ;
; db/altsyncram_cj12.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_cj12.tdf                                            ;         ;
; ./mif_weights/dense_7_bias_0.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Uni/FYP/mif_weights/dense_7_bias_0.mif                                    ;         ;
; db/altsyncram_g0n1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_g0n1.tdf                                            ;         ;
; db/altsyncram_29n1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/altsyncram_29n1.tdf                                            ;         ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_m3m.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/lpm_divide_m3m.tdf                                             ;         ;
; db/sign_div_unsign_plh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/sign_div_unsign_plh.tdf                                        ;         ;
; db/alt_u_div_ove.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/alt_u_div_ove.tdf                                              ;         ;
; db/lpm_divide_l3m.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/lpm_divide_l3m.tdf                                             ;         ;
; db/sign_div_unsign_olh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/sign_div_unsign_olh.tdf                                        ;         ;
; db/alt_u_div_mve.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/Uni/FYP/db/alt_u_div_mve.tdf                                              ;         ;
+------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 11349     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 11700     ;
;     -- 7 input functions                    ; 19        ;
;     -- 6 input functions                    ; 9122      ;
;     -- 5 input functions                    ; 753       ;
;     -- 4 input functions                    ; 631       ;
;     -- <=3 input functions                  ; 1175      ;
;                                             ;           ;
; Dedicated logic registers                   ; 5095      ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 567936    ;
;                                             ;           ;
; Total DSP Blocks                            ; 19        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 5239      ;
; Total fan-out                               ; 89330     ;
; Average fan-out                             ; 5.26      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name             ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |cnn                                         ; 11700 (9542)        ; 5095 (80)                 ; 567936            ; 19         ; 16   ; 0            ; |cnn                                                                                                                                                         ; cnn                     ; work         ;
;    |altsyncram:flatten_buf_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 12800             ; 0          ; 0    ; 0            ; |cnn|altsyncram:flatten_buf_rtl_0                                                                                                                            ; altsyncram              ; work         ;
;       |altsyncram_29n1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 12800             ; 0          ; 0    ; 0            ; |cnn|altsyncram:flatten_buf_rtl_0|altsyncram_29n1:auto_generated                                                                                             ; altsyncram_29n1         ; work         ;
;    |conv3x3_time_multiplex2:conv2|           ; 348 (47)            ; 442 (161)                 ; 4352              ; 8          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2                                                                                                                           ; conv3x3_time_multiplex2 ; work         ;
;       |conv2b:bias_rom_inst2|                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2                                                                                                     ; conv2b                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component                                                                     ; altsyncram              ; work         ;
;             |altsyncram_7732:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated                                      ; altsyncram_7732         ; work         ;
;       |conv2w:weight_rom_inst|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst                                                                                                    ; conv2w                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component                                                                    ; altsyncram              ; work         ;
;             |altsyncram_e3q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated                                     ; altsyncram_e3q1         ; work         ;
;       |conv3x3_core:core|                    ; 10 (10)             ; 17 (17)                   ; 0                 ; 8          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|conv3x3_core:core                                                                                                         ; conv3x3_core            ; work         ;
;       |sliding_window_3x3:slider|            ; 291 (199)           ; 264 (264)                 ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider                                                                                                 ; sliding_window_3x3      ; work         ;
;          |lpm_divide:Mod0|                   ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod0                                                                                 ; lpm_divide              ; work         ;
;             |lpm_divide_l3m:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod0|lpm_divide_l3m:auto_generated                                                   ; lpm_divide_l3m          ; work         ;
;                |sign_div_unsign_olh:divider| ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh     ; work         ;
;                   |alt_u_div_mve:divider|    ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve           ; work         ;
;          |lpm_divide:Mod1|                   ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1                                                                                 ; lpm_divide              ; work         ;
;             |lpm_divide_l3m:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1|lpm_divide_l3m:auto_generated                                                   ; lpm_divide_l3m          ; work         ;
;                |sign_div_unsign_olh:divider| ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh     ; work         ;
;                   |alt_u_div_mve:divider|    ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve           ; work         ;
;    |conv3x3_time_multiplex:conv1|            ; 675 (56)            ; 729 (170)                 ; 4352              ; 8          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1                                                                                                                            ; conv3x3_time_multiplex  ; work         ;
;       |conv1b:bias_rom_inst1|                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1                                                                                                      ; conv1b                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component                                                                      ; altsyncram              ; work         ;
;             |altsyncram_llp1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component|altsyncram_llp1:auto_generated                                       ; altsyncram_llp1         ; work         ;
;       |conv1w:weight_rom_inst|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst                                                                                                     ; conv1w                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component                                                                     ; altsyncram              ; work         ;
;             |altsyncram_eup1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_eup1:auto_generated                                      ; altsyncram_eup1         ; work         ;
;       |conv3x3_core:core|                    ; 10 (10)             ; 17 (17)                   ; 0                 ; 8          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|conv3x3_core:core                                                                                                          ; conv3x3_core            ; work         ;
;       |sliding_window_3x3:slider|            ; 609 (487)           ; 542 (542)                 ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider                                                                                                  ; sliding_window_3x3      ; work         ;
;          |lpm_divide:Mod0|                   ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod0                                                                                  ; lpm_divide              ; work         ;
;             |lpm_divide_m3m:auto_generated|  ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                    ; lpm_divide_m3m          ; work         ;
;                |sign_div_unsign_plh:divider| ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh     ; work         ;
;                   |alt_u_div_ove:divider|    ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove           ; work         ;
;          |lpm_divide:Mod1|                   ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1                                                                                  ; lpm_divide              ; work         ;
;             |lpm_divide_m3m:auto_generated|  ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1|lpm_divide_m3m:auto_generated                                                    ; lpm_divide_m3m          ; work         ;
;                |sign_div_unsign_plh:divider| ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh     ; work         ;
;                   |alt_u_div_ove:divider|    ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove           ; work         ;
;    |fc1b:bias_fc1_rom|                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cnn|fc1b:bias_fc1_rom                                                                                                                                       ; fc1b                    ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cnn|fc1b:bias_fc1_rom|altsyncram:altsyncram_component                                                                                                       ; altsyncram              ; work         ;
;          |altsyncram_lj12:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cnn|fc1b:bias_fc1_rom|altsyncram:altsyncram_component|altsyncram_lj12:auto_generated                                                                        ; altsyncram_lj12         ; work         ;
;    |fc1w:weight_fc1_rom|                     ; 32 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |cnn|fc1w:weight_fc1_rom                                                                                                                                     ; fc1w                    ; work         ;
;       |altsyncram:altsyncram_component|      ; 32 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |cnn|fc1w:weight_fc1_rom|altsyncram:altsyncram_component                                                                                                     ; altsyncram              ; work         ;
;          |altsyncram_n722:auto_generated|    ; 32 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |cnn|fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated                                                                      ; altsyncram_n722         ; work         ;
;             |decode_61a:rden_decode_b|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|decode_61a:rden_decode_b                                             ; decode_61a              ; work         ;
;             |mux_tfb:mux3|                   ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|mux_tfb:mux3                                                         ; mux_tfb                 ; work         ;
;    |fc2b:bias_fc2_rom|                       ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |cnn|fc2b:bias_fc2_rom                                                                                                                                       ; fc2b                    ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |cnn|fc2b:bias_fc2_rom|altsyncram:altsyncram_component                                                                                                       ; altsyncram              ; work         ;
;          |altsyncram_cj12:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |cnn|fc2b:bias_fc2_rom|altsyncram:altsyncram_component|altsyncram_cj12:auto_generated                                                                        ; altsyncram_cj12         ; work         ;
;    |fc2w:weight_fc2_rom|                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |cnn|fc2w:weight_fc2_rom                                                                                                                                     ; fc2w                    ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |cnn|fc2w:weight_fc2_rom|altsyncram:altsyncram_component                                                                                                     ; altsyncram              ; work         ;
;          |altsyncram_8322:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |cnn|fc2w:weight_fc2_rom|altsyncram:altsyncram_component|altsyncram_8322:auto_generated                                                                      ; altsyncram_8322         ; work         ;
;    |fc_layer:fc1|                            ; 335 (335)           ; 1649 (1649)               ; 12800             ; 2          ; 0    ; 0            ; |cnn|fc_layer:fc1                                                                                                                                            ; fc_layer                ; work         ;
;       |altsyncram:data_buf_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 12800             ; 0          ; 0    ; 0            ; |cnn|fc_layer:fc1|altsyncram:data_buf_rtl_0                                                                                                                  ; altsyncram              ; work         ;
;          |altsyncram_29n1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 12800             ; 0          ; 0    ; 0            ; |cnn|fc_layer:fc1|altsyncram:data_buf_rtl_0|altsyncram_29n1:auto_generated                                                                                   ; altsyncram_29n1         ; work         ;
;    |fc_layer:fc2|                            ; 312 (312)           ; 1621 (1621)               ; 512               ; 1          ; 0    ; 0            ; |cnn|fc_layer:fc2                                                                                                                                            ; fc_layer                ; work         ;
;       |altsyncram:data_buf_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cnn|fc_layer:fc2|altsyncram:data_buf_rtl_0                                                                                                                  ; altsyncram              ; work         ;
;          |altsyncram_g0n1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cnn|fc_layer:fc2|altsyncram:data_buf_rtl_0|altsyncram_g0n1:auto_generated                                                                                   ; altsyncram_g0n1         ; work         ;
;    |maxpool2x2:pool1|                        ; 275 (275)           ; 381 (381)                 ; 0                 ; 0          ; 0    ; 0            ; |cnn|maxpool2x2:pool1                                                                                                                                        ; maxpool2x2              ; work         ;
;    |maxpool2x2:pool2|                        ; 165 (165)           ; 171 (171)                 ; 0                 ; 0          ; 0    ; 0            ; |cnn|maxpool2x2:pool2                                                                                                                                        ; maxpool2x2              ; work         ;
;    |relu:relu1|                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|relu:relu1                                                                                                                                              ; relu                    ; work         ;
;    |relu:relu2|                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cnn|relu:relu2                                                                                                                                              ; relu                    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; altsyncram:flatten_buf_rtl_0|altsyncram_29n1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1600         ; 8            ; 1600         ; 8            ; 12800  ; None                                ;
; conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; ./mif_weights/conv2d_7_bias_0.mif   ;
; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; ./mif_weights/conv2d_7_kernel_0.mif ;
; conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component|altsyncram_llp1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 32           ; 8            ; --           ; --           ; 256    ; ./mif_weights/conv2d_6_bias_0.mif   ;
; conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_eup1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096   ; ./mif_weights/conv2d_6_kernel_0.mif ;
; fc1b:bias_fc1_rom|altsyncram:altsyncram_component|altsyncram_lj12:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; ./mif_weights/dense_6_bias_0.mif    ;
; fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; ./mif_weights/dense_6_kernel_0.mif  ;
; fc2b:bias_fc2_rom|altsyncram:altsyncram_component|altsyncram_cj12:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; ./mif_weights/dense_7_bias_0.mif    ;
; fc2w:weight_fc2_rom|altsyncram:altsyncram_component|altsyncram_8322:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; ./mif_weights/dense_7_kernel_0.mif  ;
; fc_layer:fc1|altsyncram:data_buf_rtl_0|altsyncram_29n1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 1600         ; 8            ; 1600         ; 8            ; 12800  ; None                                ;
; fc_layer:fc2|altsyncram:data_buf_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 17          ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 19          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 20          ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|fc1b:bias_fc1_rom                                    ; fc1b.v          ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|fc2b:bias_fc2_rom                                    ; fc2b.v          ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1   ; conv1b.v        ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst  ; conv1w.v        ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2  ; conv2b.v        ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst ; conv2w.v        ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|fc1w:weight_fc1_rom                                  ; fc1w.v          ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cnn|fc2w:weight_fc2_rom                                  ; fc2w.v          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |cnn|fc_layer:fc2|state                                    ;
+------------+------------+-----------+------------+------------+------------+
; Name       ; state.BIAS ; state.MAC ; state.LOAD ; state.IDLE ; state.OUTP ;
+------------+------------+-----------+------------+------------+------------+
; state.IDLE ; 0          ; 0         ; 0          ; 0          ; 0          ;
; state.LOAD ; 0          ; 0         ; 1          ; 1          ; 0          ;
; state.MAC  ; 0          ; 1         ; 0          ; 1          ; 0          ;
; state.BIAS ; 1          ; 0         ; 0          ; 1          ; 0          ;
; state.OUTP ; 0          ; 0         ; 0          ; 1          ; 1          ;
+------------+------------+-----------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |cnn|fc_layer:fc1|state                                    ;
+------------+------------+-----------+------------+------------+------------+
; Name       ; state.BIAS ; state.MAC ; state.LOAD ; state.IDLE ; state.OUTP ;
+------------+------------+-----------+------------+------------+------------+
; state.IDLE ; 0          ; 0         ; 0          ; 0          ; 0          ;
; state.LOAD ; 0          ; 0         ; 1          ; 1          ; 0          ;
; state.MAC  ; 0          ; 1         ; 0          ; 1          ; 0          ;
; state.BIAS ; 1          ; 0         ; 0          ; 1          ; 0          ;
; state.OUTP ; 0          ; 0         ; 0          ; 1          ; 1          ;
+------------+------------+-----------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; relu:relu2|data_out[7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; relu:relu1|data_out[7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][0][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][1][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][2][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][3][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][4][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][5][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][6][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][7][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][8][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][9][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[1][10][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][0][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][1][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][2][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][3][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][4][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][5][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][6][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][7][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][8][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][9][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][10][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][11][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][12][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][13][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][14][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][15][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][16][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][17][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][18][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][19][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][20][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][21][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][22][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][23][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][24][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[1][25][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|weight_addr[9..13]                                                                                         ; Merged with conv3x3_time_multiplex2:conv2|weight_addr[14]                                                                                            ;
; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|address_reg_a[0]     ; Merged with conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|address_reg_a[1]     ;
; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|out_address_reg_a[0] ; Merged with conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|out_address_reg_a[1] ;
; maxpool2x2:pool1|row_cnt[1..7]                                                                                                           ; Lost fanout                                                                                                                                          ;
; maxpool2x2:pool2|row_cnt[1..7]                                                                                                           ; Lost fanout                                                                                                                                          ;
; maxpool2x2:pool2|rowbuf[0][1][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][0][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][3][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][2][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][9][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][10][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][8][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][5][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][4][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][7][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|rowbuf[0][6][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool2|pixel_out[7]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; flatten_buf_rtl_0_bypass[30]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                               ;
; flatten_buf~8                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|weight_addr[14]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|baddr[5]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|address_reg_b[0]      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|out_address_reg_b[0]  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|address_reg_a[1]     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|out_address_reg_a[1] ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][9][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][13][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][25][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][11][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][15][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][8][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][12][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][24][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][10][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][14][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][0][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][20][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][16][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][2][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][18][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][6][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][22][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][4][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][1][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][17][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][5][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][21][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][3][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][19][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][7][7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|rowbuf[0][23][7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; maxpool2x2:pool1|pixel_out[7]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w22[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp22[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|sr0[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[12][7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[11][7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[10][7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[9][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[8][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[7][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[6][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[5][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[4][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[3][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[2][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[1][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[0][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w21[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|sr1[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp21[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w20[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w10[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w11[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp20[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp10[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp11[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w12[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[12][7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[11][7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[10][7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[9][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[8][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[7][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[6][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[5][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[4][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[3][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[2][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[1][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[0][7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp12[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w00[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w01[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w02[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp00[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp01[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; conv3x3_time_multiplex2:conv2|rp02[7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; fc_layer:fc2|state~7                                                                                                                     ; Lost fanout                                                                                                                                          ;
; fc_layer:fc2|state~8                                                                                                                     ; Lost fanout                                                                                                                                          ;
; fc_layer:fc1|state~7                                                                                                                     ; Lost fanout                                                                                                                                          ;
; fc_layer:fc1|state~8                                                                                                                     ; Lost fanout                                                                                                                                          ;
; Total Number of Removed Registers = 157                                                                                                  ;                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                   ;
+------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                   ;
+------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; relu:relu1|data_out[7]                                                 ; Stuck at GND              ; maxpool2x2:pool1|rowbuf[1][0][7], maxpool2x2:pool1|rowbuf[1][1][7],                                                                      ;
;                                                                        ; due to stuck port data_in ; maxpool2x2:pool1|rowbuf[1][2][7], maxpool2x2:pool1|rowbuf[1][3][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][4][7], maxpool2x2:pool1|rowbuf[1][5][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][6][7], maxpool2x2:pool1|rowbuf[1][7][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][8][7], maxpool2x2:pool1|rowbuf[1][9][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][10][7], maxpool2x2:pool1|rowbuf[1][11][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][12][7], maxpool2x2:pool1|rowbuf[1][13][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][14][7], maxpool2x2:pool1|rowbuf[1][15][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][16][7], maxpool2x2:pool1|rowbuf[1][17][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][18][7], maxpool2x2:pool1|rowbuf[1][19][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][20][7], maxpool2x2:pool1|rowbuf[1][21][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][22][7], maxpool2x2:pool1|rowbuf[1][23][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|rowbuf[1][24][7], maxpool2x2:pool1|rowbuf[1][25][7],                                                                    ;
;                                                                        ;                           ; maxpool2x2:pool1|pixel_out[7],                                                                                                           ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w22[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|rp22[7]                                                                                                    ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[12][7] ; Stuck at GND              ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w10[7],                                                                          ;
;                                                                        ; due to stuck port data_in ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w11[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|rp10[7], conv3x3_time_multiplex2:conv2|rp11[7],                                                            ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w12[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[12][7],                                                                  ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[11][7],                                                                  ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[10][7],                                                                  ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[9][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[8][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[7][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[6][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[5][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[4][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[3][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[2][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[1][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[0][7],                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|rp12[7],                                                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w00[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w01[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w02[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|rp00[7], conv3x3_time_multiplex2:conv2|rp01[7],                                                            ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|rp02[7]                                                                                                    ;
; relu:relu2|data_out[7]                                                 ; Stuck at GND              ; maxpool2x2:pool2|rowbuf[1][0][7], maxpool2x2:pool2|rowbuf[1][1][7],                                                                      ;
;                                                                        ; due to stuck port data_in ; maxpool2x2:pool2|rowbuf[1][2][7], maxpool2x2:pool2|rowbuf[1][3][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool2|rowbuf[1][4][7], maxpool2x2:pool2|rowbuf[1][5][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool2|rowbuf[1][6][7], maxpool2x2:pool2|rowbuf[1][7][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool2|rowbuf[1][8][7], maxpool2x2:pool2|rowbuf[1][9][7],                                                                      ;
;                                                                        ;                           ; maxpool2x2:pool2|rowbuf[1][10][7], maxpool2x2:pool2|pixel_out[7],                                                                        ;
;                                                                        ;                           ; flatten_buf_rtl_0_bypass[30], flatten_buf~8                                                                                              ;
; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|sr0[7]         ; Stuck at GND              ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w21[7],                                                                          ;
;                                                                        ; due to stuck port data_in ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|sr1[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|rp21[7],                                                                                                   ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w20[7],                                                                          ;
;                                                                        ;                           ; conv3x3_time_multiplex2:conv2|rp20[7]                                                                                                    ;
; conv3x3_time_multiplex2:conv2|weight_addr[14]                          ; Stuck at GND              ; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|address_reg_a[1],    ;
;                                                                        ; due to stuck port data_in ; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|out_address_reg_a[1] ;
; conv3x3_time_multiplex2:conv2|baddr[5]                                 ; Stuck at GND              ; conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|address_reg_b[0],     ;
;                                                                        ; due to stuck port data_in ; conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|out_address_reg_b[0]  ;
+------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5095  ;
; Number of registers using Synchronous Clear  ; 3959  ;
; Number of registers using Synchronous Load   ; 1583  ;
; Number of registers using Asynchronous Clear ; 650   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4905  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; collecting                             ; 53      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                           ;
+----------------------------------------+-----------------------------+
; Register Name                          ; RAM Name                    ;
+----------------------------------------+-----------------------------+
; flatten_buf_rtl_0_bypass[0]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[1]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[2]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[3]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[4]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[5]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[6]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[7]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[8]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[9]            ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[10]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[11]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[12]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[13]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[14]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[15]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[16]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[17]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[18]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[19]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[20]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[21]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[22]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[23]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[24]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[25]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[26]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[27]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[28]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[29]           ; flatten_buf_rtl_0           ;
; flatten_buf_rtl_0_bypass[30]           ; flatten_buf_rtl_0           ;
; fc_layer:fc2|data_buf_rtl_0_bypass[0]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[1]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[2]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[3]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[4]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[5]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[6]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[7]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[8]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[9]  ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[10] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[11] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[12] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[13] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[14] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[15] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[16] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[17] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[18] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[19] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc2|data_buf_rtl_0_bypass[20] ; fc_layer:fc2|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[0]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[1]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[2]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[3]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[4]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[5]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[6]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[7]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[8]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[9]  ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[10] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[11] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[12] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[13] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[14] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[15] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[16] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[17] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[18] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[19] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[20] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[21] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[22] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[23] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[24] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[25] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[26] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[27] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[28] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[29] ; fc_layer:fc1|data_buf_rtl_0 ;
; fc_layer:fc1|data_buf_rtl_0_bypass[30] ; fc_layer:fc1|data_buf_rtl_0 ;
+----------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cnn|fc_layer:fc1|out_data[1]                                                                                             ;
; 67:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[13]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[28]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[56]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[92]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[127]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[152]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[189]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[223]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[253]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[287]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[313]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[348]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[378]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[414]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[447]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[475]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[511]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[543]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[570]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[604]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[637]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[664]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[700]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[732]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[766]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[798]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[829]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[856]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[895]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[922]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[959]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[987]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1016]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1055]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1086]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1115]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1149]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1183]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1215]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1244]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1278]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1307]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1337]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1368]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1403]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1438]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1467]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1502]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1532]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[19]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[48]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[87]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[115]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[147]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[181]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[211]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[247]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[279]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[304]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[340]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[374]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[403]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[432]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[468]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[502]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[531]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[567]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[595]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[630]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[663]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[691]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[725]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[754]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[787]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[819]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[849]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[882]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[918]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[948]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[980]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1011]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1043]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1074]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1109]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1136]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1175]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1203]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1232]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1264]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1296]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1335]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1364]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1393]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1426]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1456]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1491]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1520]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[44]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[75]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[111]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[139]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[174]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[204]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[236]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[266]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[297]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[331]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[365]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[394]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[426]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[457]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[488]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[520]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[555]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[584]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[618]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[648]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[684]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[714]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[751]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[776]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[810]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[847]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[876]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[907]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[940]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[972]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1001]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1032]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1068]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1103]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1129]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1160]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1196]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1228]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1263]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1292]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1326]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1357]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1390]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1416]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1449]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1481]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1515]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[32]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[71]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[102]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[135]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[163]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[198]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[230]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[262]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[288]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[323]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[357]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[384]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[423]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[453]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[485]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[517]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[550]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[583]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[610]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[640]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[678]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[705]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[743]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[771]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[804]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[833]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[866]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[900]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[935]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[962]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[995]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1031]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1060]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1095]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1124]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1153]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1191]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1221]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1251]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1284]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1314]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1344]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1381]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1412]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1442]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1474]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc1|out_data[1511]                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cnn|fc_layer:fc2|out_data[3]                                                                                             ;
; 67:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[8]                                                                                             ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[30]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[59]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[94]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[126]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[154]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[188]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[216]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[248]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[283]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[313]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[350]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[382]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[410]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[440]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[479]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[506]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[538]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[571]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[600]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[635]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[666]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[697]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[732]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[763]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[799]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[825]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[862]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[892]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[924]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[959]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[986]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1021]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1052]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1080]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1115]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1148]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1181]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1215]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1242]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1276]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1311]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1343]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1373]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1403]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1433]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1468]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1496]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1534]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[19]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[54]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[83]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[113]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[151]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[178]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[212]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[240]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[277]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[310]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[341]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[373]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[402]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[435]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[465]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[499]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[528]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[563]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[595]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[631]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[656]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[691]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[725]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[754]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[787]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[819]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[849]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[882]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[918]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[948]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[980]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1011]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1043]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1074]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1109]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1136]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1175]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1203]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1232]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1264]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1302]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1328]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1366]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1398]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1429]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1456]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1495]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1520]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[42]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[74]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[110]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[141]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[173]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[207]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[236]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[268]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[302]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[331]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[366]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[396]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[430]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[462]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[489]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[520]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[555]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[584]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[619]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[648]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[686]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[713]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[751]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[781]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[811]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[840]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[872]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[907]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[941]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[973]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1006]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1038]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1065]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1103]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1135]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1165]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1196]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1231]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1259]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1290]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1327]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1357]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1390]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1416]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1449]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1481]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1515]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[32]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[71]                                                                                            ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[102]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[135]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[163]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[198]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[230]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[262]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[288]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[323]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[357]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[384]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[423]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[453]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[485]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[517]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[550]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[583]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[610]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[640]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[678]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[705]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[743]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[771]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[804]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[833]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[866]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[900]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[935]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[962]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[995]                                                                                           ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1031]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1060]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1095]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1124]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1153]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1191]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1221]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1251]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1284]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1314]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1344]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1381]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1412]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1442]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1474]                                                                                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |cnn|fc_layer:fc2|out_data[1511]                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|sr0[1]                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cnn|Mux14                                                                                                                ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1358                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1388                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1417                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1435                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1459                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|sr0[2]                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cnn|fc_layer:fc2|weight_addr[6]                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cnn|fc_layer:fc2|bias_addr[3]                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cnn|fc_layer:fc2|ocnt[5]                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|col_cnt[0]                                                    ;
; 28:1               ; 8 bits    ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|w02[7]                                                        ;
; 28:1               ; 16 bits   ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|w00[0]                                                        ;
; 28:1               ; 16 bits   ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|w01[0]                                                        ;
; 28:1               ; 8 bits    ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|Mux42                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[0][0]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[1][6]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[2][7]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[3][7]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[4][7]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[5][6]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[6][7]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf2[7][0]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[8][7]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[9][7]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[10][6]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[11][7]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[12][6]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf2[13][7]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf2[14][6]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[15][7]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf2[16][1]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[17][2]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[18][1]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[19][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[20][3]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[21][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf2[22][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[23][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[24][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[25][7]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf1[26][6]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|rowbuf2[27][7]                                                ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux704                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux745                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux771                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux776                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux800                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux824                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux848                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux872                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux896                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux920                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux944                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux968                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux999                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1023                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1060                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1081                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1094                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1117                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1149                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1160                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1196                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1210                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1242                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1279                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1298                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1322                                                                                                              ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux1328                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cnn|Mux32                                                                                                                ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |cnn|Mux79                                                                                                                ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |cnn|Mux89                                                                                                                ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |cnn|Mux127                                                                                                               ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |cnn|Mux128                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux152                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux176                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux200                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux224                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux248                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux272                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux296                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux333                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux355                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux390                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux411                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux427                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux442                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux475                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux505                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux522                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux548                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux582                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux607                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux619                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux642                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux669                                                                                                               ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cnn|Mux692                                                                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cnn|fc_layer:fc2|dcnt[4]                                                                                                 ;
; 7:1                ; 24 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |cnn|fc_layer:fc2|acc[23]                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |cnn|fc_layer:fc2|state                                                                                                   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |cnn|fc_layer:fc2|wcnt                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |cnn|fc_layer:fc2|state                                                                                                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |cnn|Mux0                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|conv3x3_core:core|pixel_out[5]                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cnn|relu:relu1|data_out[6]                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|filter_cnt[0]                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|baddr[0]                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|weight_addr[0]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex:conv1|weight_idx[3]                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cnn|flatten_wr_ptr[11]                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |cnn|flatten_rd_ptr                                                                                                       ;
; 11:1               ; 15 bits   ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; No         ; |cnn|maxpool2x2:pool2|Mux31                                                                                               ;
; 11:1               ; 15 bits   ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; No         ; |cnn|maxpool2x2:pool2|Mux23                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|conv3x3_core:core|qreg[1]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cnn|relu:relu2|data_out[6]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|filter_cnt[0]                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|weight_addr[0]                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|weight_idx[3]                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[0][6]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[1][6]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[2][7]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[3][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[4][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[5][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[6][7]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[7][6]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[8][0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf2[9][1]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[10][4]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[11][1]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|rowbuf1[12][7]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |cnn|maxpool2x2:pool1|Mux28                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |cnn|maxpool2x2:pool1|Mux4                                                                                                ;
; 16:1               ; 15 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; No         ; |cnn|maxpool2x2:pool1|Mux23                                                                                               ;
; 16:1               ; 15 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; No         ; |cnn|maxpool2x2:pool1|Mux25                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cnn|fc_layer:fc1|weight_addr[7]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cnn|fc_layer:fc1|ocnt[1]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cnn|flatten_fc1_data_in[7]                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cnn|fc_layer:fc1|bias_addr[2]                                                                                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |cnn|fc_layer:fc1|dcnt[10]                                                                                                ;
; 7:1                ; 24 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |cnn|fc_layer:fc1|acc[20]                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |cnn|fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|mux_tfb:mux3|l3_w4_n0_mux_dataout ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |cnn|fc_layer:fc1|state                                                                                                   ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; No         ; |cnn|fc_layer:fc1|wcnt                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |cnn|fc_layer:fc1|state                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|col_cnt[0]                                                   ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w02[0]                                                       ;
; 13:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w00[7]                                                       ;
; 13:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|w01[1]                                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cnn|conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|Mux45                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_eup1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component|altsyncram_llp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for fc1b:bias_fc1_rom|altsyncram:altsyncram_component|altsyncram_lj12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for fc2w:weight_fc2_rom|altsyncram:altsyncram_component|altsyncram_8322:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for fc2b:bias_fc2_rom|altsyncram:altsyncram_component|altsyncram_cj12:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for fc_layer:fc2|altsyncram:data_buf_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:flatten_buf_rtl_0|altsyncram_29n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for fc_layer:fc1|altsyncram:data_buf_rtl_0|altsyncram_29n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cnn ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
; ACC_WIDTH      ; 24    ; Signed Integer                             ;
; IMG_WIDTH      ; 28    ; Signed Integer                             ;
; NUM_FILTERS1   ; 32    ; Signed Integer                             ;
; NUM_FILTERS2   ; 64    ; Signed Integer                             ;
; FC1_OUT_SIZE   ; 64    ; Signed Integer                             ;
; FC2_OUT_SIZE   ; 64    ; Signed Integer                             ;
; QUANT          ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1 ;
+-------------------+-------+-----------------------------------------------+
; Parameter Name    ; Value ; Type                                          ;
+-------------------+-------+-----------------------------------------------+
; DATA_WIDTH        ; 8     ; Signed Integer                                ;
; ACC_WIDTH         ; 24    ; Signed Integer                                ;
; QUANT             ; 0     ; Signed Integer                                ;
; IMG_WIDTH         ; 28    ; Signed Integer                                ;
; NUM_FILTERS       ; 32    ; Signed Integer                                ;
; FILTER_ADDR_WIDTH ; 5     ; Signed Integer                                ;
+-------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|sliding_window_3x3:slider ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
; IMG_WIDTH      ; 28    ; Signed Integer                                                             ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                  ;
+------------------------------------+-------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                               ;
; WIDTH_A                            ; 8                                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 9                                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 512                                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                               ;
; WIDTH_B                            ; 1                                   ; Untyped                                               ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                               ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                               ;
; INIT_FILE                          ; ./mif_weights/conv2d_6_kernel_0.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_eup1                     ; Untyped                                               ;
+------------------------------------+-------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                   ;
+------------------------------------+-----------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                ;
; WIDTH_A                            ; 8                                 ; Signed Integer                                         ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer                                         ;
; NUMWORDS_A                         ; 32                                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                ;
; WIDTH_B                            ; 1                                 ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                ;
; INIT_FILE                          ; ./mif_weights/conv2d_6_bias_0.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_llp1                   ; Untyped                                                ;
+------------------------------------+-----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex:conv1|conv3x3_core:core ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                     ;
; ACC_WIDTH      ; 24    ; Signed Integer                                                     ;
; QUANT          ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: relu:relu1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: maxpool2x2:pool1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                       ;
; IMG_WIDTH      ; 26    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2 ;
+-------------------+-------+------------------------------------------------+
; Parameter Name    ; Value ; Type                                           ;
+-------------------+-------+------------------------------------------------+
; DATA_WIDTH        ; 8     ; Signed Integer                                 ;
; ACC_WIDTH         ; 24    ; Signed Integer                                 ;
; QUANT             ; 0     ; Signed Integer                                 ;
; IMG_WIDTH         ; 13    ; Signed Integer                                 ;
; NUM_FILTERS       ; 64    ; Signed Integer                                 ;
; FILTER_ADDR_WIDTH ; 5     ; Signed Integer                                 ;
+-------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                              ;
; IMG_WIDTH      ; 13    ; Signed Integer                                                              ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                   ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                                ;
; WIDTH_A                            ; 8                                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 15                                  ; Signed Integer                                         ;
; NUMWORDS_A                         ; 32768                               ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WIDTH_B                            ; 1                                   ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; INIT_FILE                          ; ./mif_weights/conv2d_7_kernel_0.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_e3q1                     ; Untyped                                                ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                    ;
+------------------------------------+-----------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                                                 ;
; WIDTH_A                            ; 8                                 ; Signed Integer                                          ;
; WIDTHAD_A                          ; 6                                 ; Signed Integer                                          ;
; NUMWORDS_A                         ; 64                                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                 ;
; WIDTH_B                            ; 8                                 ; Signed Integer                                          ;
; WIDTHAD_B                          ; 6                                 ; Signed Integer                                          ;
; NUMWORDS_B                         ; 64                                ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0                            ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                 ;
; INIT_FILE                          ; ./mif_weights/conv2d_7_bias_0.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 32                                ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                            ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                            ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_7732                   ; Untyped                                                 ;
+------------------------------------+-----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv3x3_time_multiplex2:conv2|conv3x3_core:core ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                      ;
; ACC_WIDTH      ; 24    ; Signed Integer                                                      ;
; QUANT          ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: relu:relu2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: maxpool2x2:pool2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                       ;
; IMG_WIDTH      ; 11    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fc1w:weight_fc1_rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------+
; Parameter Name                     ; Value                              ; Type                   ;
+------------------------------------+------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                ;
; WIDTH_A                            ; 8                                  ; Signed Integer         ;
; WIDTHAD_A                          ; 16                                 ; Signed Integer         ;
; NUMWORDS_A                         ; 65536                              ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                ;
; WIDTH_B                            ; 8                                  ; Signed Integer         ;
; WIDTHAD_B                          ; 16                                 ; Signed Integer         ;
; NUMWORDS_B                         ; 65536                              ; Signed Integer         ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                ;
; OUTDATA_REG_B                      ; CLOCK0                             ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                ;
; BYTE_SIZE                          ; 8                                  ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                ;
; INIT_FILE                          ; ./mif_weights/dense_6_kernel_0.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                             ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                             ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_n722                    ; Untyped                ;
+------------------------------------+------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fc1b:bias_fc1_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------+
; Parameter Name                     ; Value                            ; Type                   ;
+------------------------------------+----------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped                ;
; WIDTH_A                            ; 8                                ; Signed Integer         ;
; WIDTHAD_A                          ; 6                                ; Signed Integer         ;
; NUMWORDS_A                         ; 64                               ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                ;
; WIDTH_B                            ; 8                                ; Signed Integer         ;
; WIDTHAD_B                          ; 6                                ; Signed Integer         ;
; NUMWORDS_B                         ; 64                               ; Signed Integer         ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped                ;
; OUTDATA_REG_B                      ; CLOCK0                           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                ;
; BYTE_SIZE                          ; 8                                ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                ;
; INIT_FILE                          ; ./mif_weights/dense_6_bias_0.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_lj12                  ; Untyped                ;
+------------------------------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fc_layer:fc1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                   ;
; ACC_WIDTH      ; 24    ; Signed Integer                   ;
; IN_SIZE        ; 1600  ; Signed Integer                   ;
; OUT_SIZE       ; 64    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fc2w:weight_fc2_rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------+
; Parameter Name                     ; Value                              ; Type                   ;
+------------------------------------+------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                ;
; WIDTH_A                            ; 8                                  ; Signed Integer         ;
; WIDTHAD_A                          ; 10                                 ; Signed Integer         ;
; NUMWORDS_A                         ; 1024                               ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                ;
; WIDTH_B                            ; 8                                  ; Signed Integer         ;
; WIDTHAD_B                          ; 10                                 ; Signed Integer         ;
; NUMWORDS_B                         ; 1024                               ; Signed Integer         ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                ;
; OUTDATA_REG_B                      ; CLOCK0                             ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                ;
; BYTE_SIZE                          ; 8                                  ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                ;
; INIT_FILE                          ; ./mif_weights/dense_7_kernel_0.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                             ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                             ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_8322                    ; Untyped                ;
+------------------------------------+------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fc2b:bias_fc2_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------+
; Parameter Name                     ; Value                            ; Type                   ;
+------------------------------------+----------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped                ;
; WIDTH_A                            ; 8                                ; Signed Integer         ;
; WIDTHAD_A                          ; 4                                ; Signed Integer         ;
; NUMWORDS_A                         ; 16                               ; Signed Integer         ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                ;
; WIDTH_B                            ; 8                                ; Signed Integer         ;
; WIDTHAD_B                          ; 4                                ; Signed Integer         ;
; NUMWORDS_B                         ; 16                               ; Signed Integer         ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped                ;
; OUTDATA_REG_B                      ; CLOCK0                           ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                ;
; BYTE_SIZE                          ; 8                                ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                ;
; INIT_FILE                          ; ./mif_weights/dense_7_bias_0.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_cj12                  ; Untyped                ;
+------------------------------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fc_layer:fc2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                   ;
; ACC_WIDTH      ; 24    ; Signed Integer                   ;
; IN_SIZE        ; 64    ; Signed Integer                   ;
; OUT_SIZE       ; 64    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fc_layer:fc2|altsyncram:data_buf_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:flatten_buf_rtl_0 ;
+------------------------------------+----------------------+-------------------+
; Parameter Name                     ; Value                ; Type              ;
+------------------------------------+----------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped           ;
; WIDTH_A                            ; 8                    ; Untyped           ;
; WIDTHAD_A                          ; 11                   ; Untyped           ;
; NUMWORDS_A                         ; 1600                 ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped           ;
; WIDTH_B                            ; 8                    ; Untyped           ;
; WIDTHAD_B                          ; 11                   ; Untyped           ;
; NUMWORDS_B                         ; 1600                 ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped           ;
; BYTE_SIZE                          ; 8                    ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; INIT_FILE                          ; UNUSED               ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped           ;
; ENABLE_ECC                         ; FALSE                ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_29n1      ; Untyped           ;
+------------------------------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fc_layer:fc1|altsyncram:data_buf_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 11                   ; Untyped                     ;
; NUMWORDS_A                         ; 1600                 ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 11                   ; Untyped                     ;
; NUMWORDS_B                         ; 1600                 ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_29n1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                   ;
; Entity Instance                           ; conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; fc1w:weight_fc1_rom|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; fc1b:bias_fc1_rom|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; fc2w:weight_fc2_rom|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; fc2b:bias_fc2_rom|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; fc_layer:fc2|altsyncram:data_buf_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                             ;
; Entity Instance                           ; altsyncram:flatten_buf_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 1600                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 1600                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                             ;
; Entity Instance                           ; fc_layer:fc1|altsyncram:data_buf_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 1600                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 1600                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fc_layer:fc2"                                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; weight_addr[11..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; weight_en           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bias_addr[5..4]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_idx             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ready_in            ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "fc2b:bias_fc2_rom" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; data      ; Input ; Info     ; Stuck at GND   ;
; wraddress ; Input ; Info     ; Stuck at GND   ;
; wren      ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fc2w:weight_fc2_rom" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; wraddress ; Input ; Info     ; Stuck at GND     ;
; data      ; Input ; Info     ; Stuck at GND     ;
; wren      ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fc_layer:fc1"                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; weight_addr[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; weight_en       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_idx         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ready_in        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "fc1b:bias_fc1_rom" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; data      ; Input ; Info     ; Stuck at GND   ;
; wraddress ; Input ; Info     ; Stuck at GND   ;
; wren      ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "fc1w:weight_fc1_rom" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; wraddress ; Input ; Info     ; Stuck at GND     ;
; data      ; Input ; Info     ; Stuck at GND     ;
; wren      ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2" ;
+-----------+-------+----------+--------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                          ;
+-----------+-------+----------+--------------------------------------------------+
; data      ; Input ; Info     ; Stuck at GND                                     ;
; wraddress ; Input ; Info     ; Stuck at GND                                     ;
; wren      ; Input ; Info     ; Stuck at GND                                     ;
+-----------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                           ;
; wren ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                         ;
; wren ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                          ;
; wren ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5095                        ;
;     CLR               ; 24                          ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 22                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 462                         ;
;     ENA CLR           ; 532                         ;
;     ENA CLR SCLR      ; 56                          ;
;     ENA CLR SLD       ; 14                          ;
;     ENA SCLR          ; 2330                        ;
;     ENA SCLR SLD      ; 1511                        ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 35                          ;
;     plain             ; 103                         ;
; arriav_lcell_comb     ; 11700                       ;
;     arith             ; 298                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 92                          ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 2                           ;
;     extend            ; 19                          ;
;         7 data inputs ; 19                          ;
;     normal            ; 11383                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 523                         ;
;         3 data inputs ; 391                         ;
;         4 data inputs ; 593                         ;
;         5 data inputs ; 751                         ;
;         6 data inputs ; 9122                        ;
; arriav_mac            ; 19                          ;
; boundary_port         ; 16                          ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 380.00                      ;
; Average LUT depth     ; 211.06                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 20 00:48:31 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnn -c cnn
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /uni/conv3x3/softmax/softmax.v
    Info (12023): Found entity 1: softmax File: D:/Uni/Conv3x3/softmax/softmax.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /uni/conv3x3/maxpool2x2/maxpool2x2.v
    Info (12023): Found entity 1: maxpool2x2 File: D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /uni/conv3x3/fc_layer/fc_layer.v
    Info (12023): Found entity 1: fc_layer File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /uni/conv3x3/relu/relu.v
    Info (12023): Found entity 1: relu File: D:/Uni/Conv3x3/relu/relu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /uni/conv3x3/conv3x3_core/conv3x3_core.v
    Info (12023): Found entity 1: conv3x3_core File: D:/Uni/Conv3x3/conv3x3_core/conv3x3_core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /uni/conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v
    Info (12023): Found entity 1: sliding_window_3x3 File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /uni/conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v
    Info (12023): Found entity 1: conv3x3_time_multiplex File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cnn.v
    Info (12023): Found entity 1: cnn File: D:/Uni/FYP/cnn.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file conv1w.v
    Info (12023): Found entity 1: conv1w File: D:/Uni/FYP/conv1w.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file conv1b.v
    Info (12023): Found entity 1: conv1b File: D:/Uni/FYP/conv1b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file conv3x3_time_multiplex2.v
    Info (12023): Found entity 1: conv3x3_time_multiplex2 File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file conv2b.v
    Info (12023): Found entity 1: conv2b File: D:/Uni/FYP/conv2b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file conv2w.v
    Info (12023): Found entity 1: conv2w File: D:/Uni/FYP/conv2w.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fc1w.v
    Info (12023): Found entity 1: fc1w File: D:/Uni/FYP/fc1w.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fc1b.v
    Info (12023): Found entity 1: fc1b File: D:/Uni/FYP/fc1b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fc2b.v
    Info (12023): Found entity 1: fc2b File: D:/Uni/FYP/fc2b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fc2w.v
    Info (12023): Found entity 1: fc2w File: D:/Uni/FYP/fc2w.v Line: 40
Info (12127): Elaborating entity "cnn" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at cnn.v(99): truncated value with size 32 to match size of target (12) File: D:/Uni/FYP/cnn.v Line: 99
Warning (10230): Verilog HDL assignment warning at cnn.v(117): truncated value with size 32 to match size of target (12) File: D:/Uni/FYP/cnn.v Line: 117
Warning (10230): Verilog HDL assignment warning at cnn.v(193): truncated value with size 32 to match size of target (24) File: D:/Uni/FYP/cnn.v Line: 193
Warning (10230): Verilog HDL assignment warning at cnn.v(204): truncated value with size 32 to match size of target (6) File: D:/Uni/FYP/cnn.v Line: 204
Warning (10027): Verilog HDL or VHDL warning at the cnn.v(270): index expression is not wide enough to address all of the elements in the array File: D:/Uni/FYP/cnn.v Line: 270
Info (12128): Elaborating entity "conv3x3_time_multiplex" for hierarchy "conv3x3_time_multiplex:conv1" File: D:/Uni/FYP/cnn.v Line: 34
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex.v(90): truncated value with size 32 to match size of target (4) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 90
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex.v(91): truncated value with size 32 to match size of target (9) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 91
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex.v(102): truncated value with size 32 to match size of target (5) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 102
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex.v(103): truncated value with size 32 to match size of target (9) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 103
Info (12128): Elaborating entity "sliding_window_3x3" for hierarchy "conv3x3_time_multiplex:conv1|sliding_window_3x3:slider" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 40
Warning (10230): Verilog HDL assignment warning at sliding_window_3x3.v(28): truncated value with size 32 to match size of target (5) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 28
Warning (10230): Verilog HDL assignment warning at sliding_window_3x3.v(29): truncated value with size 32 to match size of target (5) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
Warning (10230): Verilog HDL assignment warning at sliding_window_3x3.v(55): truncated value with size 32 to match size of target (5) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 55
Info (12128): Elaborating entity "conv1w" for hierarchy "conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv1w.v Line: 86
Info (12130): Elaborated megafunction instantiation "conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv1w.v Line: 86
Info (12133): Instantiated megafunction "conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/conv1w.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/conv2d_6_kernel_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eup1.tdf
    Info (12023): Found entity 1: altsyncram_eup1 File: D:/Uni/FYP/db/altsyncram_eup1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eup1" for hierarchy "conv3x3_time_multiplex:conv1|conv1w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_eup1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv1b" for hierarchy "conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 135
Info (12128): Elaborating entity "altsyncram" for hierarchy "conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv1b.v Line: 86
Info (12130): Elaborated megafunction instantiation "conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv1b.v Line: 86
Info (12133): Instantiated megafunction "conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/conv1b.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/conv2d_6_bias_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_llp1.tdf
    Info (12023): Found entity 1: altsyncram_llp1 File: D:/Uni/FYP/db/altsyncram_llp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_llp1" for hierarchy "conv3x3_time_multiplex:conv1|conv1b:bias_rom_inst1|altsyncram:altsyncram_component|altsyncram_llp1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "conv3x3_core" for hierarchy "conv3x3_time_multiplex:conv1|conv3x3_core:core" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v Line: 174
Info (12128): Elaborating entity "relu" for hierarchy "relu:relu1" File: D:/Uni/FYP/cnn.v Line: 40
Warning (10230): Verilog HDL assignment warning at relu.v(16): truncated value with size 32 to match size of target (8) File: D:/Uni/Conv3x3/relu/relu.v Line: 16
Info (12128): Elaborating entity "maxpool2x2" for hierarchy "maxpool2x2:pool1" File: D:/Uni/FYP/cnn.v Line: 46
Warning (10230): Verilog HDL assignment warning at maxpool2x2.v(50): truncated value with size 32 to match size of target (8) File: D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v Line: 50
Warning (10230): Verilog HDL assignment warning at maxpool2x2.v(51): truncated value with size 32 to match size of target (8) File: D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v Line: 51
Warning (10240): Verilog HDL Always Construct warning at maxpool2x2.v(21): inferring latch(es) for variable "col", which holds its previous value in one or more paths through the always construct File: D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v Line: 21
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rowbuf" into its bus
Info (12128): Elaborating entity "conv3x3_time_multiplex2" for hierarchy "conv3x3_time_multiplex2:conv2" File: D:/Uni/FYP/cnn.v Line: 59
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex2.v(90): truncated value with size 32 to match size of target (4) File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 90
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex2.v(91): truncated value with size 32 to match size of target (15) File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 91
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex2.v(102): truncated value with size 32 to match size of target (5) File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 102
Warning (10230): Verilog HDL assignment warning at conv3x3_time_multiplex2.v(103): truncated value with size 32 to match size of target (15) File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 103
Info (12128): Elaborating entity "sliding_window_3x3" for hierarchy "conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider" File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 40
Warning (10230): Verilog HDL assignment warning at sliding_window_3x3.v(28): truncated value with size 32 to match size of target (4) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 28
Warning (10230): Verilog HDL assignment warning at sliding_window_3x3.v(29): truncated value with size 32 to match size of target (4) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
Warning (10230): Verilog HDL assignment warning at sliding_window_3x3.v(55): truncated value with size 32 to match size of target (4) File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 55
Info (12128): Elaborating entity "conv2w" for hierarchy "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst" File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv2w.v Line: 86
Info (12130): Elaborated megafunction instantiation "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv2w.v Line: 86
Info (12133): Instantiated megafunction "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/conv2w.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/conv2d_7_kernel_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3q1.tdf
    Info (12023): Found entity 1: altsyncram_e3q1 File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_e3q1" for hierarchy "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: D:/Uni/FYP/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|decode_8la:decode3" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: D:/Uni/FYP/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|decode_11a:rden_decode" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: D:/Uni/FYP/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|mux_ofb:mux2" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 47
Info (12128): Elaborating entity "conv2b" for hierarchy "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2" File: D:/Uni/FYP/conv3x3_time_multiplex2.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv2b.v Line: 89
Info (12130): Elaborated megafunction instantiation "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component" File: D:/Uni/FYP/conv2b.v Line: 89
Info (12133): Instantiated megafunction "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/conv2b.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/conv2d_7_bias_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7732.tdf
    Info (12023): Found entity 1: altsyncram_7732 File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_7732" for hierarchy "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: D:/Uni/FYP/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|decode_5la:decode2" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: D:/Uni/FYP/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|decode_u0a:rden_decode_b" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: D:/Uni/FYP/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|mux_lfb:mux3" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 49
Info (12128): Elaborating entity "maxpool2x2" for hierarchy "maxpool2x2:pool2" File: D:/Uni/FYP/cnn.v Line: 71
Warning (10230): Verilog HDL assignment warning at maxpool2x2.v(50): truncated value with size 32 to match size of target (8) File: D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v Line: 50
Warning (10230): Verilog HDL assignment warning at maxpool2x2.v(51): truncated value with size 32 to match size of target (8) File: D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v Line: 51
Warning (10240): Verilog HDL Always Construct warning at maxpool2x2.v(21): inferring latch(es) for variable "col", which holds its previous value in one or more paths through the always construct File: D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v Line: 21
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rowbuf" into its bus
Info (12128): Elaborating entity "fc1w" for hierarchy "fc1w:weight_fc1_rom" File: D:/Uni/FYP/cnn.v Line: 148
Info (12128): Elaborating entity "altsyncram" for hierarchy "fc1w:weight_fc1_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc1w.v Line: 89
Info (12130): Elaborated megafunction instantiation "fc1w:weight_fc1_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc1w.v Line: 89
Info (12133): Instantiated megafunction "fc1w:weight_fc1_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/fc1w.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/dense_6_kernel_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n722.tdf
    Info (12023): Found entity 1: altsyncram_n722 File: D:/Uni/FYP/db/altsyncram_n722.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_n722" for hierarchy "fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 37575 out of 102400 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif Line: 1
    Warning (113027): Addresses ranging from 64825 to 102399 are not initialized File: D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif Line: 1
Critical Warning (127004): Memory depth (65536) in the design file differs from memory depth (102400) in the Memory Initialization File "D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif" -- truncated remaining initial content value to fit RAM File: D:/Uni/FYP/fc1w.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/Uni/FYP/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|decode_dla:decode2" File: D:/Uni/FYP/db/altsyncram_n722.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: D:/Uni/FYP/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|decode_61a:rden_decode_b" File: D:/Uni/FYP/db/altsyncram_n722.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: D:/Uni/FYP/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "fc1w:weight_fc1_rom|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|mux_tfb:mux3" File: D:/Uni/FYP/db/altsyncram_n722.tdf Line: 49
Info (12128): Elaborating entity "fc1b" for hierarchy "fc1b:bias_fc1_rom" File: D:/Uni/FYP/cnn.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "fc1b:bias_fc1_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc1b.v Line: 89
Info (12130): Elaborated megafunction instantiation "fc1b:bias_fc1_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc1b.v Line: 89
Info (12133): Instantiated megafunction "fc1b:bias_fc1_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/fc1b.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/dense_6_bias_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lj12.tdf
    Info (12023): Found entity 1: altsyncram_lj12 File: D:/Uni/FYP/db/altsyncram_lj12.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lj12" for hierarchy "fc1b:bias_fc1_rom|altsyncram:altsyncram_component|altsyncram_lj12:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fc_layer" for hierarchy "fc_layer:fc1" File: D:/Uni/FYP/cnn.v Line: 179
Warning (10230): Verilog HDL assignment warning at fc_layer.v(50): truncated value with size 32 to match size of target (12) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 50
Warning (10230): Verilog HDL assignment warning at fc_layer.v(59): truncated value with size 32 to match size of target (17) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 59
Warning (10230): Verilog HDL assignment warning at fc_layer.v(69): truncated value with size 32 to match size of target (12) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 69
Warning (10230): Verilog HDL assignment warning at fc_layer.v(84): truncated value with size 32 to match size of target (6) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 84
Info (12128): Elaborating entity "fc2w" for hierarchy "fc2w:weight_fc2_rom" File: D:/Uni/FYP/cnn.v Line: 223
Info (12128): Elaborating entity "altsyncram" for hierarchy "fc2w:weight_fc2_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc2w.v Line: 89
Info (12130): Elaborated megafunction instantiation "fc2w:weight_fc2_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc2w.v Line: 89
Info (12133): Instantiated megafunction "fc2w:weight_fc2_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/fc2w.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/dense_7_kernel_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8322.tdf
    Info (12023): Found entity 1: altsyncram_8322 File: D:/Uni/FYP/db/altsyncram_8322.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8322" for hierarchy "fc2w:weight_fc2_rom|altsyncram:altsyncram_component|altsyncram_8322:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (640) in the Memory Initialization File "D:/Uni/FYP/mif_weights/dense_7_kernel_0.mif" -- setting initial value for remaining addresses to 0 File: D:/Uni/FYP/fc2w.v Line: 89
Info (12128): Elaborating entity "fc2b" for hierarchy "fc2b:bias_fc2_rom" File: D:/Uni/FYP/cnn.v Line: 232
Info (12128): Elaborating entity "altsyncram" for hierarchy "fc2b:bias_fc2_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc2b.v Line: 89
Info (12130): Elaborated megafunction instantiation "fc2b:bias_fc2_rom|altsyncram:altsyncram_component" File: D:/Uni/FYP/fc2b.v Line: 89
Info (12133): Instantiated megafunction "fc2b:bias_fc2_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/Uni/FYP/fc2b.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_weights/dense_7_bias_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cj12.tdf
    Info (12023): Found entity 1: altsyncram_cj12 File: D:/Uni/FYP/db/altsyncram_cj12.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cj12" for hierarchy "fc2b:bias_fc2_rom|altsyncram:altsyncram_component|altsyncram_cj12:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File "D:/Uni/FYP/mif_weights/dense_7_bias_0.mif" -- setting initial value for remaining addresses to 0 File: D:/Uni/FYP/fc2b.v Line: 89
Info (12128): Elaborating entity "fc_layer" for hierarchy "fc_layer:fc2" File: D:/Uni/FYP/cnn.v Line: 254
Warning (10230): Verilog HDL assignment warning at fc_layer.v(50): truncated value with size 32 to match size of target (7) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 50
Warning (10230): Verilog HDL assignment warning at fc_layer.v(59): truncated value with size 32 to match size of target (12) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 59
Warning (10230): Verilog HDL assignment warning at fc_layer.v(69): truncated value with size 32 to match size of target (7) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 69
Warning (10230): Verilog HDL assignment warning at fc_layer.v(84): truncated value with size 32 to match size of target (6) File: D:/Uni/Conv3x3/fc_layer/fc_layer.v Line: 84
Warning (276020): Inferred RAM node "flatten_buf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fc_layer:fc2|data_buf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fc_layer:fc1|data_buf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a8" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 330
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a9" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 365
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a10" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 400
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a11" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 435
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a12" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 470
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a13" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 505
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a14" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 540
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a15" File: D:/Uni/FYP/db/altsyncram_7732.tdf Line: 575
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a8" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 248
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a9" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 273
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a10" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 298
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a11" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 323
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a12" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 348
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a13" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 373
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a14" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 398
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a15" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 423
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a16" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 448
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a17" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 473
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a18" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 498
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a19" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 523
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a20" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 548
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a21" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 573
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a22" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 598
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a23" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 623
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a24" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 648
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a25" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 673
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a26" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 698
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a27" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 723
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a28" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 748
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a29" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 773
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a30" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 798
        Warning (14320): Synthesized away node "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a31" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 823
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "flatten_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1600
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1600
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fc_layer:fc2|data_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fc_layer:fc1|data_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1600
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1600
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|Mod1" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|Mod0" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|Mod1" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|Mod0" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 28
Info (12130): Elaborated megafunction instantiation "fc_layer:fc2|altsyncram:data_buf_rtl_0"
Info (12133): Instantiated megafunction "fc_layer:fc2|altsyncram:data_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: D:/Uni/FYP/db/altsyncram_g0n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:flatten_buf_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:flatten_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1600"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1600"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29n1.tdf
    Info (12023): Found entity 1: altsyncram_29n1 File: D:/Uni/FYP/db/altsyncram_29n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fc_layer:fc1|altsyncram:data_buf_rtl_0"
Info (12133): Instantiated megafunction "fc_layer:fc1|altsyncram:data_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1600"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1600"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
Info (12133): Instantiated megafunction "conv3x3_time_multiplex:conv1|sliding_window_3x3:slider|lpm_divide:Mod1" with the following parameter: File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m File: D:/Uni/FYP/db/lpm_divide_m3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/Uni/FYP/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: D:/Uni/FYP/db/alt_u_div_ove.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1" File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
Info (12133): Instantiated megafunction "conv3x3_time_multiplex2:conv2|sliding_window_3x3:slider|lpm_divide:Mod1" with the following parameter: File: D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: D:/Uni/FYP/db/lpm_divide_l3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/Uni/FYP/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: D:/Uni/FYP/db/alt_u_div_mve.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ALTSYNCRAM" File: D:/Uni/FYP/db/altsyncram_e3q1.tdf Line: 48
Info (144001): Generated suppressed messages file D:/Uni/FYP/output_files/cnn.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16712 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 16533 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21062): Implemented 19 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 5429 megabytes
    Info: Processing ended: Fri Jun 20 00:50:04 2025
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:02:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Uni/FYP/output_files/cnn.map.smsg.


