.model tp pmos level=54 version=4.8.2 toxe=7.90n
.model tn nmos level=54 version=4.8.2 toxe=8.00n

.subckt inverter in out
M1 out in vdd vdd tp w={1.875918 * 820n} l=500n  $ PMOS scaled
M2 out in vss vss tn w=820n l=600n  $ NMOS base
.ends inverter

.subckt nand2x1 a b y
M0 y  a vdd vdd tp w={0.5322 * 820n} l=500n      $ PMOS scaled
M1 y  b vdd vdd tp w={0.5322 * 820n} l=500n
M2 y  a n0  vss tn w=820n l=600n      $ NMOS base
M3 n0 b vss vss tn w=820n l=600n
.ends nand2x1

.subckt nor2x1 a b y
MP1 net_0 b vdd   vdd tp w={6.763016 * 565n} l=500n  $ PMOS scaled
MP0 y     a net_0 vdd tp w={6.763016 * 565n} l=500n
MN1 y     b vss   vss tn w=565n l=600n  $ NMOS base
MN0 y     a vss   vss tn w=565n l=600n
.ends nor2x1

.subckt mux2x1 a b s y

* invert the output
mo0 y ny vdd vdd tp L=500n W={1.87651 * 820n}
mo1 y ny vss vss tn L=600n W=820n

* invert s
m0 ns s vdd vdd tp L=500n W=820n
m1 ns s vss vss tn L=500n W=820n

* these networks generate the inverted output y
* pullup networks
* if s is 0 and a is 0 then the output should be 1
m2 ny s n00x vdd tp L=500n W={2.16896 * 820n}
m3 n00x a vdd vdd tp L=500n W={2.16896 * 820n}
* if s is 1 and b is 0 then the output should be 1
m4 ny ns n1x0 vdd tp L=500n W={2.16896 * 820n}
m5 n1x0 b vdd vdd tp L=500n W={2.16896 * 820n}

* pulldown networks
* if s is 0 and a is 1 then the output should be 0
m6 ny ns n11x vss tn L=500n W=820n
m7 n11x a vss vss tn L=500n W=820n
* if s is 1 and b is 1 then the output should be 0
m8 ny s n1x1 vss tn L=500n W=820n
m9 n1x1 b vss vss tn L=500n W=820n

.ends

.subckt xor2x1 a b y

*nor gate stage
M0 n2 b n3  vdd tp L=5e-7 W=5.6e-7
M1 n3 a vdd vdd tp L=5e-7 W=5.6e-7

M2 n2 a vss vss tn L=6e-7 W=3.6e-7
M3 n2 b vss vss tn L=6e-7 W=3.6e-7

* output stage
M4 n0 n2 vdd vdd tp L=5e-7 W={2.25666 * 8.2e-7}	$ width must be computed
M5  y a  n0  vdd tp L=5e-7 W={2.25666 * 8.2e-7}	$ width must be computed
M6  y b  n0  vdd tp L=5e-7 W={2.25666 * 8.2e-7}	$ width must be computed

M7  y n2 vss vss tn L=6e-7 W=8.2e-7
M8  y a  n1  vss tn L=6e-7 W=8.2e-7
M9 n1 b  vss vss tn L=6e-7 W=8.2e-7

.ends

.subckt full_adder a b cin s cout 
XXOR1 a b n0 xor2x1 

XXOR2 cin n0 s xor2x1 

XMUX1 a cin n0 cout mux2x1
.ends

.subckt carry_select_16 a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 aA aB aC aD aE aF b0 b1 b2 b3 b4 b5 b6 b7 b8 b9 bA bB bC bD bE bF cin s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 sA sB sC sD sE sF cout
*mux2x1 pin order: in0 in1 sel out   (sel=0 -> in0, sel=1 -> in1)

*Stage 1: bits 0-1
Xfa0_0 a0 b0 vss s0_0 c1_0 full_adder
Xfa1_0 a1 b1 c1_0 s1_0 c2_0 full_adder

Xfa0_1 a0 b0 vdd s0_1 c1_1 full_adder
Xfa1_1 a1 b1 c1_1 s1_1 c2_1 full_adder

*Sum muxes
Xmux_s0 s0_0 s0_1 cin s0 mux2x1
Xmux_s1 s1_0 s1_1 cin s1 mux2x1

*Carry mux
Xmux_c2 c2_0 c2_1 cin c2 mux2x1
*end Stage 1

*Stage 2: bits 2-4
Xfa2_0 a2 b2 vss s2_0 c3_0 full_adder
Xfa3_0 a3 b3 c3_0 s3_0 c4_0 full_adder
Xfa4_0 a4 b4 c4_0 s4_0 c5_0 full_adder

Xfa2_1 a2 b2 vdd s2_1 c3_1 full_adder
Xfa3_1 a3 b3 c3_1 s3_1 c4_1 full_adder
Xfa4_1 a4 b4 c4_1 s4_1 c5_1 full_adder

*Sum muxes
Xmux_s2 s2_0 s2_1 c2 s2 mux2x1
Xmux_s3 s3_0 s3_1 c2 s3 mux2x1
Xmux_s4 s4_0 s4_1 c2 s4 mux2x1

*Carry mux
Xmux_c5 c5_0 c5_1 c2 c5 mux2x1
*end Stage 2

*Stage 3: bits 5-8
Xfa5_0 a5 b5 vss s5_0 c6_0 full_adder
Xfa6_0 a6 b6 c6_0 s6_0 c7_0 full_adder
Xfa7_0 a7 b7 c7_0 s7_0 c8_0 full_adder
Xfa8_0 a8 b8 c8_0 s8_0 c9_0 full_adder

Xfa5_1 a5 b5 vdd s5_1 c6_1 full_adder
Xfa6_1 a6 b6 c6_1 s6_1 c7_1 full_adder
Xfa7_1 a7 b7 c7_1 s7_1 c8_1 full_adder
Xfa8_1 a8 b8 c8_1 s8_1 c9_1 full_adder

*Sum muxes
Xmux_s5 s5_0 s5_1 c5 s5 mux2x1
Xmux_s6 s6_0 s6_1 c5 s6 mux2x1
Xmux_s7 s7_0 s7_1 c5 s7 mux2x1
Xmux_s8 s8_0 s8_1 c5 s8 mux2x1

*Carry mux
Xmux_c9 c9_0 c9_1 c5 c9 mux2x1
*end Stage 3

*Stage 4: bits 9-D
Xfa9_0 a9 b9 vss s9_0 cA_0 full_adder
XfaA_0 aA bA cA_0 sA_0 cB_0 full_adder
XfaB_0 aB bB cB_0 sB_0 cC_0 full_adder
XfaC_0 aC bC cC_0 sC_0 cD_0 full_adder
XfaD_0 aD bD cD_0 sD_0 cE_0 full_adder

Xfa9_1 a9 b9 vdd s9_1 cA_1 full_adder
XfaA_1 aA bA cA_1 sA_1 cB_1 full_adder
XfaB_1 aB bB cB_1 sB_1 cC_1 full_adder
XfaC_1 aC bC cC_1 sC_1 cD_1 full_adder
XfaD_1 aD bD cD_1 sD_1 cE_1 full_adder

*Sum muxes
Xmux_s9 s9_0 s9_1 c9 s9 mux2x1
Xmux_sA sA_0 sA_1 c9 sA mux2x1
Xmux_sB sB_0 sB_1 c9 sB mux2x1
Xmux_sC sC_0 sC_1 c9 sC mux2x1
Xmux_sD sD_0 sD_1 c9 sD mux2x1

*Carry mux
Xmux_cE cE_0 cE_1 c9 cE mux2x1
*end Stage 4

*Stage 5: bits E-F
XfaE_0 aE bE vss sE_0 cF_0 full_adder
XfaF_0 aF bF cF_0 sF_0 c10_0 full_adder

XfaE_1 aE bE vdd sE_1 cF_1 full_adder
XfaF_1 aF bF cF_1 sF_1 c10_1 full_adder

*Sum muxes
Xmux_sE sE_0 sE_1 cE sE mux2x1
Xmux_sF sF_0 sF_1 cE sF mux2x1

*Carry mux
Xmux_cout c10_0 c10_1 cE cout mux2x1
*end Stage 5

.ends

