module TopModule (
  input [4:1] x,
  output logic f
);

always @(posedge clk) begin
  assign f = x[3] & ~x[2] | x[4] ^ x[1];
end

endmodule