Return-Path: <devicetree+bounces-285870-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id KNhyIxKU1mmiGQgAu9opvQ
	(envelope-from <devicetree+bounces-285870-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Wed, 08 Apr 2026 19:44:50 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sin.lore.kernel.org (sin.lore.kernel.org [IPv6:2600:3c15:e001:75::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 940E63BFC6E
	for <lists+devicetree@lfdr.de>; Wed, 08 Apr 2026 19:44:49 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sin.lore.kernel.org (Postfix) with ESMTP id 2D9D23015144
	for <lists+devicetree@lfdr.de>; Wed,  8 Apr 2026 17:34:27 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id E88A53D6462;
	Wed,  8 Apr 2026 17:34:23 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=baylibre-com.20251104.gappssmtp.com header.i=@baylibre-com.20251104.gappssmtp.com header.b="Q67U35yb"
X-Original-To: devicetree@vger.kernel.org
Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B3BCF3D3498
	for <devicetree@vger.kernel.org>; Wed,  8 Apr 2026 17:34:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1775669663; cv=none; b=u40GWoUHWIBNhBOyYnBTSlMV+p+DC9ZhyfTOdeHfF7Gjvtmm59hWRYKHRQx5FWzcE5CigrEIRsjpnevWSaw/URwWi4ZeY3eCCHfTT47mTcg81oVIV4lgN8CJZhz1IhlrhcGC7LDLeaJXWBtn1wqAoyp0Pff3UYT1vIpqnKYfsjU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1775669663; c=relaxed/simple;
	bh=G3FHbnZIvkh4qnF0RbI8m2zIo17GnxV2+bwgVnfgM3U=;
	h=From:To:Cc:Subject:In-Reply-To:References:Date:Message-ID:
	 MIME-Version:Content-Type; b=LZFYgQ5fVueHg18bJ+GOjZjVhTHK3n1Nn3vRgCxQDUomk8NubbOr6nbvHEDtDk5FlGDWYwQx6ZC0fAwGYSib5C4Imc0Go2FXbfe9EydvBiMzjhkbBrhDBKn9LsaVZWofuwlBAjdRwdA04SdyvLFp8Otg8IKA1SjCS1AFstLNJ1Q=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20251104.gappssmtp.com header.i=@baylibre-com.20251104.gappssmtp.com header.b=Q67U35yb; arc=none smtp.client-ip=209.85.221.51
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com
Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-43cf3ee0fc1so822170f8f.1
        for <devicetree@vger.kernel.org>; Wed, 08 Apr 2026 10:34:21 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=baylibre-com.20251104.gappssmtp.com; s=20251104; t=1775669660; x=1776274460; darn=vger.kernel.org;
        h=mime-version:message-id:date:user-agent:references:in-reply-to
         :subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to;
        bh=qbPKJoXcFiZEHjruKbVgJ9S6J16xuB0veaEwyiyvCi0=;
        b=Q67U35yb5O0Yk80LuVjeuE3Jou8++czgnxOMErqzDr4jW0olOOREmfkO3HTZmZHTW0
         erM13fzO5iuxNSBTGBvKOz4nnD2WntAvTSnVhSW1eOuiM9DBkFezSJ4R6Mtu+TGDU7wv
         dx05lC+8iBz1I/+sZlX7TfG5yhhP4/TjBc38ymqgIp8zSFmmggf+d0kpmDQgVsTBIpvx
         Q8W5WeKawJj072YdJxVN4KY6dMJ+ob9Q6wcqsQdvhY5U9PpAhkIdOHor9zU5JXiOALcw
         DDnMCas5Dgz1ZU/hibcBRrMwA7uSlQCGJ5AOZyt9SvsUkmHH+CLRmVQsJsHWXrEp1Y4l
         pKAg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1775669660; x=1776274460;
        h=mime-version:message-id:date:user-agent:references:in-reply-to
         :subject:cc:to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject
         :date:message-id:reply-to;
        bh=qbPKJoXcFiZEHjruKbVgJ9S6J16xuB0veaEwyiyvCi0=;
        b=Dg9p/4dfe+G5E0A+alcrSdCf17heQE8GNW1KK6idwJOZD14VfsW0fMJwBn2cmxPRtV
         ucS/p8Hnpy7hQWT71ElW228cDY4KOI+E3mLedETbqra4obOJkq7/gcS/6FBx7mIJAeRg
         W35Mv2zsT1FjJg1OdePVdtfij8ZqI0tYf5ymOTgZxDiNWt9Mqpjd+D8QdUfEidAVkXj+
         9qB671hV8nBEa04cb/+aP7hwJbvzK3SMePWqyDQOfzZG+nQ9JaeBA9I+sxufrHAIPDDU
         XVUN2r1x4bGBUAmSTHU+UjJ8aK6jxPPqQQYHuqjTJFUjMZQgsoiyaI6nm9AJ4wZqkbtN
         liqw==
X-Forwarded-Encrypted: i=1; AJvYcCWomT2QvYd/LdY35sFlOpu4UpyvO70cKQG1xqfimriELQ29izsYOlM9hXFd61LBKV4J+u8KPj10mj3C@vger.kernel.org
X-Gm-Message-State: AOJu0YzW6o5nXkO2xD0xM3GnT+poSzOduHZYo1G5SNF/MGUk7EXQt4gS
	wogzd75rVg49izWUUExw0hoa9FWHjU+81LbqcsOJOxm+aub/32HLsJR1KeOkz9CEHlw=
X-Gm-Gg: AeBDies1bNEVR3oYf7ziEYlCdYCjxn3hrg8skJu6ZZZkNQTPyEqubErGmXXkrGlLzlY
	K7Xisdrlolpdqi3g06TqgqSKFVq3X5+zan6it2/cwYmcGFFd/EtDDalmBhWIMv4/5sl31C0ssCr
	soHOld40MgvecKQFs57FUGxH01GxnLHAiTrScweZE+56qHYF+Qz7TVevfAKarNvdYlSyXvLkTrD
	Sn5HyHqMJl5joH5fN6J2Of6A5pBa0HOAWOQRfLhT1wAdU+K3+SPmN2ugPs9kJmrZiWds3ZOeTRA
	ylwLLINDSeTaFMFwXfllbK10ek3SjRTeL+4gKxrtKu8vlqWdZaPuZVth/RNQgkKKOixk5cuwQ0Y
	TXsK0Q7j7Fzk2xuY+Gf0BL7xDp4TXwUN/j0TC/NRLLPbtH53r7F2XIH3HMeAc4sy7jAO5MB4yfq
	u5horhdKYLOPYElsUWpZ8=
X-Received: by 2002:a05:6000:4b0a:b0:43b:a16b:ee69 with SMTP id ffacd0b85a97d-43d595cf8c2mr485116f8f.24.1775669659987;
        Wed, 08 Apr 2026 10:34:19 -0700 (PDT)
Received: from localhost ([2a01:e0a:3c5:5fb1:d54d:290b:e0:25b6])
        by smtp.gmail.com with UTF8SMTPSA id ffacd0b85a97d-43d1e4d27a8sm60840731f8f.17.2026.04.08.10.34.19
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 08 Apr 2026 10:34:19 -0700 (PDT)
From: Jerome Brunet <jbrunet@baylibre.com>
To: Chuan Liu <chuan.liu@amlogic.com>
Cc: Krzysztof Kozlowski <krzk@kernel.org>,  Neil Armstrong
 <neil.armstrong@linaro.org>,  Michael Turquette <mturquette@baylibre.com>,
  Stephen Boyd <sboyd@kernel.org>,  Rob Herring <robh@kernel.org>,
  Krzysztof Kozlowski <krzk+dt@kernel.org>,  Conor Dooley
 <conor+dt@kernel.org>,  linux-amlogic@lists.infradead.org,
  linux-clk@vger.kernel.org,  devicetree@vger.kernel.org,
  linux-kernel@vger.kernel.org,  Martin Blumenstingl
 <martin.blumenstingl@googlemail.com>
Subject: Re: [PATCH 04/13] clk: amlogic: Add basic clock driver
In-Reply-To: <76ef272c-e09a-400e-b381-82d7f29760ca@amlogic.com> (Chuan Liu's
	message of "Wed, 8 Apr 2026 22:32:56 +0800")
References: <20260209-a9_clock_driver-v1-0-a9198dc03d2a@amlogic.com>
	<20260209-a9_clock_driver-v1-4-a9198dc03d2a@amlogic.com>
	<89cc0724-32a8-4da5-8070-c128cafcfc82@kernel.org>
	<76ef272c-e09a-400e-b381-82d7f29760ca@amlogic.com>
User-Agent: mu4e 1.12.9; emacs 30.1
Date: Wed, 08 Apr 2026 19:34:18 +0200
Message-ID: <1j7bqhtkyt.fsf@starbuckisacylon.baylibre.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain
X-Spamd-Result: default: False [0.34 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	R_MISSING_CHARSET(0.50)[];
	R_DKIM_ALLOW(-0.20)[baylibre-com.20251104.gappssmtp.com:s=20251104];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c15:e001:75::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	TAGGED_FROM(0.00)[bounces-285870-lists,devicetree=lfdr.de];
	RCPT_COUNT_TWELVE(0.00)[13];
	RCVD_TLS_LAST(0.00)[];
	RECEIVED_HELO_LOCALHOST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	DMARC_NA(0.00)[baylibre.com];
	FREEMAIL_CC(0.00)[kernel.org,linaro.org,baylibre.com,lists.infradead.org,vger.kernel.org,googlemail.com];
	ASN(0.00)[asn:63949, ipnet:2600:3c15::/32, country:SG];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[jbrunet@baylibre.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[baylibre-com.20251104.gappssmtp.com:+];
	RCVD_COUNT_FIVE(0.00)[5];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	NEURAL_HAM(-0.00)[-0.997];
	TO_DN_SOME(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sin.lore.kernel.org:helo,sin.lore.kernel.org:rdns,starbuckisacylon.baylibre.com:mid,baylibre-com.20251104.gappssmtp.com:dkim,amlogic.com:email]
X-Rspamd-Queue-Id: 940E63BFC6E
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On mer. 08 avril 2026 at 22:32, Chuan Liu <chuan.liu@amlogic.com> wrote:

> Hi Krzysztof (& ALL),
> Thanks for review.
>
> On 2/9/2026 9:17 PM, Krzysztof Kozlowski wrote:
>> [ EXTERNAL EMAIL ]
>> On 09/02/2026 06:48, Chuan Liu via B4 Relay wrote:
>>> From: Chuan Liu <chuan.liu@amlogic.com>
>>>
>>> Implement core clock driver for Amlogic SoC platforms, supporting
>> So how did all existing Amlogic SoC platforms work so far without basic
>> clock driver? Really, how?
>> You are suppose to grow existing code, not add your completely new
>> "basic" driver just because you have it that way in downstream.
>> 
>
> Firstly, apologies for the delayed response. I had intended to consolidate
> the V1 review feedback and come back with a clearer plan for V2 changes. In
> the meantime, Martin has provided many detailed and valuable suggestions -
> much appreciated.
>
> The original goal of optimizing the HW based on A9 and introducing a new
> clock driver is to reduce unnecessary complexity in the driver. On A9, we
> optimized the Clock/PLL controller HW to simplify driver performance,
> complexity, memory footprint, and reusability. Improvements on the HW side
> can also help drive corresponding enhancements in the driver:
>    - Performance: Encapsulates sub-clock functions, reducing call paths
>    - Complexity: Standardized register bits eliminate a large number of
> bit definitions (~1/3 of original code is defined register bit [1])
>    - Memory: Object-oriented design avoids copy/paste for repeated clocks
>    - Reusability: Same controller works across SoCs without driver
> changes (or with minimal changes)
>
> The old meson driver required compromises to unify legacy controller
> characteristics and driver styles. On A9, we want a fresh start.

I thought I was clear on the cover letter, apparently not.

*This is not going to happen*

You've provided no technical justification for such "a fresh start".

There no reason for A9 HW to be supported by different drivers than the
rest of the Amlogic SoC when it is quite clear it can fit with the
current drivers.

At lot of work by a lot of different people has gone into stabilizing
and maintaing the current driver. That's valuable too. If you are not
happy with current level of "performance" then make your case with
actual numbers and submit changes against the current drivers, making
improvement available to all supported SoCs. That's how upstream works.

>
>> Best regards,
>> Krzysztof

-- 
Jerome

