# MScFPGAStuff
##Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA


![routers](https://user-images.githubusercontent.com/13660762/28440666-27c58ed4-6d9f-11e7-96cf-1a93d7a3ce83.png)

Fig1:Clock cycles requirement for the proposed single pipelined stage router in a 2x3 mesh network for zero load


![testbench](https://user-images.githubusercontent.com/13660762/28440667-27c9529e-6d9f-11e7-9d0d-7adff6206e28.png)

Fig2:Simulation waveform with test load
