// Seed: 239560648
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1 ();
  logic [1  *  -1 : -1] id_1 = -1, id_2;
  wire id_3, id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5;
  assign id_2 = id_3#(.id_4(1));
  wire id_6;
  assign module_3.id_1 = 0;
endmodule
module module_3;
  wire id_1 = id_1 == id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
