T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 ;\r\nunsigned short V_5 ;\r\nbool V_6 = false ;\r\nif ( ( V_4 -> V_7 & ( V_8 |\r\nV_9 |\r\nV_10 ) ) != V_9 )\r\nreturn V_11 ;\r\nV_5 = F_2 ( V_4 -> V_12 + V_13 ) ;\r\nif ( V_5 & ( V_14 | V_15 ) ) {\r\nif ( V_5 & V_15 )\r\nF_3 ( V_16 L_1 ) ;\r\nif ( V_4 -> V_17 )\r\nV_6 = true ;\r\nif ( ! ( V_5 & V_18 ) )\r\nV_5 |= V_18 ;\r\n}\r\nif ( F_4 () != NULL )\r\nF_5 ( V_4 -> V_19 , 0 ) ;\r\nreturn V_6 ? V_20 : V_11 ;\r\n}\r\nstatic inline void F_6 ( T_2 * V_21 , T_2 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nwhile ( V_23 -- > 0 ) {\r\n* V_21 ++ = F_2 ( V_24 ) ^ V_22 ;\r\nF_2 ( V_24 ) ;\r\n}\r\n}\r\nstatic inline void F_7 ( T_3 * V_21 , T_3 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nF_2 ( V_24 ) ;\r\n* V_21 ++ = ( ( ( ( T_3 ) V_26 & 0xff ) << 24 ) | ( ( T_3 ) V_25 << 8 ) ) ^ V_22 ;\r\n}\r\n}\r\nstatic inline void F_8 ( T_2 * V_21 , T_2 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nwhile ( V_23 -- > 0 ) {\r\n* V_21 ++ = F_2 ( V_24 ) ^ V_22 ;\r\n* V_21 ++ = F_2 ( V_24 ) ^ V_22 ;\r\n}\r\n}\r\nstatic inline void F_9 ( T_3 * V_21 , T_3 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 , V_27 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nV_27 = F_2 ( V_24 ) ;\r\n* V_21 ++ = ( ( ( ( T_3 ) V_26 & 0xff ) << 24 ) | ( ( T_3 ) V_25 << 8 ) ) ^ V_22 ;\r\n* V_21 ++ = ( ( ( T_3 ) V_27 << 16 ) | ( V_26 & 0xff00 ) ) ^ V_22 ;\r\n}\r\n}\r\nstatic inline void F_10 ( T_2 * V_21 , T_2 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nwhile ( V_23 -- > 0 ) {\r\n* V_21 ++ = F_11 ( F_2 ( V_24 ) ^ V_22 ) ;\r\nF_2 ( V_24 ) ;\r\n}\r\n}\r\nstatic inline void F_12 ( T_3 * V_21 , T_3 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nF_2 ( V_24 ) ;\r\n* V_21 ++ = F_13 ( ( ( ( V_26 & 0xff ) << 24 ) | ( ( T_3 ) V_25 << 8 ) ) ^ V_22 ) ;\r\n}\r\n}\r\nstatic inline void F_14 ( T_2 * V_21 , T_2 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nwhile ( V_23 -- > 0 ) {\r\n* V_21 ++ = F_11 ( F_2 ( V_24 ) ^ V_22 ) ;\r\n* V_21 ++ = F_11 ( F_2 ( V_24 ) ^ V_22 ) ;\r\n}\r\n}\r\nstatic inline void F_15 ( T_3 * V_21 , T_3 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 , V_27 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nV_27 = F_2 ( V_24 ) ;\r\n* V_21 ++ = F_13 ( ( ( ( V_26 & 0xff ) << 24 ) | ( ( T_3 ) V_25 << 8 ) ) ^ V_22 ) ;\r\n* V_21 ++ = F_13 ( ( ( ( T_3 ) V_27 << 16 ) | ( V_26 & 0xff00 ) ) ^ V_22 ) ;\r\n}\r\n}\r\nstatic inline void F_16 ( T_4 * V_21 , T_2 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 ;\r\nregister T_3 V_28 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nF_2 ( V_24 ) ;\r\nV_28 = ( ( ( V_26 & 0xff ) << 8 ) | ( V_25 << 16 ) ) ^ V_22 ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 8 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 16 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 24 ) ;\r\n}\r\n}\r\nstatic inline void F_17 ( T_4 * V_21 , T_2 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 ;\r\nregister T_3 V_28 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nF_2 ( V_24 ) ;\r\nV_28 = ( ( ( V_26 & 0xff ) << 8 ) | ( V_25 << 16 ) ) ^ V_22 ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 24 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 16 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 8 ) ;\r\n}\r\n}\r\nstatic inline void F_18 ( T_4 * V_21 , T_3 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 , V_27 ;\r\nregister T_3 V_28 , V_29 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nV_27 = F_2 ( V_24 ) ;\r\nV_28 = ( ( ( ( T_3 ) V_26 & 0xff ) << 24 ) | ( ( T_3 ) V_25 << 8 ) ) ^ V_22 ;\r\nV_29 = ( ( ( T_3 ) V_27 << 16 ) | ( V_26 & 0xff00 ) ) ^ V_22 ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 8 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 16 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 24 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_29 >> 8 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_29 >> 16 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_29 >> 24 ) ;\r\n}\r\n}\r\nstatic inline void F_19 ( T_4 * V_21 , T_3 V_22 , unsigned int V_23 , unsigned long V_24 )\r\n{\r\nregister T_2 V_25 , V_26 , V_27 ;\r\nregister T_3 V_28 , V_29 ;\r\nwhile ( V_23 -- > 0 ) {\r\nV_25 = F_2 ( V_24 ) ;\r\nV_26 = F_2 ( V_24 ) ;\r\nV_27 = F_2 ( V_24 ) ;\r\nV_28 = ( ( ( ( T_3 ) V_26 & 0xff ) << 24 ) | ( ( T_3 ) V_25 << 8 ) ) ^ V_22 ;\r\nV_29 = ( ( ( T_3 ) V_27 << 16 ) | ( V_26 & 0xff00 ) ) ^ V_22 ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 24 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 16 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_28 >> 8 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_29 >> 24 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_29 >> 16 ) ;\r\n* V_21 ++ = ( T_4 ) ( V_29 >> 8 ) ;\r\n}\r\n}\r\nstatic void F_20 ( struct V_3 * V_4 , unsigned int V_23 , unsigned int V_30 )\r\n{\r\nunsigned long V_24 = V_4 -> V_12 + V_31 ;\r\nunsigned int V_22 = V_4 -> V_32 ;\r\nif ( V_4 -> V_33 == 3 ) {\r\nif ( V_4 -> V_34 ) {\r\nif ( V_4 -> V_35 == 1 ) {\r\nF_16 ( ( char * ) V_4 -> V_36 + ( V_30 * 3 ) , V_22 , V_23 , V_24 ) ;\r\n} else {\r\nF_18 ( ( char * ) V_4 -> V_36 + ( V_30 * 6 ) , V_22 , V_23 , V_24 ) ;\r\n}\r\n} else {\r\nif ( V_4 -> V_35 == 1 ) {\r\nF_17 ( ( char * ) V_4 -> V_36 + ( V_30 * 3 ) , V_22 , V_23 , V_24 ) ;\r\n} else {\r\nF_19 ( ( char * ) V_4 -> V_36 + ( V_30 * 6 ) , V_22 , V_23 , V_24 ) ;\r\n}\r\n}\r\nreturn;\r\n}\r\nif ( V_4 -> V_37 == 0 ) {\r\nif ( V_4 -> V_35 == 1 ) {\r\nif ( V_4 -> V_38 == 2 ) {\r\nF_6 ( ( T_2 * ) V_4 -> V_36 + V_30 , V_22 , V_23 , V_24 ) ;\r\n} else {\r\nF_7 ( ( T_3 * ) V_4 -> V_36 + V_30 , V_22 , V_23 , V_24 ) ;\r\n}\r\n} else {\r\nif ( V_4 -> V_38 == 2 ) {\r\nF_8 ( ( T_2 * ) V_4 -> V_36 + ( V_30 * 2 ) , V_22 , V_23 , V_24 ) ;\r\n} else {\r\nF_9 ( ( T_3 * ) V_4 -> V_36 + ( V_30 * 2 ) , V_22 , V_23 , V_24 ) ;\r\n}\r\n}\r\n} else {\r\nif ( V_4 -> V_35 == 1 ) {\r\nif ( V_4 -> V_38 == 2 ) {\r\nF_10 ( ( T_2 * ) V_4 -> V_36 + V_30 , V_22 , V_23 , V_24 ) ;\r\n} else {\r\nF_12 ( ( T_3 * ) V_4 -> V_36 + V_30 , V_22 , V_23 , V_24 ) ;\r\n}\r\n} else {\r\nif ( V_4 -> V_38 == 2 ) {\r\nF_14 ( ( T_2 * ) V_4 -> V_36 + ( V_30 * 2 ) , V_22 , V_23 , V_24 ) ;\r\n} else {\r\nF_15 ( ( T_3 * ) V_4 -> V_36 + ( V_30 * 2 ) , V_22 , V_23 , V_24 ) ;\r\n}\r\n}\r\n}\r\n}\r\nT_1 F_21 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 ;\r\nint V_23 , V_30 , V_39 , V_40 , V_41 ;\r\nif ( ( V_4 -> V_7 & ( V_8 | V_9 ) ) != V_9 )\r\nreturn V_11 ;\r\nif ( V_4 -> V_17 == NULL || V_4 -> V_17 -> V_42 == NULL || ! F_22 ( V_4 -> V_17 ) )\r\nreturn V_11 ;\r\nV_40 = F_2 ( V_4 -> V_12 + V_43 ) ;\r\nV_41 = F_2 ( V_4 -> V_12 + V_44 ) ;\r\nV_23 = V_41 - V_40 ;\r\nif ( V_23 < 0 )\r\nV_23 += 0x10000 ;\r\nif ( V_23 == 0 )\r\nV_23 = 0x10000 ;\r\nV_23 /= V_4 -> V_38 ;\r\nif ( V_23 > 64 )\r\nV_23 -= 32 ;\r\n#if 0\r\nchip->pcm_hwptr += size;\r\nchip->pcm_hwptr %= chip->pcm_size;\r\nchip->pcm_tdone += size;\r\nif (chip->pcm_frame == 2) {\r\nunsigned long rdp_port = chip->port + PDAUDIOCF_REG_MD;\r\nwhile (size-- > 0) {\r\ninw(rdp_port);\r\ninw(rdp_port);\r\n}\r\n} else {\r\nunsigned long rdp_port = chip->port + PDAUDIOCF_REG_MD;\r\nwhile (size-- > 0) {\r\ninw(rdp_port);\r\ninw(rdp_port);\r\ninw(rdp_port);\r\n}\r\n}\r\n#else\r\nV_30 = V_4 -> V_45 + V_4 -> V_46 ;\r\nV_30 %= V_4 -> V_47 ;\r\nV_4 -> V_46 += V_23 ;\r\nwhile ( V_23 > 0 ) {\r\nV_39 = V_4 -> V_47 - V_30 ;\r\nif ( V_39 > V_23 )\r\nV_39 = V_23 ;\r\nF_20 ( V_4 , V_39 , V_30 ) ;\r\nV_30 += V_39 ;\r\nV_30 %= V_4 -> V_47 ;\r\nV_23 -= V_39 ;\r\n}\r\n#endif\r\nF_23 ( & V_4 -> V_48 ) ;\r\nwhile ( V_4 -> V_46 >= V_4 -> V_49 ) {\r\nV_4 -> V_45 += V_4 -> V_49 ;\r\nV_4 -> V_45 %= V_4 -> V_47 ;\r\nV_4 -> V_46 -= V_4 -> V_49 ;\r\nF_24 ( & V_4 -> V_48 ) ;\r\nF_25 ( V_4 -> V_17 ) ;\r\nF_23 ( & V_4 -> V_48 ) ;\r\n}\r\nF_24 ( & V_4 -> V_48 ) ;\r\nreturn V_11 ;\r\n}
