0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.sim/sim_1/impl/timing/xsim/tb_16_to_4_tree_time_impl.v,1679060266,verilog,,,,glbl;improved_16_to_4_priority_encoder,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sim_1/new/tb_16_to_4_tree.vhd,1678978906,vhdl,,,,tb_16_to_4_tree,,,,,,,,
