
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033455                       # Number of seconds simulated
sim_ticks                                 33455312856                       # Number of ticks simulated
final_tick                               604958235975                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111520                       # Simulator instruction rate (inst/s)
host_op_rate                                   143839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1080310                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911576                       # Number of bytes of host memory used
host_seconds                                 30968.25                       # Real time elapsed on the host
sim_insts                                  3453594029                       # Number of instructions simulated
sim_ops                                    4454434154                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1771648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1978880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       476288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4232064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1131008                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1131008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13841                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3721                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33063                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8836                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8836                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52955655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59149948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14236543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               126499011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             156866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33806529                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33806529                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33806529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52955655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59149948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14236543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160305540                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80228569                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432669                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24860877                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801625                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14174851                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674209                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044200                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56739                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33526312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158209624                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432669                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718409                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8847330                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4076994                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527049                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77206390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44638757     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615088      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951337      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767517      3.58%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555863      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748605      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127663      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849675      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13951885     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77206390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354396                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971986                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34582209                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3948511                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519703                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125712                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7030245                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094550                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177012778                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7030245                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36034547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1512809                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435483                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30180037                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2013260                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172359609                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689154                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812611                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228853732                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784499741                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784499741                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79957560                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20311                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5385383                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26505283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97071                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1870037                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163118889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137670959                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181436                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48947438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134388329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77206390                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783155                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26848724     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14397379     18.65%     53.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12497029     16.19%     69.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674893      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8036587     10.41%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723924      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089117      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555723      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383014      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77206390                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540863     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175311     21.45%     87.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101095     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107986751     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085251      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23690885     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4898151      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137670959                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715984                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817269                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005936                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353547013                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212086623                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133177344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138488228                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337949                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7575212                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          907                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408898                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7030245                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         923960                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58533                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163138755                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26505283                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762253                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958993                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021473                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135096722                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22771111                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574237                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27549362                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415741                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778251                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683898                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133326360                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133177344                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81827726                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199709063                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659974                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409735                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49527867                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806388                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70176145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618949                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32362609     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848913     21.16%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309410     11.84%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816045      4.01%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693514      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120324      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003551      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875494      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4146285      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70176145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4146285                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229169315                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333314841                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3022179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802286                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802286                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246439                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246439                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624917049                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174568064                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182444469                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80228569                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28466505                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23377346                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1849049                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11927832                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11109377                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2896736                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79750                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29397582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156438068                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28466505                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14006113                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33617569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9913991                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6918087                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14377798                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       732375                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77969075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.465049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44351506     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3349414      4.30%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2943520      3.78%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3164809      4.06%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2781574      3.57%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1433666      1.84%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          949698      1.22%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2485221      3.19%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16509667     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77969075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354818                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.949905                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30928294                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6529011                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31977109                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       504848                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8029807                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4643954                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6015                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185486230                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47424                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8029807                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32457856                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3225966                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       800673                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30920807                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2533961                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179225526                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        11348                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1590123                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       690808                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           68                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248841096                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    835826382                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    835826382                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154574761                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        94266297                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30562                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15845                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6692541                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17717667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9246002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       221047                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2881417                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168992624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30535                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135798984                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       262685                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     56005463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    171213781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77969075                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.741703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28145203     36.10%     36.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16427077     21.07%     57.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10974802     14.08%     71.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7020160      9.00%     80.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6929630      8.89%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4078822      5.23%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3105222      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       687411      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       600748      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77969075                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         996689     69.76%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            36      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188047     13.16%     82.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       244063     17.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111634862     82.21%     82.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1852043      1.36%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14706      0.01%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14508986     10.68%     94.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7788387      5.74%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135798984                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.692651                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1428835                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010522                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    351258560                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225029562                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132011566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137227819                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       238066                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6445952                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          461                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          955                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2096494                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8029807                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2509523                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       147600                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169023164                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       297463                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17717667                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9246002                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15829                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6264                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          955                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1129611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1038724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2168335                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133450597                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13647471                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2348384                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21217524                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18908845                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7570053                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.663380                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132145270                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132011566                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86118949                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240410220                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.645443                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358217                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91933573                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112531857                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56495040                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1871538                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69939268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.167066                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28299382     40.46%     40.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18792747     26.87%     67.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7699574     11.01%     78.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3943301      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3375529      4.83%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1673722      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1834338      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       932095      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3388580      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69939268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91933573                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112531857                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18421216                       # Number of memory references committed
system.switch_cpus1.commit.loads             11271712                       # Number of loads committed
system.switch_cpus1.commit.membars              14706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16149336                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101245264                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2215100                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3388580                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235577585                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346091029                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2259494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91933573                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112531857                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91933573                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872680                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872680                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.145896                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.145896                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       602705001                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180977893                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174104391                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80228569                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29520525                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24066976                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1970883                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12406631                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11518862                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3182145                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87323                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29533149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             162201173                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29520525                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14701007                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36008288                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10480740                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4859049                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14575220                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       952766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78886119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42877831     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2384861      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4429905      5.62%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4438622      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2752174      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2196134      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1369915      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1292356      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17144321     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78886119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367955                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021738                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30789482                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4802876                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34595343                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213141                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8485276                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4994684                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          315                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     194599526                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8485276                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33018194                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         937241                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       803735                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32536731                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3104938                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     187690956                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1295447                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       947353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    263620515                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    875612499                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    875612499                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162888079                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100732358                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33359                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16038                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8630922                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17351564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8869731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110467                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3061840                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176896897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140884422                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       278946                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59863141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183103545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     78886119                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785922                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26877699     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17189875     21.79%     55.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11369852     14.41%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7444205      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7851995      9.95%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3773962      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3002081      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       679648      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       696802      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78886119                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         876543     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166396     13.77%     86.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       165275     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117846438     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1892605      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16038      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13629707      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7499634      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140884422                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.756038                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1208214                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008576                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    362142118                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236792428                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137649191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142092636                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       437585                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6732972                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1834                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2142989                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8485276                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         478451                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84172                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176928980                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       350690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17351564                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8869731                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16038                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1232841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1093705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2326546                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139011478                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13004128                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1872939                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20326219                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19711431                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7322091                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732693                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137692856                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137649191                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87717686                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        251752665                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715713                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348428                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     94866023                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116807869                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60121510                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1994644                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70400843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150517                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26563867     37.73%     37.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19789042     28.11%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8222041     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4100616      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4090862      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1653717      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1658390      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       887940      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3434368      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70400843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     94866023                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116807869                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17345334                       # Number of memory references committed
system.switch_cpus2.commit.loads             10618592                       # Number of loads committed
system.switch_cpus2.commit.membars              16038                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16860089                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105234797                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2409211                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3434368                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           243895854                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362349701                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1342450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           94866023                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116807869                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     94866023                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845704                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845704                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182447                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182447                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624443866                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191234233                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      178759226                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32076                       # number of misc regfile writes
system.l20.replacements                         13857                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215037                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24097                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.923808                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.147672                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.362212                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5364.802645                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4669.687471                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000817                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523907                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456024                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35762                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35762                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9352                       # number of Writeback hits
system.l20.Writeback_hits::total                 9352                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35762                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35762                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35762                       # number of overall hits
system.l20.overall_hits::total                  35762                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13841                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13857                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13841                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13857                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13841                       # number of overall misses
system.l20.overall_misses::total                13857                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2746939                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1772996789                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1775743728                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2746939                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1772996789                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1775743728                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2746939                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1772996789                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1775743728                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49603                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49619                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9352                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9352                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49603                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49619                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49603                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49619                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279036                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279268                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279036                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279268                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279036                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279268                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 171683.687500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128097.448812                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128147.775709                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 171683.687500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128097.448812                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128147.775709                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 171683.687500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128097.448812                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128147.775709                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2208                       # number of writebacks
system.l20.writebacks::total                     2208                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13841                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13857                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13841                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13857                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13841                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13857                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2595356                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1642229174                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1644824530                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2595356                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1642229174                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1644824530                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2595356                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1642229174                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1644824530                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279036                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279268                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279036                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279268                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279036                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279268                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162209.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118649.604364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118699.901133                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162209.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118649.604364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118699.901133                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162209.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118649.604364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118699.901133                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15471                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          731295                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25711                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.442884                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.056609                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.564313                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5487.443556                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4731.935523                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001470                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000543                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.535883                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.462103                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        72995                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  72995                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           16247                       # number of Writeback hits
system.l21.Writeback_hits::total                16247                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        72995                       # number of demand (read+write) hits
system.l21.demand_hits::total                   72995                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        72995                       # number of overall hits
system.l21.overall_hits::total                  72995                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15460                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15471                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15460                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15471                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15460                       # number of overall misses
system.l21.overall_misses::total                15471                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1176489                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2121676569                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2122853058                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1176489                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2121676569                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2122853058                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1176489                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2121676569                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2122853058                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        88455                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              88466                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        16247                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            16247                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        88455                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               88466                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        88455                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              88466                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174778                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.174881                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.174778                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.174881                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.174778                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.174881                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 106953.545455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137236.518047                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137214.986620                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 106953.545455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137236.518047                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137214.986620                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 106953.545455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137236.518047                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137214.986620                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3877                       # number of writebacks
system.l21.writebacks::total                     3877                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15460                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15471                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15460                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15471                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15460                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15471                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1072864                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1975832230                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1976905094                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1072864                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1975832230                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1976905094                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1072864                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1975832230                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1976905094                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174778                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.174881                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.174778                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.174881                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.174778                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.174881                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97533.090909                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127802.860931                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127781.338892                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 97533.090909                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127802.860931                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127781.338892                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 97533.090909                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127802.860931                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127781.338892                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3735                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          422324                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16023                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.357361                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          472.758030                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.598209                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1803.320988                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9998.322774                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.038473                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001107                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.146755                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.813666                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33166                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33166                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9967                       # number of Writeback hits
system.l22.Writeback_hits::total                 9967                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33166                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33166                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33166                       # number of overall hits
system.l22.overall_hits::total                  33166                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3721                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3735                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3721                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3735                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3721                       # number of overall misses
system.l22.overall_misses::total                 3735                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1749461                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    517197537                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      518946998                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1749461                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    517197537                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       518946998                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1749461                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    517197537                       # number of overall miss cycles
system.l22.overall_miss_latency::total      518946998                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36887                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36901                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9967                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9967                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36887                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36901                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36887                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36901                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100876                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101217                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100876                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101217                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100876                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101217                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 138994.231927                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 138941.632664                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 138994.231927                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 138941.632664                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 138994.231927                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 138941.632664                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2751                       # number of writebacks
system.l22.writebacks::total                     2751                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3721                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3735                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3721                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3735                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3721                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3735                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    482037960                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    483656420                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    482037960                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    483656420                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    482037960                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    483656420                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100876                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101217                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100876                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101217                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100876                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101217                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 129545.272776                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 129493.017403                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 129545.272776                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 129493.017403                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 129545.272776                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 129493.017403                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.797402                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559143                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872116.285451                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.797402                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025316                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869868                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527029                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527029                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527029                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527029                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527029                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527029                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3694520                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3694520                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3694520                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3694520                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3694520                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3694520                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527049                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527049                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527049                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527049                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527049                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527049                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       184726                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       184726                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       184726                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       184726                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       184726                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       184726                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2775886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2775886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2775886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2775886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2775886                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2775886                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 173492.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 173492.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 173492.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 173492.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 173492.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 173492.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49603                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455154                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49859                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.042460                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.107693                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.892307                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824639                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175361                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672385                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005877                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005877                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005877                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005877                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157101                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157101                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157101                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157101                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157101                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157101                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12328114226                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12328114226                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12328114226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12328114226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12328114226                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12328114226                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25162978                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25162978                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25162978                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25162978                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007542                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007542                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006243                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006243                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006243                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006243                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78472.538214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78472.538214                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78472.538214                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78472.538214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78472.538214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78472.538214                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9352                       # number of writebacks
system.cpu0.dcache.writebacks::total             9352                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107498                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107498                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107498                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107498                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107498                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49603                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49603                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49603                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49603                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2033240831                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2033240831                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2033240831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2033240831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2033240831                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2033240831                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40990.279439                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40990.279439                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40990.279439                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40990.279439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40990.279439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40990.279439                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997042                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096547836                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990104.965517                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997042                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017623                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14377785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14377785                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14377785                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14377785                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14377785                       # number of overall hits
system.cpu1.icache.overall_hits::total       14377785                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1427906                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1427906                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1427906                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1427906                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1427906                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1427906                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14377798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14377798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14377798                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14377798                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14377798                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14377798                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 109838.923077                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109838.923077                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 109838.923077                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109838.923077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 109838.923077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109838.923077                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1187489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1187489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1187489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1187489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1187489                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1187489                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 107953.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 107953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107953.545455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 88455                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203508323                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 88711                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2294.059621                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.375176                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.624824                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915528                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084472                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10743935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10743935                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7119935                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7119935                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15241                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15241                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17863870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17863870                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17863870                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17863870                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       330748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       330748                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           50                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       330798                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        330798                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       330798                       # number of overall misses
system.cpu1.dcache.overall_misses::total       330798                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13943506160                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13943506160                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3268435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3268435                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13946774595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13946774595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13946774595                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13946774595                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11074683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11074683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7119985                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7119985                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18194668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18194668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18194668                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18194668                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029865                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018181                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018181                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018181                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018181                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42157.491988                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42157.491988                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 65368.700000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65368.700000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42161.000354                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42161.000354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42161.000354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42161.000354                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16247                       # number of writebacks
system.cpu1.dcache.writebacks::total            16247                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       242293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       242293                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       242343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       242343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       242343                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       242343                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        88455                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        88455                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        88455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        88455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        88455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        88455                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2755605490                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2755605490                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2755605490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2755605490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2755605490                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2755605490                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007987                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007987                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004862                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004862                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004862                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004862                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 31152.625516                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31152.625516                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 31152.625516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31152.625516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 31152.625516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31152.625516                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995769                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099214887                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374114.226782                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995769                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14575203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14575203                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14575203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14575203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14575203                       # number of overall hits
system.cpu2.icache.overall_hits::total       14575203                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2125494                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2125494                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2125494                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2125494                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2125494                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2125494                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14575220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14575220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14575220                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14575220                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14575220                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14575220                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 125029.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 125029.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 125029.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1763461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1763461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1763461                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 125961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36887                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181209631                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37143                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4878.702070                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.453498                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.546502                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908021                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091979                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9925932                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9925932                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6695181                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6695181                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16038                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16038                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16038                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16038                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16621113                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16621113                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16621113                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16621113                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95344                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95344                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95344                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95344                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95344                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95344                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4181697820                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4181697820                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4181697820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4181697820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4181697820                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4181697820                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10021276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10021276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6695181                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6695181                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16038                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16038                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16716457                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16716457                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16716457                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16716457                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43859.055840                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43859.055840                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43859.055840                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43859.055840                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43859.055840                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43859.055840                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9967                       # number of writebacks
system.cpu2.dcache.writebacks::total             9967                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58457                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58457                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58457                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58457                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36887                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36887                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36887                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36887                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36887                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36887                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    736785769                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    736785769                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    736785769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    736785769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    736785769                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    736785769                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19974.130968                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19974.130968                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19974.130968                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19974.130968                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19974.130968                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19974.130968                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
