#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27450f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2745280 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x273e2f0 .functor NOT 1, L_0x27782a0, C4<0>, C4<0>, C4<0>;
L_0x2778030 .functor XOR 1, L_0x2777ef0, L_0x2777f90, C4<0>, C4<0>;
L_0x2778190 .functor XOR 1, L_0x2778030, L_0x27780f0, C4<0>, C4<0>;
v0x2774e00_0 .net *"_ivl_10", 0 0, L_0x27780f0;  1 drivers
v0x2774f00_0 .net *"_ivl_12", 0 0, L_0x2778190;  1 drivers
v0x2774fe0_0 .net *"_ivl_2", 0 0, L_0x2777e50;  1 drivers
v0x27750a0_0 .net *"_ivl_4", 0 0, L_0x2777ef0;  1 drivers
v0x2775180_0 .net *"_ivl_6", 0 0, L_0x2777f90;  1 drivers
v0x27752b0_0 .net *"_ivl_8", 0 0, L_0x2778030;  1 drivers
v0x2775390_0 .net "a", 0 0, v0x2772d10_0;  1 drivers
v0x2775430_0 .net "b", 0 0, v0x2772db0_0;  1 drivers
v0x27754d0_0 .net "c", 0 0, v0x2772e50_0;  1 drivers
v0x2775570_0 .var "clk", 0 0;
v0x2775610_0 .net "d", 0 0, v0x2772fc0_0;  1 drivers
v0x27756b0_0 .net "out_dut", 0 0, L_0x2777a00;  1 drivers
v0x2775750_0 .net "out_ref", 0 0, L_0x2776720;  1 drivers
v0x27757f0_0 .var/2u "stats1", 159 0;
v0x2775890_0 .var/2u "strobe", 0 0;
v0x2775930_0 .net "tb_match", 0 0, L_0x27782a0;  1 drivers
v0x27759f0_0 .net "tb_mismatch", 0 0, L_0x273e2f0;  1 drivers
v0x2775bc0_0 .net "wavedrom_enable", 0 0, v0x27730b0_0;  1 drivers
v0x2775c60_0 .net "wavedrom_title", 511 0, v0x2773150_0;  1 drivers
L_0x2777e50 .concat [ 1 0 0 0], L_0x2776720;
L_0x2777ef0 .concat [ 1 0 0 0], L_0x2776720;
L_0x2777f90 .concat [ 1 0 0 0], L_0x2777a00;
L_0x27780f0 .concat [ 1 0 0 0], L_0x2776720;
L_0x27782a0 .cmp/eeq 1, L_0x2777e50, L_0x2778190;
S_0x2745410 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2745280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2745b90 .functor NOT 1, v0x2772e50_0, C4<0>, C4<0>, C4<0>;
L_0x274f060 .functor NOT 1, v0x2772db0_0, C4<0>, C4<0>, C4<0>;
L_0x2775e70 .functor AND 1, L_0x2745b90, L_0x274f060, C4<1>, C4<1>;
L_0x2775f10 .functor NOT 1, v0x2772fc0_0, C4<0>, C4<0>, C4<0>;
L_0x2776040 .functor NOT 1, v0x2772d10_0, C4<0>, C4<0>, C4<0>;
L_0x2776140 .functor AND 1, L_0x2775f10, L_0x2776040, C4<1>, C4<1>;
L_0x2776220 .functor OR 1, L_0x2775e70, L_0x2776140, C4<0>, C4<0>;
L_0x27762e0 .functor AND 1, v0x2772d10_0, v0x2772e50_0, C4<1>, C4<1>;
L_0x27763a0 .functor AND 1, L_0x27762e0, v0x2772fc0_0, C4<1>, C4<1>;
L_0x2776460 .functor OR 1, L_0x2776220, L_0x27763a0, C4<0>, C4<0>;
L_0x27765d0 .functor AND 1, v0x2772db0_0, v0x2772e50_0, C4<1>, C4<1>;
L_0x2776640 .functor AND 1, L_0x27765d0, v0x2772fc0_0, C4<1>, C4<1>;
L_0x2776720 .functor OR 1, L_0x2776460, L_0x2776640, C4<0>, C4<0>;
v0x274ea10_0 .net *"_ivl_0", 0 0, L_0x2745b90;  1 drivers
v0x274eab0_0 .net *"_ivl_10", 0 0, L_0x2776140;  1 drivers
v0x2771500_0 .net *"_ivl_12", 0 0, L_0x2776220;  1 drivers
v0x27715c0_0 .net *"_ivl_14", 0 0, L_0x27762e0;  1 drivers
v0x27716a0_0 .net *"_ivl_16", 0 0, L_0x27763a0;  1 drivers
v0x27717d0_0 .net *"_ivl_18", 0 0, L_0x2776460;  1 drivers
v0x27718b0_0 .net *"_ivl_2", 0 0, L_0x274f060;  1 drivers
v0x2771990_0 .net *"_ivl_20", 0 0, L_0x27765d0;  1 drivers
v0x2771a70_0 .net *"_ivl_22", 0 0, L_0x2776640;  1 drivers
v0x2771b50_0 .net *"_ivl_4", 0 0, L_0x2775e70;  1 drivers
v0x2771c30_0 .net *"_ivl_6", 0 0, L_0x2775f10;  1 drivers
v0x2771d10_0 .net *"_ivl_8", 0 0, L_0x2776040;  1 drivers
v0x2771df0_0 .net "a", 0 0, v0x2772d10_0;  alias, 1 drivers
v0x2771eb0_0 .net "b", 0 0, v0x2772db0_0;  alias, 1 drivers
v0x2771f70_0 .net "c", 0 0, v0x2772e50_0;  alias, 1 drivers
v0x2772030_0 .net "d", 0 0, v0x2772fc0_0;  alias, 1 drivers
v0x27720f0_0 .net "out", 0 0, L_0x2776720;  alias, 1 drivers
S_0x2772250 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2745280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2772d10_0 .var "a", 0 0;
v0x2772db0_0 .var "b", 0 0;
v0x2772e50_0 .var "c", 0 0;
v0x2772f20_0 .net "clk", 0 0, v0x2775570_0;  1 drivers
v0x2772fc0_0 .var "d", 0 0;
v0x27730b0_0 .var "wavedrom_enable", 0 0;
v0x2773150_0 .var "wavedrom_title", 511 0;
S_0x27724f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2772250;
 .timescale -12 -12;
v0x2772750_0 .var/2s "count", 31 0;
E_0x2740040/0 .event negedge, v0x2772f20_0;
E_0x2740040/1 .event posedge, v0x2772f20_0;
E_0x2740040 .event/or E_0x2740040/0, E_0x2740040/1;
E_0x2740290 .event negedge, v0x2772f20_0;
E_0x272a9f0 .event posedge, v0x2772f20_0;
S_0x2772850 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2772250;
 .timescale -12 -12;
v0x2772a50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2772b30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2772250;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27732b0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2745280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2776880 .functor AND 1, v0x2772d10_0, v0x2772db0_0, C4<1>, C4<1>;
L_0x2776990 .functor AND 1, L_0x2776880, L_0x27768f0, C4<1>, C4<1>;
L_0x2776ac0 .functor AND 1, L_0x2776990, v0x2772fc0_0, C4<1>, C4<1>;
L_0x2776b80 .functor AND 1, v0x2772d10_0, v0x2772db0_0, C4<1>, C4<1>;
L_0x2776dd0 .functor AND 1, L_0x2776b80, L_0x2776c20, C4<1>, C4<1>;
L_0x2777090 .functor AND 1, L_0x2776dd0, L_0x2776ee0, C4<1>, C4<1>;
L_0x27771e0 .functor OR 1, L_0x2776ac0, L_0x2777090, C4<0>, C4<0>;
L_0x27774d0 .functor AND 1, L_0x27772f0, v0x2772db0_0, C4<1>, C4<1>;
L_0x27776f0 .functor AND 1, L_0x27774d0, v0x2772e50_0, C4<1>, C4<1>;
L_0x27777b0 .functor AND 1, L_0x27776f0, v0x2772fc0_0, C4<1>, C4<1>;
L_0x27778d0 .functor OR 1, L_0x27771e0, L_0x27777b0, C4<0>, C4<0>;
L_0x2777990 .functor AND 1, v0x2772d10_0, v0x2772db0_0, C4<1>, C4<1>;
L_0x2777a70 .functor AND 1, L_0x2777990, v0x2772e50_0, C4<1>, C4<1>;
L_0x2777bd0 .functor AND 1, L_0x2777a70, L_0x2777b30, C4<1>, C4<1>;
L_0x2777a00 .functor OR 1, L_0x27778d0, L_0x2777bd0, C4<0>, C4<0>;
v0x27735a0_0 .net *"_ivl_0", 0 0, L_0x2776880;  1 drivers
v0x2773680_0 .net *"_ivl_11", 0 0, L_0x2776c20;  1 drivers
v0x2773740_0 .net *"_ivl_12", 0 0, L_0x2776dd0;  1 drivers
v0x2773830_0 .net *"_ivl_15", 0 0, L_0x2776ee0;  1 drivers
v0x27738f0_0 .net *"_ivl_16", 0 0, L_0x2777090;  1 drivers
v0x2773a20_0 .net *"_ivl_18", 0 0, L_0x27771e0;  1 drivers
v0x2773b00_0 .net *"_ivl_21", 0 0, L_0x27772f0;  1 drivers
v0x2773bc0_0 .net *"_ivl_22", 0 0, L_0x27774d0;  1 drivers
v0x2773ca0_0 .net *"_ivl_24", 0 0, L_0x27776f0;  1 drivers
v0x2773d80_0 .net *"_ivl_26", 0 0, L_0x27777b0;  1 drivers
v0x2773e60_0 .net *"_ivl_28", 0 0, L_0x27778d0;  1 drivers
v0x2773f40_0 .net *"_ivl_3", 0 0, L_0x27768f0;  1 drivers
v0x2774000_0 .net *"_ivl_30", 0 0, L_0x2777990;  1 drivers
v0x27740e0_0 .net *"_ivl_32", 0 0, L_0x2777a70;  1 drivers
v0x27741c0_0 .net *"_ivl_35", 0 0, L_0x2777b30;  1 drivers
v0x2774280_0 .net *"_ivl_36", 0 0, L_0x2777bd0;  1 drivers
v0x2774360_0 .net *"_ivl_4", 0 0, L_0x2776990;  1 drivers
v0x2774550_0 .net *"_ivl_6", 0 0, L_0x2776ac0;  1 drivers
v0x2774630_0 .net *"_ivl_8", 0 0, L_0x2776b80;  1 drivers
v0x2774710_0 .net "a", 0 0, v0x2772d10_0;  alias, 1 drivers
v0x27747b0_0 .net "b", 0 0, v0x2772db0_0;  alias, 1 drivers
v0x27748a0_0 .net "c", 0 0, v0x2772e50_0;  alias, 1 drivers
v0x2774990_0 .net "d", 0 0, v0x2772fc0_0;  alias, 1 drivers
v0x2774a80_0 .net "out", 0 0, L_0x2777a00;  alias, 1 drivers
L_0x27768f0 .reduce/nor v0x2772e50_0;
L_0x2776c20 .reduce/nor v0x2772e50_0;
L_0x2776ee0 .reduce/nor v0x2772fc0_0;
L_0x27772f0 .reduce/nor v0x2772d10_0;
L_0x2777b30 .reduce/nor v0x2772fc0_0;
S_0x2774be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2745280;
 .timescale -12 -12;
E_0x273fde0 .event anyedge, v0x2775890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2775890_0;
    %nor/r;
    %assign/vec4 v0x2775890_0, 0;
    %wait E_0x273fde0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2772250;
T_3 ;
    %fork t_1, S_0x27724f0;
    %jmp t_0;
    .scope S_0x27724f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2772750_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2772fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2772e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2772db0_0, 0;
    %assign/vec4 v0x2772d10_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x272a9f0;
    %load/vec4 v0x2772750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2772750_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2772fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2772e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2772db0_0, 0;
    %assign/vec4 v0x2772d10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2740290;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2772b30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2740040;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2772d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2772db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2772e50_0, 0;
    %assign/vec4 v0x2772fc0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2772250;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2745280;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2775570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2775890_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2745280;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2775570_0;
    %inv;
    %store/vec4 v0x2775570_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2745280;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2772f20_0, v0x27759f0_0, v0x2775390_0, v0x2775430_0, v0x27754d0_0, v0x2775610_0, v0x2775750_0, v0x27756b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2745280;
T_7 ;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2745280;
T_8 ;
    %wait E_0x2740040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27757f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27757f0_0, 4, 32;
    %load/vec4 v0x2775930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27757f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27757f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27757f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2775750_0;
    %load/vec4 v0x2775750_0;
    %load/vec4 v0x27756b0_0;
    %xor;
    %load/vec4 v0x2775750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27757f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27757f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27757f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response38/top_module.sv";
