{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 15:19:15 2019 " "Info: Processing started: Wed Oct 09 15:19:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDfatma -c LCDfatma " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCDfatma -c LCDfatma" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e LCDfatma.v(4) " "Info (10281): Verilog HDL Declaration information at LCDfatma.v(4): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW rw LCDfatma.v(4) " "Info (10281): Verilog HDL Declaration information at LCDfatma.v(4): object \"RW\" differs only in case from object \"rw\" in the same scope" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs LCDfatma.v(4) " "Info (10281): Verilog HDL Declaration information at LCDfatma.v(4): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdfatma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcdfatma.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDfatma " "Info: Found entity 1: LCDfatma" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDfatma " "Info: Elaborating entity \"LCDfatma\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCDfatma.v(161) " "Warning (10270): Verilog HDL Case Statement warning at LCDfatma.v(161): incomplete case statement has no default case item" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 161 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LCDfatma.v(161) " "Info (10264): Verilog HDL Case Statement information at LCDfatma.v(161): all case item expressions in this case statement are onehot" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DB LCDfatma.v(159) " "Warning (10240): Verilog HDL Always Construct warning at LCDfatma.v(159): inferring latch(es) for variable \"DB\", which holds its previous value in one or more paths through the always construct" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW LCDfatma.v(159) " "Warning (10240): Verilog HDL Always Construct warning at LCDfatma.v(159): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS LCDfatma.v(159) " "Warning (10240): Verilog HDL Always Construct warning at LCDfatma.v(159): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS LCDfatma.v(159) " "Info (10041): Inferred latch for \"RS\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW LCDfatma.v(159) " "Info (10041): Inferred latch for \"RW\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[0\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[0\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[1\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[1\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[2\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[2\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[3\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[3\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[4\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[4\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[5\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[5\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[6\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[6\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB\[7\] LCDfatma.v(159) " "Info (10041): Inferred latch for \"DB\[7\]\" at LCDfatma.v(159)" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ON VCC " "Warning (13410): Pin \"ON\" is stuck at VCC" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BLON VCC " "Warning (13410): Pin \"BLON\" is stuck at VCC" {  } { { "LCDfatma.v" "" { Text "C:/de2/LCDfatma/LCDfatma.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ac_state~6 " "Info: Register \"ac_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ac_state~7 " "Info: Register \"ac_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ac_state~8 " "Info: Register \"ac_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ac_state~9 " "Info: Register \"ac_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ac_state~10 " "Info: Register \"ac_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ac_state~11 " "Info: Register \"ac_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ac_state~12 " "Info: Register \"ac_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/de2/LCDfatma/LCDfatma.map.smsg " "Info: Generated suppressed messages file C:/de2/LCDfatma/LCDfatma.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Info: Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Info: Implemented 95 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4480 " "Info: Peak virtual memory: 4480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 15:19:16 2019 " "Info: Processing ended: Wed Oct 09 15:19:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
