/*
 * stm32f407xx.h
 *
 *  Created on: Apr 8, 2025
 *      Author: nhduong
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_


/********************************** START: Peripheral Memory Map **********************************/

/*
 * Base addresses of Flash and SRAM memories
 */
#define FLASH_BASE				0x08000000U		/*!< FLASH(up to 1 MB) base address in the alias region  */
#define SRAM1_BASE				0x20000000U 	/*!< SRAM1(112 KB) base address in the alias region      */
#define SRAM2_BASE				0x2001C000U		/*!< SRAM2(16 KB) base address in the alias region       */
#define ROM_BASE				0x1FFF0000U
#define SRAM_BASE				SRAM1_BASE

/*
 * AHBx and APBx Bus Peripheral base address
 */
#define PERIPH_BASE				0x40000000U		/*!< Peripheral base address in the alias region     	*/
#define APB1PERIPH_BASE			PERIPH_BASE
#define APB2PERIPH_BASE			0x40010000U
#define AHB1PERIPH_BASE			0x40020000U
#define AHB2PERIPH_BASE			0x50000000U


/*
 * Base addresses of peripherals which are hanging on AHB1 bus
 */
#define GPIOA_BASE                   (AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASE                   (AHB1PERIPH_BASE + 0x0400)
#define GPIOD_BASE 					 				 (AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASE 					 				 (AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASE 					 				 (AHB1PERIPH_BASE + 0x1400)
#define GPIOC_BASE 					 				 (AHB1PERIPH_BASE + 0x0800)
#define GPIOG_BASE 					 				 (AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASE 					 				 (AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASE 					 				 (AHB1PERIPH_BASE + 0x2000)
#define RCC_BASE                     (AHB1PERIPH_BASE + 0x3800)






#endif /* INC_STM32F407XX_H_ */
