// Seed: 1450145625
module module_0;
  tri1 id_2;
  id_3 :
  assert property (@(1) 1 - id_2)
  else;
  module_2();
  wire id_4;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
  module_0();
endmodule
module module_2 ();
  assign id_1 = id_1++;
  module_3();
endmodule
module module_3;
  assign id_1 = 1;
  always begin
    id_1 = id_1;
    if (1) begin
      id_1 <= 1 == 1;
      id_1 <= id_1;
    end else begin
      id_1 <= #1 id_1;
    end
  end
  wire id_2;
  integer id_3 = id_2;
  wire id_4;
  wire id_5;
endmodule
