Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 31ea2499b4c040b0a724a4063dfe69e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.InstructionROM
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.ZeroTest
Compiling module xil_defaultlib.HazardDetector
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg(width=2)
Compiling module xil_defaultlib.Reg(width=3)
Compiling module xil_defaultlib.Reg(width=5)
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataRam
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
