<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: sdk/bsp/include/core_cm33.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_70f260a70805eb1560394b106a87b4e2.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm33.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm33_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Copyright (c) 2009-2018 Arm Limited. All rights reserved.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; <span class="comment">/* Copyright (c) 2019-2020 Modified by Dialog Semiconductor */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __CORE_CM33_H_GENERIC</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __CORE_CM33_H_GENERIC</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga3d7a5b61467ad0538e0f861404d2564c">   68</a></span>&#160;<span class="comment">/*  CMSIS CM33 definitions */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga70f6db15309ee7e9c35be21963c291c0">   69</a></span>&#160;<span class="preprocessor">#define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   </span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gacebad456e0752e4b06377d8e6fd96069">   70</a></span>&#160;<span class="preprocessor">#define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    </span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">                                     __CM33_CMSIS_VERSION_SUB           )      </span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define __CORTEX_M                 (33U)                                       </span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  #if defined (__TARGET_FPU_VFP)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">  #if defined (__ARM_FP)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gaa167d0f532a7c2b2e3a6395db2fa0776">  133</a></span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gaca83d55d44fef2528ec92c14bb3253d1">  144</a></span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  #if defined (__ARMVFP__)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">  #if defined (__TI_VFP_SUPPORT__)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">  #if defined (__FPU_VFP__)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM33_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gada772bb9648ecc7c89583fef1012f6e1">  220</a></span>&#160;<span class="preprocessor">#ifndef __CORE_CM33_H_DEPENDANT</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define __CORE_CM33_H_DEPENDANT</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">  #ifndef __CM33_REV</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    #define __CM33_REV                0x0000U</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    #warning &quot;__CM33_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">  #ifndef __DSP_PRESENT</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">    #define __DSP_PRESENT             0U</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">    #warning &quot;__DSP_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gaf63697ed9952cc71e1225efe205f6cd3">  276</a></span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga7e25d9380f9ef903923964322e71f2f6">  278</a></span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gaec43007d9998a0a0e01faede4133d6be">  279</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">  282</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* following defines should be used for structure members */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">  283</a></span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">  284</a></span>&#160;<span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  Core Register contain:</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  - Core Register</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  - Core SCB Register</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  - Core Debug Register</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  - Core MPU Register</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  - Core SAU Register</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  - Core FPU Register</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">  321</a></span>&#160;  {</div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#ac681f266e20b3b3591b961e13633ae13">  322</a></span>&#160;    uint32_t _reserved0:16;              </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a22d10913489d24ab08bd83457daa88de">  323</a></span>&#160;    uint32_t GE:4;                       </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    uint32_t _reserved1:7;               </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    uint32_t Q:1;                        </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    uint32_t V:1;                        </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    uint32_t C:1;                        </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    uint32_t Z:1;                        </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    uint32_t N:1;                        </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  } b;                                   </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;} <a class="code" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gac469528d210043c7bd3f12f0e6824766">  333</a></span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gadbc2cf55a026f661b53fadfcf822cef1">  334</a></span>&#160;<span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga3661286d108b1aca308d7445685eae3a">  336</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  339</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gac62830f67679ccd11658c4172c3e6ea7">  342</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga298749e176f12827328bb7b92a6b2411">  345</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  348</a></span>&#160;<span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">typedef union</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;{</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  {</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    uint32_t ISR:9;                      </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    uint32_t _reserved0:23;              </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  } b;                                   </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;} <a class="code" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga0e34027584d02c43811ae908a5ca9adf">  366</a></span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  367</a></span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">typedef union</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;{</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  {</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a2d0ec4ccae337c1df5658f8cf4632e76">  379</a></span>&#160;    uint32_t ISR:9;                      </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    uint32_t _reserved0:7;               </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    uint32_t GE:4;                       </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a3200966922a194d84425e2807a7f1328">  382</a></span>&#160;    uint32_t _reserved1:4;               </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#add7cbd2b0abd8954d62cd7831796ac7c">  383</a></span>&#160;    uint32_t T:1;                        </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    uint32_t IT:2;                       </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    uint32_t Q:1;                        </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    uint32_t V:1;                        </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    uint32_t C:1;                        </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    uint32_t Z:1;                        </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    uint32_t N:1;                        </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  } b;                                   </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;} <a class="code" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  393</a></span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  394</a></span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga5869dd608eea73c80f0567d781d2230b">  396</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga14adb79b91f6634b351a1b57394e2db6">  399</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gae0cfbb394490db402623d97e6a979e00">  402</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gaabb4178d50676a8f19cf8f727f38ace8">  405</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gac5be1db1343f776ecd00f0a4ebe70a46">  408</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga98d801da9a49cda944f52aeae104dd38">  411</a></span>&#160;<span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gae2b0f3def0f378e9f1d10a4c727a064b">  414</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga21bff245fb1aef9683f693d9d7bb2233">  417</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">typedef union</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;{</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  {</div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#ac62cfff08e6f055e0101785bad7094cd">  430</a></span>&#160;    uint32_t nPRIV:1;                    </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#adab539fdfb991718401475bf6853669c">  431</a></span>&#160;    uint32_t SPSEL:1;                    </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    uint32_t FPCA:1;                     </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    uint32_t SFPA:1;                     </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    uint32_t _reserved1:28;              </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  } b;                                   </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;} <a class="code" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gac4eb493f7e00c0b286f6663b2554d5f1">  438</a></span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gae1af7c6a3a6482a32ae290b66db3a3f8">  439</a></span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define CONTROL_SFPA_Pos                    3U                                            </span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#gac7018b59b07134c5363b33eb94918a58">  441</a></span>&#160;<span class="preprocessor">#define CONTROL_SFPA_Msk                   (1UL &lt;&lt; CONTROL_SFPA_Pos)                      </span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga07eafc53e609895342c6a530e9d01310">  444</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___cortex___m33.html#ga51b95bc03ec0d815b459bde0b14a5908">  447</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;{</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[16U];              </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        uint32_t RESERVED0[16U];</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[16U];              </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        uint32_t RSERVED1[16U];</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[16U];              </div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        uint32_t RESERVED2[16U];</div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a527ff1b47d9add180dc9569c3428f604">  473</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[16U];              </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        uint32_t RESERVED3[16U];</div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#afb0929741ea4f7ca92aad328dfaf0608">  475</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IABR[16U];              </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        uint32_t RESERVED4[16U];</div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#adfd45d2d45654c4e775017800f33e9a3">  477</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITNS[16U];              </div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        uint32_t RESERVED5[16U];</div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a37de89637466e007171c6b135299bc75">  479</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  IPR[496U];              </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        uint32_t RESERVED6[580U];</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t STIR;                   </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;}  <a class="code" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">  483</a></span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">  484</a></span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;{</div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a187a4578e920544ed967f98020fb8170">  503</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CPUID;                  </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICSR;                   </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VTOR;                   </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AIRCR;                  </div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#afdab23abd301033bb318c7b188b377db">  507</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCR;                    </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CCR;                    </div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a0cda9e061b42373383418663092ad19a">  509</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  SHPR[12U];              </div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a14ad254659362b9752c69afe3fd80934">  510</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHCSR;                  </div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a191579bde0d21ff51d30a714fd887033">  511</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFSR;                   </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a2d03d0b7cec2254f39eb1c46c7445e80">  512</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFSR;                   </div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a3f8e7e58be4e41c88dfa78f54589271c">  513</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFSR;                   </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ab65372404ce64b0f0b35e2709429404e">  514</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMFAR;                  </div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ab35c6b650d3bb2d11259c0a0285d0d00">  515</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BFAR;                   </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ada1d3119c020983fdc949c2ccd406caa">  516</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFSR;                   </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#aa5c5a6ccc7042927ce3feadc41872aa4">  517</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_PFR[2U];             </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ae121ba55695c67210c155af3be26dd2b">  518</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_DFR;                 </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a73e01a197fd5ade9a8c80628a365e80e">  519</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_ADR;                 </div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ad9899f5775251cf5ef0cb0845527afc2">  520</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_MMFR[4U];            </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#af3fe705fef8762763b6d61dbdf0ccc3d">  521</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_ISAR[6U];            </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#afd063c9297a1a3b67e6d1d5e179e6a0e">  522</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CLIDR;                  </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ad3884e8b6504ec63c1eaa8742e94df3d">  523</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CTR;                    </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ac6a860c1b8d8154a1f00d99d23b67764">  524</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CCSIDR;                 </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a525790dfb9d9e3dd8eb126cdfebcd472">  525</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSSELR;                 </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPACR;                  </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ad70825dd0869b7ccd07fb2b8680fcdb6">  527</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NSACR;                  </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        uint32_t RESERVED3[92U];</div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a7a1ba0f875c0e97c1673882b1106e66b">  529</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t STIR;                   </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a75d6299150fdcbbcb765e22ff27c432e">  530</a></span>&#160;        uint32_t RESERVED4[15U];</div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a280ef961518ecee3ed43a86404853c3d">  531</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR0;                  </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR1;                  </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a573260e7836dbc43707df97dd475a0c8">  533</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR2;                  </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        uint32_t RESERVED5[1U];</div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a5eca5a3e5aedd89a9655df8f5798e2b0">  535</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t ICIALLU;                </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a4be79491ab1ed14f3b0237ba7e69063c">  536</a></span>&#160;        uint32_t RESERVED6[1U];</div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a22bcfd7e1bffebdbe98cdbc8d77a2f42">  537</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t ICIMVAU;                </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#aae3caeea159ab54859ea11397f942cfa">  538</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCIMVAC;                </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a042e3622c98de4e908cfda4f70d1f097">  539</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCISW;                  </div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ab95cc818be9fa7d25ae516f3fe6b7788">  540</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCMVAU;                </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a4f59813582b53feb5f1afbbad3db2022">  541</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCMVAC;                </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#af50f7a0a9574fe0e24a68bb4eca75140">  542</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCSW;                  </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCIMVAC;               </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCCISW;                 </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;} <a class="code" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  546</a></span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  547</a></span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  549</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  552</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  555</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  558</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  563</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  565</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  568</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  571</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  574</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  577</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  580</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga021591700b2d6a6e332d932efaece42b">  583</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  586</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  589</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  592</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  595</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  598</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  603</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  607</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  609</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  612</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga2590e227eedb35a41044d8fb7feb9037">  615</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga94e2fc10be4f6065dcb5a7276b40d933">  618</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  621</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  624</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  627</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  630</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  635</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga28a2c6524329e68f073b64d4fbfaba39">  637</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  640</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  643</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga7fac248cabee94546aa9530d27217772">  648</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga33f0f2a0818b2570f3e00b7e79501448">  650</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaa1896a99252649cfb96139b56ba87d9b">  653</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga98372e0d55ce8573350ce36c500e0555">  656</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  659</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  662</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  665</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  668</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gad72747c81f58f73f0610760529697297">  673</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga39d60110521af453e9ae55f1a29d2ab4">  675</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            </span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gafccb0c2b386b439ce03fb25ce3392ffc">  678</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTPENDED_Pos)       </span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            </span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  681</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTENA_Pos)          </span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  684</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  687</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  690</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  693</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  696</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  699</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  702</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  705</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  708</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  711</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gabab1177d5e9a6ef204b9fd88551b7e53">  714</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga9c27422acd12822bd6854bcdf0890179">  717</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            </span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  720</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTACT_Pos)          </span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga499ec47414b2f668c32ebb28b5889e2c">  723</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  726</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  729</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  734</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  736</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  739</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga33f17b24b05b0405de908ce185bef5c3">  744</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               </span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga1390a486a538d1bb8e9661b678e88e39">  746</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               </span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga76517c60f54396e7cf075876e8af7a62">  749</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               </span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  752</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               </span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaa9c22daf6e72e64259673b55ae095725">  755</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               </span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga964f0465dfaca775e31db26e50f395d5">  758</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               </span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  763</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaf9b4a695a4f8d14a17be613423ef30e1">  765</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  768</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  771</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaec426f59eb8d75acd48b32953ac154f5">  774</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaf4744e87d7f6eddbff803977901d6ad0">  777</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  780</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga9d91a0850b4962ad1335b2eadac6777e">  785</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga8836da99a7e569d7a5a79ab4eaa85690">  787</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">  790</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga769b841a38d4e7b8c5e7e74cf0455754">  793</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKOF_Msk                (1UL &lt;&lt; SCB_CFSR_STKOF_Pos)                     </span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga526d3cebe0e96962941e5e3a729307c2">  796</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga85ecc14a387d790129e9a3fb1312407a">  799</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga28219a6a1ae6b6118ffd1682c362c63d">  802</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  807</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  809</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  812</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  817</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  819</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  822</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  825</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  828</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gac025b32fd79c75b8d0ca578af1818241">  833</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Non-Secure Access Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define SCB_NSACR_CP11_Pos                 11U                                            </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gafb8add9ee956ce7e68254dd17631770c">  835</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CP11_Msk                 (1UL &lt;&lt; SCB_NSACR_CP11_Pos)                    </span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define SCB_NSACR_CP10_Pos                 10U                                            </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga48465bf3063f7673197c8c77ac5a591e">  838</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CP10_Msk                 (1UL &lt;&lt; SCB_NSACR_CP10_Pos)                    </span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define SCB_NSACR_CPn_Pos                   0U                                            </span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define SCB_NSACR_CPn_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_NSACR_CPn_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga4a2124def29e03f85d8ab6b455f5a174">  843</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Level ID Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gad723f01984bb639c77acc9529fa35ea8">  845</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaf0303349e35d3777aa3aceae268f1651">  850</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Type Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga96ba2dac3d22d7892eabb851c052a286">  852</a></span>&#160;<span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga7692042fbaab5852ca60f6c2d659f724">  855</a></span>&#160;<span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gae25b69e6ea66c125f703870adabb0d65">  858</a></span>&#160;<span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga5be00464e6789da9619947d67d2a1529">  861</a></span>&#160;<span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga9089551a75985fa7cf051062ed2d62b9">  866</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Size ID Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  868</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga379743eea011cede0032ecb7812b51e1">  871</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gade432ae0a64858e92fa35c2983fb47a4">  874</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  877</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gae67f2f83976b819fb3039fc35cfef0fb">  880</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga750388e1509b36d35568a68a7a1e1ff7">  883</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaa24e3a6d6960acff3d6949e416046cf0">  888</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Size Selection Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga70e80783c3bd7b11504c63b052b0c0b9">  890</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  895</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Software Triggered Interrupt Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gabfe6096a36807e0b7e1d09a06ef1d750">  899</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB D-Cache Invalidate by Set-way Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  901</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga8374e67655ac524284c9bb59eb2efa23">  906</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB D-Cache Clean by Set-way Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gae93985adc38a127bc8dc909ac58e8fea">  908</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#gaf2269bbe0bc7705e1da8f5ee0f581054">  913</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_c_b.html#ga525f1bb9849e89b3eafbd53dcd51e296">  915</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0x1FFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html#a34ec1d771245eb9bd0e3ec9336949762">  934</a></span>&#160;{</div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html#a13af9b718dde7481f1c0344f00593c23">  935</a></span>&#160;        uint32_t RESERVED0[1U];</div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="struct_s_cn_s_c_b___type.html#a356efebfcbdaecaf1176e6cd86a60bf1">  936</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ICTR;                   </div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACTLR;                  </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPPWR;                  </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;} <a class="code" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">  940</a></span>&#160; </div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">  941</a></span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;{</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOAD;                   </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VAL;                    </div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CALIB;                  </div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;} <a class="code" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  965</a></span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  966</a></span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  968</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  971</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  974</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  979</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  983</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  987</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  989</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  992</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;{</div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae773bf9f9dac64e6c28b14aa39f74275"> 1012</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <span class="keyword">union</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a962a970dfd286cad7f8a8577e87d4ad3"> 1013</a></span>&#160;  {</div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a5834885903a557674f078f3b71fa8bc8"> 1014</a></span>&#160;    <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint8_t    u8;                 </div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint16_t   u16;                </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t   u32;                </div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#acd03c6858f7b678dab6a6121462e7807"> 1017</a></span>&#160;  }  PORT [32U];                         </div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        uint32_t RESERVED0[864U];</div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae907229ba50538bf370fbdfd54c099a2"> 1019</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TER;                    </div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        uint32_t RESERVED1[15U];</div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a04b9fbc83759cb818dfa161d39628426"> 1021</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TPR;                    </div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;        uint32_t RESERVED2[15U];</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TCR;                    </div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a7f9c2a2113a11c7f3e98915f95b669d5"> 1024</a></span>&#160;        uint32_t RESERVED3[32U];</div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a3861c67933a24dd6632288c4ed0b80c8"> 1025</a></span>&#160;        uint32_t RESERVED4[43U];</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t LAR;                    </div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a2372a4ebb63e36d1eb3fcf83a74fd537"> 1027</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t LSR;                    </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        uint32_t RESERVED5[1U];</div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#aad5e11dd4baf6d941bd6c7450f60a158"> 1029</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVARCH;                </div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#af9085648bf18f69b5f9d1136d45e1d37"> 1030</a></span>&#160;        uint32_t RESERVED6[4U];</div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ad34dbe6b1072c77d36281049c8b169f6"> 1031</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID4;                   </div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a2bcec6803f28f30d5baf5e20e3517d3d"> 1032</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID5;                   </div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ab4a4cc97ad658e9c46cf17490daffb8a"> 1033</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID6;                   </div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a89ea1d805a668d6589b22d8e678eb6a4"> 1034</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID7;                   </div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a8471c4d77b7107cf580587509da69f38"> 1035</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID0;                   </div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#af317d5e2d946d70e6fb67c02b92cc8a3"> 1036</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID1;                   </div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a30bb2b166b1723867da4a708935677ba"> 1037</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID2;                   </div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ac40df2c3a6cef02f90b4e82c8204756f"> 1038</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PID3;                   </div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d"> 1039</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID0;                   </div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a43451f43f514108d9eaed5b017f8d921"> 1040</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID1;                   </div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID2;                   </div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CID3;                   </div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;} <a class="code" href="struct_i_t_m___type.html">ITM_Type</a>;</div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#gafd9ed85f36233685f182cc249621e025"> 1044</a></span>&#160; </div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga9d8f821bdad48c7b4a02f11ebf2c8852"> 1045</a></span>&#160;<span class="comment">/* ITM Stimulus Port Register Definitions */</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define ITM_STIM_DISABLED_Pos               1U                                            </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#gaa79f3a59d15d810d48d924c0ca4ae0b9"> 1047</a></span>&#160;<span class="preprocessor">#define ITM_STIM_DISABLED_Msk              (0x1UL &lt;&lt; ITM_STIM_DISABLED_Pos)               </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define ITM_STIM_FIFOREADY_Pos              0U                                            </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define ITM_STIM_FIFOREADY_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; ITM_STIM_FIFOREADY_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b"> 1052</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Privilege Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1056</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga113bf41ed31584360ad7d865e5e0ace7"> 1058</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1061</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#gaa39e93e22d56e5e9edaf866b1171ac4f"> 1064</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#gad74ca6140644b572eadbf21e870d24b9"> 1067</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define ITM_TCR_STALLENA_Pos                5U                                            </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5"> 1070</a></span>&#160;<span class="preprocessor">#define ITM_TCR_STALLENA_Msk               (1UL &lt;&lt; ITM_TCR_STALLENA_Pos)                  </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1073</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e"> 1076</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1"> 1079</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1082</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1087</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1089</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1092</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/* end of group M33_CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160; </div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160; </div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#add790c53410023b3b581919bb681fe2a"> 1110</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a102eaa529d9098242851cb57c52b42d9"> 1111</a></span>&#160;{</div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a2c08096c82abe245c0fa97badc458154"> 1112</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a9fe20c16c5167ca61486caf6832686d1"> 1113</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CYCCNT;                 </div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a416a54e2084ce66e5ca74f152a5ecc70"> 1114</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPICNT;                 </div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#acc05d89bdb1b4fe2fa499920ec02d0b1"> 1115</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EXCCNT;                 </div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a1cfc48384ebd8fd8fb7e5d955aae6c97"> 1116</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEEPCNT;               </div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a6353ca1d1ad9bc1be05d3b5632960113"> 1117</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LSUCNT;                 </div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a61c2965af5bc0643f9af65620b0e67c9"> 1118</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOLDCNT;                </div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PCSR;                   </div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a579ae082f58a0317b7ef029b20f52889"> 1120</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP0;                  </div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        uint32_t RESERVED1[1U];</div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a38714af6b7fa7c64d68f5e1efbe7a931"> 1122</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION0;              </div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        uint32_t RESERVED2[1U];</div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a8dfcf25675f9606aa305c46e85182e4e"> 1124</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP1;                  </div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        uint32_t RESERVED3[1U];</div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a5ae6dde39989f27bae90afc2347deb46"> 1126</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION1;              </div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#ab1b60d6600c38abae515bab8e86a188f"> 1128</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP2;                  </div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;        uint32_t RESERVED5[1U];</div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a85eb73d1848ac3f82d39d6c3e8910847"> 1130</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION2;              </div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;        uint32_t RESERVED6[1U];</div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a52d4ff278fae6f9216c63b74ce328841"> 1132</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP3;                  </div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        uint32_t RESERVED7[1U];</div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a86bc7f4ad425a05b29978a6f97563783"> 1134</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION3;              </div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        uint32_t RESERVED8[1U];</div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a2fa7fd33c3fae711e0d0e683f29b5b6d"> 1136</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP4;                  </div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        uint32_t RESERVED9[1U];</div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a07667ec9dd833ecab52bf2cf802d9acb"> 1138</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION4;              </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;        uint32_t RESERVED10[1U];</div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a2f33ef0ce606e4850ecde8d044f7bb5b"> 1140</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP5;                  </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;        uint32_t RESERVED11[1U];</div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a1256ac92acb94add255ff31aca31070d"> 1142</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION5;              </div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;        uint32_t RESERVED12[1U];</div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#aa8f49a707a5d85cf554b9bef54c19380"> 1144</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP6;                  </div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;        uint32_t RESERVED13[1U];</div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a46db6f5289d840f0b9886ae598352452"> 1146</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION6;              </div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        uint32_t RESERVED14[1U];</div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#ababf5d870650c4a480302b65bdb66741"> 1148</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP7;                  </div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        uint32_t RESERVED15[1U];</div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#aee138bc70746585e4ccf62557954c07f"> 1150</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION7;              </div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;        uint32_t RESERVED16[1U];</div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#acdd6b87ea4bc95345687074c53098e75"> 1152</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP8;                  </div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        uint32_t RESERVED17[1U];</div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#abf79b853fc2d25de9c03bdb183e4aee0"> 1154</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION8;              </div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;        uint32_t RESERVED18[1U];</div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a379b5b8f7d40003b7bdabd535e0378a1"> 1156</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP9;                  </div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        uint32_t RESERVED19[1U];</div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#acf26842434e5cd1487a49812ec842d03"> 1158</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION9;              </div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        uint32_t RESERVED20[1U];</div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a63c72c28fd46b22230894366a8d9cdda"> 1160</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP10;                 </div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        uint32_t RESERVED21[1U];</div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#aa199b91c854edd21ded38b8922d1e2a7"> 1162</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION10;             </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        uint32_t RESERVED22[1U];</div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a214f7478184150e43175c05aecad6c96"> 1164</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP11;                 </div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        uint32_t RESERVED23[1U];</div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a9115fd187d8cbcb9d6ec5eba938b81ea"> 1166</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION11;             </div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        uint32_t RESERVED24[1U];</div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a521771b3dfe2ea48463e1e91d01448b6"> 1168</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP12;                 </div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        uint32_t RESERVED25[1U];</div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#abc29ac14df61ec3f8f3d28ca92892d8a"> 1170</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION12;             </div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        uint32_t RESERVED26[1U];</div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#af9ea0b56769614c5c5699003b3df39f0"> 1172</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP13;                 </div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        uint32_t RESERVED27[1U];</div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a85368a4ec78f4074e5f9cbba92ae1eb9"> 1174</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION13;             </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;        uint32_t RESERVED28[1U];</div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a85138a411459f923ea8e05312d70af71"> 1176</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP14;                 </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;        uint32_t RESERVED29[1U];</div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#aa46b44e5aacd3ca3937741f423ab480f"> 1178</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION14;             </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;        uint32_t RESERVED30[1U];</div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a6e5fda09de44dfcd3e177c16028ceb74"> 1180</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP15;                 </div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;        uint32_t RESERVED31[1U];</div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#a4281befcc19ee69afdd50801cb1c9bcf"> 1182</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION15;             </div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        uint32_t RESERVED32[934U];</div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="struct_d_w_t___type.html#ae60dbff3143d15cd04ac984084d8fbc7"> 1184</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t LSR;                    </div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;        uint32_t RESERVED33[1U];</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVARCH;                </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;} <a class="code" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1188</a></span>&#160; </div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1189</a></span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1191</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0"> 1194</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522"> 1197</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048"> 1200</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga555f3a6b0510368a2bba4f0e06e559c3"> 1203</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCDISS_Pos               23U                                         </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1206</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCDISS_Msk               (0x1UL &lt;&lt; DWT_CTRL_CYCDISS_Pos)             </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1209</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1212</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1215</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1218</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1221</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1224</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9"> 1227</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284"> 1230</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1233</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25"> 1236</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69"> 1239</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10"> 1242</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1247</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT CPI Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9"> 1251</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828"> 1255</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Sleep Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615"> 1259</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT LSU Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1263</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga6bc2e15fcc300f511f64dad561c97582"> 1267</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Function Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1269</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1272</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga00893dd43b824ca5be80e0235a237485"> 1275</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___d_w_t.html#ga4108994a9eb6b2cd8d8289b1b7824fe5"> 1278</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x1UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/* end of group M33_CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160; </div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160; </div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a037901d7cb870199ac51d9ad0ef9fd1a"> 1296</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a8826aa84e5806053395a742d38d59d0f"> 1297</a></span>&#160;{</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t SSPSR;                  </div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3"> 1299</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSPSR;                  </div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;        uint32_t RESERVED0[2U];</div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a12f79d4e3ddc69893ba8bff890d04cc5"> 1301</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACPR;                   </div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;        uint32_t RESERVED1[55U];</div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a6c47a0b4c7ffc66093ef993d36bb441c"> 1303</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPPR;                   </div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a3f68b6e73561b4849ebf953a894df8d2"> 1304</a></span>&#160;        uint32_t RESERVED2[131U];</div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#ad092e61fccb6752d3f4adbbd4a7e1567"> 1305</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t FFSR;                   </div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FFCR;                   </div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a4d4cd2357f72333a82a1313228287bbd"> 1307</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PSCR;                   </div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a4c53b48c6bb49037c97742136d14b4f7"> 1308</a></span>&#160;        uint32_t RESERVED3[759U];</div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#afde4a3b09318d1ec4a061d5e479a01bc"> 1309</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TRIGGER;                </div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ITFTTD0;                </div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#aaa573b2e073e76e93c51ecec79c616d0"> 1311</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITATBCTR2;              </div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#aaf0447dd4b2c16dc1db1e2172c9dac8f"> 1312</a></span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#aaa4c823c10f115f7517c82ef86a5a68d"> 1313</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ITATBCTR0;              </div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ITFTTD1;                </div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#af8b7d15fa5252b733dd4b11fa1b5730a"> 1315</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITCTRL;                 </div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#a0e10e292cb019a832b03ddd055b2f6ac"> 1316</a></span>&#160;        uint32_t RESERVED5[39U];</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLAIMSET;               </div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#abc0ecda8a5446bc754080276bad77514"> 1318</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLAIMCLR;               </div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="struct_t_p_i___type.html#ad98855854a719bbea33061e71529a472"> 1319</a></span>&#160;        uint32_t RESERVED7[8U];</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVID;                  </div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVTYPE;                </div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;} <a class="code" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1323</a></span>&#160; </div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13"> 1324</a></span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1328</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1332</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1334</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2"> 1337</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf"> 1340</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd"> 1345</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gac57b0b588a37a870573560bc6316cbcc"> 1347</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define TPI_FFCR_FOnMan_Pos                 6U                                         </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64"> 1350</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_FOnMan_Msk                (0x1UL &lt;&lt; TPI_FFCR_FOnMan_Pos)              </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110"> 1355</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gac6fc2d04903210afe2599482a72e0a25"> 1359</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Test FIFO Test Data 0 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gadaa8bfec760711c2d190d5fd124706fe"> 1361</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga0b95f6b474fe2e4b7ba9963b00d18258"> 1364</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gae82d334486fb5d11e57e8e07fd21be7b"> 1367</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga79e526cc6f0857f45187e897f4009f55"> 1370</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga7715fac6bd637e7ec153518da1fd4f0b"> 1373</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gae6ff8b9a79602a3546d951261d787cc7"> 1376</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD0_ATB_IF1_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga840a62dd0a903c7c0d90214e57f89f6f"> 1381</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Test ATB Control Register 2 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga15b83625dedbaa8acaab637185cf4fab"> 1383</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID2S_Pos)      </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gaa94a190da6db605987bb65d4bd76415a"> 1386</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID1S_Pos)      </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga52812ab751c370d2d34e55275d896128"> 1389</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gab90afcecec23b0a84f60858a4becf101"> 1394</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Test FIFO Test Data 1 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga1faf942e53403e99b720cd9bd337834b"> 1396</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga044de2a0de2700dbf131484f4ed6e7a0"> 1399</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga6c7aeeb290b4fcc9ef6dc0915987434e"> 1402</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga795919f12700ccafc14122cf023f8ff3"> 1405</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga1a6cd0ad1a353a2f59ad86f7a3506d67"> 1408</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gaaa0d7dc480efe4e717e2ab84643ae6e0"> 1411</a></span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD1_ATB_IF2_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga8d47192a54ef5a7e9086d4c949f33b24"> 1416</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Test ATB Control Register 0 Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gac2018f988c8306301a11a8f08af67d2c"> 1418</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID2S_Pos)      </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga0ca42c4782e0a5421c34b14a0183c220"> 1421</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID1S_Pos)      </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga616d6fbe0522ce0c5ad1711d33509907"> 1424</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017"> 1429</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1433</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVID Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c"> 1435</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1438</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga3c7bb073c7ef96c2c3491c523fcb5bbe"> 1441</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define TPI_DEVID_FIFOSZ_Pos                6U                                         </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed"> 1444</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_FIFOSZ_Msk               (0x7UL &lt;&lt; TPI_DEVID_FIFOSZ_Pos)             </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1449</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVTYPE Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd"> 1451</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)         </span><span class="comment">/* end of group M33_CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160; </div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160; </div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;{</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   </div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    </div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   </div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   </div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A1;                </div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A1;                </div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A2;                </div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A2;                </div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A3;                </div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A3;                </div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;        uint32_t RESERVED0[1];</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="keyword">union </span>{</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR[2];</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR0;                  </div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR1;                  </div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  };</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  };</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;} MPU_Type;</div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160; </div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160; </div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Limit Address Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160; </div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160; </div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160; </div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;{</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   </div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    </div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   </div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   </div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;        uint32_t RESERVED0[3];</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFSR;                   </div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFAR;                   </div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;} SAU_Type;</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160; </div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="comment">/* SAU Type Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor"></span><span class="comment">/* SAU Region Base Address Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor"></span><span class="comment">/* SAU Region Limit Address Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160; </div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">/* Secure Fault Status Register Definitions */</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSERR_Pos                  7U                                            </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSERR_Msk                 (1UL &lt;&lt; SAU_SFSR_LSERR_Pos)                    </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define SAU_SFSR_SFARVALID_Pos              6U                                            </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define SAU_SFSR_SFARVALID_Msk             (1UL &lt;&lt; SAU_SFSR_SFARVALID_Pos)                </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSPERR_Pos                 5U                                            </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSPERR_Msk                (1UL &lt;&lt; SAU_SFSR_LSPERR_Pos)                   </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVTRAN_Pos                4U                                            </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVTRAN_Msk               (1UL &lt;&lt; SAU_SFSR_INVTRAN_Pos)                  </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define SAU_SFSR_AUVIOL_Pos                 3U                                            </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define SAU_SFSR_AUVIOL_Msk                (1UL &lt;&lt; SAU_SFSR_AUVIOL_Pos)                   </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVER_Pos                  2U                                            </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVER_Msk                 (1UL &lt;&lt; SAU_SFSR_INVER_Pos)                    </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVIS_Pos                  1U                                            </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVIS_Msk                 (1UL &lt;&lt; SAU_SFSR_INVIS_Pos)                    </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVEP_Pos                  0U                                            </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVEP_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SAU_SFSR_INVEP_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160; </div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160; </div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="struct_f_p_u___type.html#af1b708c5e413739150df3d16ca3b7061"> 1670</a></span>&#160;{</div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="struct_f_p_u___type.html#a55263b468d0f8e11ac77aec9ff87c820"> 1671</a></span>&#160;        uint32_t RESERVED0[1U];</div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="struct_f_p_u___type.html#a58d1989664a06db6ec2e122eefa9f04a"> 1672</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCCR;                  </div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="struct_f_p_u___type.html#a4f19014defe6033d070b80af19ef627c"> 1673</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPCAR;                  </div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="struct_f_p_u___type.html#a66f8cfa49a423b480001a4e101bf842d"> 1674</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPDSCR;                 </div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR0;                  </div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <a class="code" href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MVFR1;                  </div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;} <a class="code" href="struct_f_p_u___type.html">FPU_Type</a>;</div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1678</a></span>&#160; </div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1679</a></span>&#160;<span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1681</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga705368bf3c52b5bb4edfbcb3e2631e1c"> 1684</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPENS_Pos               29U                                            </span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga0b97b2fdac794f4fddab1e4342e0c104"> 1687</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPENS_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPENS_Pos)                  </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRET_Pos             28U                                            </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba"> 1690</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRET_Msk             (1UL &lt;&lt; FPU_FPCCR_CLRONRET_Pos)                </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Pos            27U                                            </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga624474f408fde177df519460775a74a1"> 1693</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Msk            (1UL &lt;&lt; FPU_FPCCR_CLRONRETS_Pos)               </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define FPU_FPCCR_TS_Pos                   26U                                            </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gac48b42e143b93411977dcb9086a5e4e4"> 1696</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_TS_Msk                   (1UL &lt;&lt; FPU_FPCCR_TS_Pos)                      </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define FPU_FPCCR_UFRDY_Pos                10U                                            </span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gac90e551e3cfda27c089bf381acba5aa0"> 1699</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_UFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_UFRDY_Pos)                   </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gae0a4effc79209d821ded517c2be326ba"> 1702</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL &lt;&lt; FPU_FPCCR_SPLIMVIOL_Pos)               </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga571354f040a9372c0ad0cb87e296ea7d"> 1705</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define FPU_FPCCR_SFRDY_Pos                 7U                                            </span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga6d633920f92c3ce4133d769701619b17"> 1708</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_SFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_SFRDY_Pos)                   </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gaccdb481211629f9440431439231187f1"> 1711</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gab12733991487acc2da41ca300fe36fb6"> 1714</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga0937d64c42374200af44b22e5b49fd26"> 1717</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga4123d3881e5342251f559cec19e23b4e"> 1720</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define FPU_FPCCR_S_Pos                     2U                                            </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gaea663104375ce6be15470e3db294c92d"> 1723</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_S_Msk                    (1UL &lt;&lt; FPU_FPCCR_S_Pos)                       </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1726</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga517d89370c81325c5387b9c3085ac554"> 1731</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Context Address Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1735</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1737</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1740</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1743</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gae6dc9339ac72227d5d54360bb9fbef1b"> 1748</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 0 Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gabbf83a918536ebf10889cee71a0404c7"> 1750</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga176c85453ba03257bf263adec05f7344"> 1753</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga167be203091e6cc7d00ad40ca48c4396"> 1756</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga5c0715c41c4470f8bb0b6dcd34707f1c"> 1759</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga461e26147be0c39402a78cb6249e8f84"> 1762</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga1b4e9fe31992b1495c7a158747d42571"> 1765</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gaa1de44af3e3162c8c176a57564611618"> 1768</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gaf5129ab18948ff573a1ab29f0be47bc2"> 1773</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 1 Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga02ceac0abcbdc8670633056bec005bfd"> 1775</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#gae34d7ce42e50e2f1ea3e654fd3ba690a"> 1778</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___f_p_u.html#ga7faa5bfa85036f8511793234cbbc2409"> 1781</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#ad63554e4650da91a8e79929cbb63db66"> 1799</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#af907cf64577eaf927dac6787df6dd98b"> 1800</a></span>&#160;{</div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55"> 1801</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DHCSR;                  </div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#aeb3126abc4c258a858f21f356c0df6ee"> 1802</a></span>&#160;  <a class="code" href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCRSR;                  </div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCRDR;                  </div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#a1b319a8279b9ff2572ab5391dba5bb88"> 1804</a></span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEMCR;                  </div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#ad9fa5e915e038e20b9be88d54d432fb8"> 1805</a></span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAUTHCTRL;              </div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <a class="code" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSCSR;                  </div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;} <a class="code" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 1809</a></span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1810</a></span>&#160;<span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 1812</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 1815</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 1818</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1821</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 1824</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1827</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 1830</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1833</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1836</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1839</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1842</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1845</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1850</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1852</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834"> 1857</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64"> 1859</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1862</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1865</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c"> 1868</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 1871</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e"> 1874</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1877</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1880</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1883</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1886</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41"> 1889</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1892</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#gadad0bf68d32cba49c1ea7534122c2752"> 1897</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Authentication Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 1899</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 1902</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga587610b7ac18292de47bf9d675b0b88c"> 1905</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga083417245e1aa40e84a2b12433a15a6b"> 1910</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Security Control and Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga7450603163415ab4d4e4a7a767879eae"> 1912</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s___core_debug.html#ga3eb88e444b678057db1b59272eebb1ad"> 1915</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160; </div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160; </div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1956</a></span>&#160;<span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1957</a></span>&#160;<span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1958</a></span>&#160;<span class="preprocessor">  #define ITM_BASE            (0xE0000000UL)                             </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1959</a></span>&#160;<span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646"> 1960</a></span>&#160;<span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1961</a></span>&#160;<span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1962</a></span>&#160;<span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1964</a></span>&#160;<span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1966</a></span>&#160;<span class="preprocessor">  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1967</a></span>&#160;<span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1968</a></span>&#160;<span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1969</a></span>&#160;<span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1970</a></span>&#160;<span class="preprocessor">  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1971</a></span>&#160;<span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160; </div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#ga4dcad4027118c098c07bcd575f1fbb28"> 1983</a></span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___m33___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428"> 1984</a></span>&#160; </div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160; </div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160; </div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160; </div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160; </div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160; </div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160; </div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160; </div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span> </div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160; </div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000004UL)     </span><span class="comment">/* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160; </div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#else </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160; </div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160; </div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;{</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  uint32_t reg_value;</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160; </div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  reg_value  =  <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  reg_value &amp;= ~((uint32_t)(<a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  reg_value  =  (reg_value                                   |</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;                ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;                (PriorityGroupTmp &lt;&lt; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;}</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160; </div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160; </div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;{</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;}</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160; </div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160; </div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;{</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  {</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;  }</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;}</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160; </div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160; </div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;{</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  {</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  }</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  {</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;  }</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;}</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160; </div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160; </div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;{</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  {</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a>();</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  }</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;}</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160; </div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160; </div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;{</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  {</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  }</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  {</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  }</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;}</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160; </div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160; </div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;{</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  {</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  }</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;}</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160; </div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160; </div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;{</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  {</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  }</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;}</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160; </div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160; </div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;{</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  {</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  }</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  {</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  }</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;}</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160; </div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160; </div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160; </div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;__STATIC_INLINE uint32_t NVIC_GetTargetState(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;{</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  {</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  }</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  {</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  }</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;}</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160; </div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160; </div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;__STATIC_INLINE uint32_t NVIC_SetTargetState(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;{</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  {</div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  }</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  {</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  }</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;}</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160; </div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160; </div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;__STATIC_INLINE uint32_t NVIC_ClearTargetState(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;{</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  {</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  }</div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  {</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  }</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160; </div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160; </div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;{</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  {</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  }</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  {</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  }</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;}</div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160; </div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160; </div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;{</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160; </div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  {</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  }</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  {</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  }</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;}</div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160; </div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160; </div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;{</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160; </div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160; </div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  <span class="keywordflow">return</span> (</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;         );</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;}</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160; </div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160; </div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;{</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160; </div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160; </div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;}</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160; </div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160; </div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;{</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;}</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160; </div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160; </div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;{</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;}</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160; </div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160; </div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;{</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;                           (<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;                            <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160; </div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  {</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga0b13f3617dd4af2cd2eb3a311073f717">__NOP</a>();</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  }</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;}</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160; </div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160; </div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;{</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  uint32_t reg_value;</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160; </div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  reg_value  =  SCB_NS-&gt;AIRCR;                                                <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;  reg_value &amp;= ~((uint32_t)(<a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  reg_value  =  (reg_value                                   |</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;                ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;                (PriorityGroupTmp &lt;&lt; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  SCB_NS-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;}</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160; </div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160; </div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;{</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)((SCB_NS-&gt;AIRCR &amp; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___m33___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;}</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160; </div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160; </div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;{</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  {</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  }</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;}</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160; </div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160; </div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;{</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  {</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  }</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  {</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  }</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;}</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160; </div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160; </div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;{</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;  {</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;  }</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;}</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160; </div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160; </div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;{</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;  {</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;  }</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;  {</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  }</div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;}</div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160; </div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160; </div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;{</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  {</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  }</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;}</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160; </div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160; </div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;{</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  {</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;  }</div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;}</div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160; </div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160; </div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;{</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  {</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  }</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  {</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  }</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;}</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160; </div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160; </div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;{</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  {</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  }</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  {</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;    SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  }</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;}</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160; </div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160; </div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(<a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;{</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160; </div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  {</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  }</div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  {</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  }</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;}</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160; </div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160; </div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160; </div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#include &quot;mpu_armv8.h&quot;</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160; </div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160; </div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___m33___c_m_s_i_s___core___fpu_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;{</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  uint32_t mvfr0;</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160; </div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;  mvfr0 = <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code" href="group___m33___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code" href="group___m33___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x220U)</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;  {</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    <span class="keywordflow">return</span> 2U;           <span class="comment">/* Double + Single precision FPU */</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;  }</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; (<a class="code" href="group___m33___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code" href="group___m33___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x020U)</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  {</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  }</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  {</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  }</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;}</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160; </div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160; </div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">/* ##########################   SAU functions  #################################### */</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160; </div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;{</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;}</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160; </div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160; </div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160; </div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;{</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;}</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160; </div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160; </div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160; </div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;{</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  {</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  }</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160; </div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  NVIC_SetPriority (<a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;                   <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;                   <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;}</div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160; </div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160; </div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;{</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  {</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  }</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160; </div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;  TZ_NVIC_SetPriority_NS (<a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;  SysTick_NS-&gt;CTRL  = <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;                      <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;                      <a class="code" href="group___m33___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;}</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160; </div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160; </div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;{</div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  <span class="keywordflow">if</span> (((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___m33___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;      ((<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  {</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group___m33___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;    {</div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;      <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga0b13f3617dd4af2cd2eb3a311073f717">__NOP</a>();</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    }</div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  }</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;}</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160; </div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160; </div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;__STATIC_INLINE int32_t <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;{</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160; </div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  {</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    ch = <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;  }</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160; </div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;}</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160; </div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160; </div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;__STATIC_INLINE int32_t <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;{</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160; </div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code" href="group___m33___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  {</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  }</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;  {</div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  }</div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;}</div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160; </div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;}</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160; </div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM33_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160; </div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:475</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2435</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core__base_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group___m33___c_m_s_i_s__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1984</div></div>
<div class="ttc" id="agroup___cortex___m33_html_ga4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="group___cortex___m33.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> core_cm33.h:282</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_gafc94dcbaee03e4746ade1f5bb9aaa56d"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2097</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___m33___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2884</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2183</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:261</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2234</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___m33___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:979</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gae26c2b3961e702aeabc24d4984ebd369"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __ISB(void)</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:868</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___m33___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1294</div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1008</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2202</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___m33___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1967</div></div>
<div class="ttc" id="astruct_f_p_u___type_html"><div class="ttname"><a href="struct_f_p_u___type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1667</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___m33___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm33.h:621</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:358</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Interrupt Number Definition.</div><div class="ttdef"><b>Definition:</b> DA1470x-00.h:51</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">DecodeDDDD Priority.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2397</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2217</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga7fe277f5385d23b9c44b2cbda1577ce9"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __DSB(void)</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:879</div></div>
<div class="ttc" id="astruct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:931</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___m33___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2864</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___m33___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:628</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___m33___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:975</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:243</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2345</div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___f_p_u_html_ga95008f205c9d25e4ffebdbdc50d5ae44"><div class="ttname"><a href="group___m33___c_m_s_i_s___f_p_u.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Single_precision_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1766</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2128</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga0b13f3617dd4af2cd2eb3a311073f717"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga0b13f3617dd4af2cd2eb3a311073f717">__NOP</a></div><div class="ttdeci">#define __NOP()</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:838</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___m33___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1083</div></div>
<div class="ttc" id="agroup___cortex___m33_html_gab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> core_cm33.h:284</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:300</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2164</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___m33___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm33.h:606</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___m33___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:972</div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1797</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___m33___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2832</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> DA1470x-00.h:135</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:331</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2420</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___m33___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1966</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2323</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___fpu_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___fpu_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2689</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___m33___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1965</div></div>
<div class="ttc" id="agroup___cortex___m33_html_ga0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="group___cortex___m33.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definition:</b> core_cm33.h:283</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2370</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:213</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___f_p_u_html_ga3f2c8c6c759ffe70f548a165602ea901"><div class="ttname"><a href="group___m33___c_m_s_i_s___f_p_u.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Double_precision_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1763</div></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___m33___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:607</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___m33___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1968</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga9b894af672df4373eb637f8288845c05"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2116</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2446</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___m33___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> core_cm33.h:2145</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1470x-00.h:65</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___m33___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:969</div></div>
<div class="ttc" id="agroup___m33___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___m33___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm33.h:622</div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> core_cm33.h:1108</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:39 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
