{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    output logic shift_ena\n);\n\n    typedef enum logic [1:0] {\n        IDLE = 2'b00,\n        ACTIVE = 2'b01,\n        WAIT = 2'b10\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [1:0] cycle_count;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= ACTIVE;\n            cycle_count <= 2'b00;\n        end else begin\n            current_state <= next_state;\n            if (current_state == ACTIVE) begin\n                cycle_count <= cycle_count + 1;\n            end\n        end\n    end\n\n    always_comb begin\n        next_state = current_state;\n        shift_ena = 1'b0;\n\n        case (current_state)\n            IDLE: begin\n                if (reset) begin\n                    next_state = ACTIVE;\n                end\n            end\n\n            ACTIVE: begin\n                shift_ena = 1'b1;\n                if (cycle_count == 2'b11) begin\n                    next_state = WAIT;\n                end\n            end\n\n            WAIT: begin\n                if (!reset) begin\n                    next_state = IDLE;\n                end\n            end\n\n            default: next_state = IDLE;\n        endcase\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}