Analysis & Synthesis report for WashingMachine07
Sun Jun 19 22:06:53 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |WashingMachine07|WashingMAchineFSM:fsm|s_pState
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: DebounceUnit:d_p1
 14. Parameter Settings for User Entity Instance: DebounceUnit:d_p2
 15. Parameter Settings for User Entity Instance: DebounceUnit:d_p3
 16. Parameter Settings for User Entity Instance: DebounceUnit:d_porta
 17. Parameter Settings for User Entity Instance: DebounceUnit:d_reset
 18. Parameter Settings for User Entity Instance: DebounceUnit:d_startStop
 19. Parameter Settings for Inferred Entity Instance: TimerAuxFSM:timer|lpm_mult:Mult0
 20. lpm_mult Parameter Settings by Entity Instance
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 19 22:06:53 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; WashingMachine07                            ;
; Top-level Entity Name              ; WashingMachine07                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 617                                         ;
;     Total combinational functions  ; 610                                         ;
;     Dedicated logic registers      ; 211                                         ;
; Total registers                    ; 211                                         ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; WashingMachine07   ; WashingMachine07   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+
; WashingMachine07.vhd             ; yes             ; User VHDL File  ; C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07.vhd  ;         ;
; WashingMAchineFSM.vhd            ; yes             ; User VHDL File  ; C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd ;         ;
; TimerAuxFSM.vhd                  ; yes             ; User VHDL File  ; C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/TimerAuxFSM.vhd       ;         ;
; DebounceUnit.vhd                 ; yes             ; User VHDL File  ; C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/DebounceUnit.vhd      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf               ;         ;
; aglobal201.inc                   ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc             ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc            ;         ;
; multcore.inc                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc               ;         ;
; bypassff.inc                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc               ;         ;
; altshift.inc                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc               ;         ;
; multcore.tdf                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf               ;         ;
; csa_add.inc                      ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                ;         ;
; mpar_add.inc                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc               ;         ;
; muleabz.inc                      ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc               ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc             ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc           ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc         ;         ;
; dffpipe.inc                      ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf               ;         ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf               ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 617           ;
;                                             ;               ;
; Total combinational functions               ; 610           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 220           ;
;     -- 3 input functions                    ; 111           ;
;     -- <=2 input functions                  ; 279           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 424           ;
;     -- arithmetic mode                      ; 186           ;
;                                             ;               ;
; Total registers                             ; 211           ;
;     -- Dedicated logic registers            ; 211           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 12            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; CLOCK50~input ;
; Maximum fan-out                             ; 211           ;
; Total fan-out                               ; 2347          ;
; Average fan-out                             ; 2.76          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ; Entity Name       ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+-------------------+--------------+
; |WashingMachine07             ; 610 (0)             ; 211 (0)                   ; 0           ; 0            ; 0       ; 0         ; 12   ; 0            ; |WashingMachine07                                                     ; WashingMachine07  ; work         ;
;    |DebounceUnit:d_p1|        ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|DebounceUnit:d_p1                                   ; DebounceUnit      ; work         ;
;    |DebounceUnit:d_p2|        ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|DebounceUnit:d_p2                                   ; DebounceUnit      ; work         ;
;    |DebounceUnit:d_p3|        ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|DebounceUnit:d_p3                                   ; DebounceUnit      ; work         ;
;    |DebounceUnit:d_porta|     ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|DebounceUnit:d_porta                                ; DebounceUnit      ; work         ;
;    |DebounceUnit:d_reset|     ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|DebounceUnit:d_reset                                ; DebounceUnit      ; work         ;
;    |DebounceUnit:d_startStop| ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|DebounceUnit:d_startStop                            ; DebounceUnit      ; work         ;
;    |TimerAuxFSM:timer|        ; 124 (113)           ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|TimerAuxFSM:timer                                   ; TimerAuxFSM       ; work         ;
;       |lpm_mult:Mult0|        ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|TimerAuxFSM:timer|lpm_mult:Mult0                    ; lpm_mult          ; work         ;
;          |multcore:mult_core| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|TimerAuxFSM:timer|lpm_mult:Mult0|multcore:mult_core ; multcore          ; work         ;
;    |WashingMAchineFSM:fsm|    ; 78 (78)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine07|WashingMAchineFSM:fsm                               ; WashingMAchineFSM ; work         ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WashingMachine07|WashingMAchineFSM:fsm|s_pState                                                                                                            ;
+--------------+------------+--------------+--------------+-------------+--------------+-------------+--------------+--------------+-------------+--------------+-------------+
; Name         ; s_pState.W ; s_pState.W2s ; s_pState.RA3 ; s_pState.S3 ; s_pState.Ra2 ; s_pState.E2 ; s_pState.Ma2 ; s_pState.RA1 ; s_pState.E1 ; s_pState.MA1 ; s_pState.S0 ;
+--------------+------------+--------------+--------------+-------------+--------------+-------------+--------------+--------------+-------------+--------------+-------------+
; s_pState.S0  ; 0          ; 0            ; 0            ; 0           ; 0            ; 0           ; 0            ; 0            ; 0           ; 0            ; 0           ;
; s_pState.MA1 ; 0          ; 0            ; 0            ; 0           ; 0            ; 0           ; 0            ; 0            ; 0           ; 1            ; 1           ;
; s_pState.E1  ; 0          ; 0            ; 0            ; 0           ; 0            ; 0           ; 0            ; 0            ; 1           ; 0            ; 1           ;
; s_pState.RA1 ; 0          ; 0            ; 0            ; 0           ; 0            ; 0           ; 0            ; 1            ; 0           ; 0            ; 1           ;
; s_pState.Ma2 ; 0          ; 0            ; 0            ; 0           ; 0            ; 0           ; 1            ; 0            ; 0           ; 0            ; 1           ;
; s_pState.E2  ; 0          ; 0            ; 0            ; 0           ; 0            ; 1           ; 0            ; 0            ; 0           ; 0            ; 1           ;
; s_pState.Ra2 ; 0          ; 0            ; 0            ; 0           ; 1            ; 0           ; 0            ; 0            ; 0           ; 0            ; 1           ;
; s_pState.S3  ; 0          ; 0            ; 0            ; 1           ; 0            ; 0           ; 0            ; 0            ; 0           ; 0            ; 1           ;
; s_pState.RA3 ; 0          ; 0            ; 1            ; 0           ; 0            ; 0           ; 0            ; 0            ; 0           ; 0            ; 1           ;
; s_pState.W2s ; 0          ; 1            ; 0            ; 0           ; 0            ; 0           ; 0            ; 0            ; 0           ; 0            ; 1           ;
; s_pState.W   ; 1          ; 0            ; 0            ; 0           ; 0            ; 0           ; 0            ; 0            ; 0           ; 0            ; 1           ;
+--------------+------------+--------------+--------------+-------------+--------------+-------------+--------------+--------------+-------------+--------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; WashingMAchineFSM:fsm|s_nState.MA1_1073             ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.Ma2_1046             ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.RA1_1055             ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.Ra2_1028             ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.S3_1019              ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.RA3_1010             ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.E1_1064              ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.E2_1037              ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.S0_1082              ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.W_992                ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.MA1_939               ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.Ma2_807               ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.RA1_851               ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.Ra2_719               ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.S3_675                ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.RA3_631               ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.E1_895                ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.E2_763                ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; WashingMAchineFSM:fsm|s_nState.W2s_1001             ; WashingMAchineFSM:fsm|Selector40 ; yes                    ;
; WashingMAchineFSM:fsm|s_bStop.W2s_587               ; WashingMAchineFSM:fsm|Selector24 ; yes                    ;
; Number of user-specified and inferred latches = 20  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 211   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; WashingMAchineFSM:fsm|s_stateChanged    ; 9       ;
; TimerAuxFSM:timer|s_counter[0]          ; 2       ;
; TimerAuxFSM:timer|s_counter[1]          ; 2       ;
; TimerAuxFSM:timer|s_counter[2]          ; 2       ;
; TimerAuxFSM:timer|s_counter[3]          ; 2       ;
; TimerAuxFSM:timer|s_counter[4]          ; 2       ;
; TimerAuxFSM:timer|s_counter[5]          ; 2       ;
; TimerAuxFSM:timer|s_counter[6]          ; 2       ;
; TimerAuxFSM:timer|s_counter[7]          ; 2       ;
; TimerAuxFSM:timer|s_counter[8]          ; 2       ;
; TimerAuxFSM:timer|s_counter[9]          ; 2       ;
; TimerAuxFSM:timer|s_counter[10]         ; 2       ;
; TimerAuxFSM:timer|s_counter[11]         ; 2       ;
; TimerAuxFSM:timer|s_counter[12]         ; 2       ;
; TimerAuxFSM:timer|s_counter[13]         ; 2       ;
; TimerAuxFSM:timer|s_counter[14]         ; 2       ;
; TimerAuxFSM:timer|s_counter[15]         ; 2       ;
; TimerAuxFSM:timer|s_counter[16]         ; 2       ;
; TimerAuxFSM:timer|s_counter[17]         ; 2       ;
; TimerAuxFSM:timer|s_counter[18]         ; 2       ;
; TimerAuxFSM:timer|s_counter[19]         ; 2       ;
; TimerAuxFSM:timer|s_counter[20]         ; 2       ;
; TimerAuxFSM:timer|s_counter[21]         ; 2       ;
; TimerAuxFSM:timer|s_counter[22]         ; 2       ;
; TimerAuxFSM:timer|s_counter[23]         ; 2       ;
; TimerAuxFSM:timer|s_counter[24]         ; 2       ;
; TimerAuxFSM:timer|s_counter[25]         ; 2       ;
; TimerAuxFSM:timer|s_counter[26]         ; 2       ;
; TimerAuxFSM:timer|s_counter[27]         ; 2       ;
; TimerAuxFSM:timer|s_counter[28]         ; 2       ;
; TimerAuxFSM:timer|s_counter[29]         ; 2       ;
; TimerAuxFSM:timer|s_counter[30]         ; 2       ;
; TimerAuxFSM:timer|s_counter[31]         ; 2       ;
; TimerAuxFSM:timer|s_counter[32]         ; 2       ;
; TimerAuxFSM:timer|s_counter[33]         ; 2       ;
; TimerAuxFSM:timer|s_counter[34]         ; 2       ;
; TimerAuxFSM:timer|s_counter[35]         ; 2       ;
; TimerAuxFSM:timer|s_counter[36]         ; 2       ;
; TimerAuxFSM:timer|s_counter[37]         ; 2       ;
; TimerAuxFSM:timer|s_counter[38]         ; 2       ;
; TimerAuxFSM:timer|s_counter[39]         ; 2       ;
; Total number of inverted registers = 41 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine07|DebounceUnit:d_reset|s_debounceCnt[2]      ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine07|DebounceUnit:d_p3|s_debounceCnt[7]         ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine07|DebounceUnit:d_p2|s_debounceCnt[2]         ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine07|DebounceUnit:d_p1|s_debounceCnt[22]        ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine07|DebounceUnit:d_porta|s_debounceCnt[17]     ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine07|DebounceUnit:d_startStop|s_debounceCnt[19] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |WashingMachine07|TimerAuxFSM:timer|s_counter[3]             ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; Yes        ; |WashingMachine07|TimerAuxFSM:timer|s_counter[27]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:d_p1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                        ;
; msecmininwidth ; 100   ; Signed Integer                        ;
; inpolarity     ; '0'   ; Enumerated                            ;
; outpolarity    ; '1'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:d_p2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                        ;
; msecmininwidth ; 100   ; Signed Integer                        ;
; inpolarity     ; '0'   ; Enumerated                            ;
; outpolarity    ; '1'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:d_p3 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                        ;
; msecmininwidth ; 100   ; Signed Integer                        ;
; inpolarity     ; '0'   ; Enumerated                            ;
; outpolarity    ; '1'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:d_porta ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                           ;
; msecmininwidth ; 100   ; Signed Integer                           ;
; inpolarity     ; '0'   ; Enumerated                               ;
; outpolarity    ; '1'   ; Enumerated                               ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:d_reset ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                           ;
; msecmininwidth ; 100   ; Signed Integer                           ;
; inpolarity     ; '0'   ; Enumerated                               ;
; outpolarity    ; '1'   ; Enumerated                               ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:d_startStop ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                               ;
; msecmininwidth ; 100   ; Signed Integer                               ;
; inpolarity     ; '0'   ; Enumerated                                   ;
; outpolarity    ; '1'   ; Enumerated                                   ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimerAuxFSM:timer|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 1                                ;
; Entity Instance                       ; TimerAuxFSM:timer|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 26                               ;
;     -- LPM_WIDTHP                     ; 30                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 211                         ;
;     ENA               ; 148                         ;
;     plain             ; 63                          ;
; cycloneiii_lcell_comb ; 617                         ;
;     arith             ; 186                         ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 431                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 110                         ;
;         4 data inputs ; 220                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jun 19 22:06:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WashingMachine07 -c WashingMachine07
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file washingmachine07.vhd
    Info (12022): Found design unit 1: WashingMachine07-Structural File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07.vhd Line: 12
    Info (12023): Found entity 1: WashingMachine07 File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file washingmachinefsm_tb.vhd
    Info (12022): Found design unit 1: WashingMAchineFSM_Tb-Stimulus File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM_Tb.vhd Line: 7
    Info (12023): Found entity 1: WashingMAchineFSM_Tb File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM_Tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file washingmachinefsm.vhd
    Info (12022): Found design unit 1: WashingMAchineFSM-Behavioral File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 24
    Info (12023): Found entity 1: WashingMAchineFSM File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file timerauxfsm.vhd
    Info (12022): Found design unit 1: TimerAuxFSM-Behavioral File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/TimerAuxFSM.vhd Line: 14
    Info (12023): Found entity 1: TimerAuxFSM File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/TimerAuxFSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debounceunit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/DebounceUnit.vhd Line: 16
    Info (12023): Found entity 1: DebounceUnit File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/DebounceUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file regi.vhd
    Info (12022): Found design unit 1: Regi-Behavioral File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/Regi.vhd Line: 23
    Info (12023): Found entity 1: Regi File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/Regi.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: Display-Behavioral File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/Display.vhd Line: 24
    Info (12023): Found entity 1: Display File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/Display.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file washingmachine07_tb.vhd
    Info (12022): Found design unit 1: WashingMachine07_Tb-Stimulus File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07_Tb.vhd Line: 7
    Info (12023): Found entity 1: WashingMachine07_Tb File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07_Tb.vhd Line: 4
Info (12127): Elaborating entity "WashingMachine07" for the top level hierarchy
Info (12129): Elaborating entity "DebounceUnit" using architecture "A:behavioral" for hierarchy "DebounceUnit:d_p1" File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07.vhd Line: 26
Info (12129): Elaborating entity "WashingMAchineFSM" using architecture "A:behavioral" for hierarchy "WashingMAchineFSM:fsm" File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07.vhd Line: 59
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(118): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 118
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(137): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 137
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(155): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 155
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(175): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 175
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(194): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 194
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(215): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 215
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(235): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 235
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(255): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 255
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(274): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 274
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(292): signal "startStop_rE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 292
Warning (10492): VHDL Process Statement warning at WashingMAchineFSM.vhd(293): signal "s_bStop" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 293
Warning (10631): VHDL Process Statement warning at WashingMAchineFSM.vhd(82): inferring latch(es) for signal or variable "s_nState", which holds its previous value in one or more paths through the process File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Warning (10631): VHDL Process Statement warning at WashingMAchineFSM.vhd(82): inferring latch(es) for signal or variable "s_bStop", which holds its previous value in one or more paths through the process File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.W" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.W2s" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.RA3" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.S3" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.Ra2" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.E2" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.Ma2" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.RA1" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.E1" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.MA1" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_bStop.S0" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.W" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.W2s" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.RA3" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.S3" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.Ra2" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.E2" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.Ma2" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.RA1" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.E1" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.MA1" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (10041): Inferred latch for "s_nState.S0" at WashingMAchineFSM.vhd(82) File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
Info (12129): Elaborating entity "TimerAuxFSM" using architecture "A:behavioral" for hierarchy "TimerAuxFSM:timer" File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMachine07.vhd Line: 77
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TimerAuxFSM:timer|Mult0" File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/TimerAuxFSM.vhd Line: 30
Info (12130): Elaborated megafunction instantiation "TimerAuxFSM:timer|lpm_mult:Mult0" File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/TimerAuxFSM.vhd Line: 30
Info (12133): Instantiated megafunction "TimerAuxFSM:timer|lpm_mult:Mult0" with the following parameter: File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/TimerAuxFSM.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TimerAuxFSM:timer|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "TimerAuxFSM:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "TimerAuxFSM:timer|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TimerAuxFSM:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "TimerAuxFSM:timer|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "TimerAuxFSM:timer|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (13012): Latch WashingMAchineFSM:fsm|s_nState.MA1_1073 has unsafe behavior File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WashingMAchineFSM:fsm|s_pState.S0 File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 33
Warning (13012): Latch WashingMAchineFSM:fsm|s_nState.Ma2_1046 has unsafe behavior File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WashingMAchineFSM:fsm|s_pState.S0 File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 33
Warning (13012): Latch WashingMAchineFSM:fsm|s_nState.S3_1019 has unsafe behavior File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WashingMAchineFSM:fsm|s_pState.S0 File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 33
Warning (13012): Latch WashingMAchineFSM:fsm|s_nState.S0_1082 has unsafe behavior File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WashingMAchineFSM:fsm|s_pState.S0 File: C:/Users/audiovisuais/Desktop/WashingMachine/WashingMachine/WashingMAchineFSM.vhd Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "TimerAuxFSM:timer|Add0~47" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1311
    Info (17048): Logic cell "TimerAuxFSM:timer|Add0~50" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1311
    Info (17048): Logic cell "TimerAuxFSM:timer|Add0~53" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1311
    Info (17048): Logic cell "TimerAuxFSM:timer|Add0~56" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1311
    Info (17048): Logic cell "TimerAuxFSM:timer|Add0~59" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1311
    Info (17048): Logic cell "TimerAuxFSM:timer|Add0~62" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1311
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 622 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Sun Jun 19 22:06:53 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:25


