Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 17:23:53 2019
| Host         : DESKTOP-DD43441 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RGB_LED_timing_summary_routed.rpt -pb RGB_LED_timing_summary_routed.pb -rpx RGB_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : RGB_LED
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.483        0.000                      0                  141        0.174        0.000                      0                  141        3.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.483        0.000                      0                  141        0.174        0.000                      0                  141        3.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 time_slow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.378ns (30.713%)  route 3.109ns (69.287%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  time_slow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  time_slow_reg[2]/Q
                         net (fo=10, routed)          0.971     7.555    time_slow_reg[2]
    SLICE_X110Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.679 r  R_out_i_15/O
                         net (fo=1, routed)           0.000     7.679    R_out_i_15_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.229 r  R_out_reg_i_5/CO[3]
                         net (fo=2, routed)           1.454     9.683    R_out24_in
    SLICE_X110Y114       LUT6 (Prop_lut6_I2_O)        0.124     9.807 f  B_out_i_2/O
                         net (fo=1, routed)           0.684    10.491    B_out_i_2_n_0
    SLICE_X108Y115       LUT6 (Prop_lut6_I0_O)        0.124    10.615 r  B_out_i_1/O
                         net (fo=1, routed)           0.000    10.615    B_out_i_1_n_0
    SLICE_X108Y115       FDRE                                         r  B_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.851    13.616    clk_IBUF_BUFG
    SLICE_X108Y115       FDRE                                         r  B_out_reg/C
                         clock pessimism              0.441    14.057    
                         clock uncertainty           -0.035    14.021    
    SLICE_X108Y115       FDRE (Setup_fdre_C_D)        0.077    14.098    B_out_reg
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 time_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.498ns (35.771%)  route 2.690ns (64.229%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.051     6.125    clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  time_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.419     6.544 r  time_count_reg[1]/Q
                         net (fo=11, routed)          0.974     7.518    time_count_reg[1]
    SLICE_X111Y111       LUT4 (Prop_lut4_I3_O)        0.299     7.817 r  R_out_i_24/O
                         net (fo=1, routed)           0.000     7.817    R_out_i_24_n_0
    SLICE_X111Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  R_out_reg_i_6/CO[3]
                         net (fo=2, routed)           1.017     9.366    R_out2
    SLICE_X110Y114       LUT3 (Prop_lut3_I2_O)        0.124     9.490 r  R_out_i_2/O
                         net (fo=3, routed)           0.698    10.188    R_out_i_2_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I2_O)        0.124    10.312 r  R_out_i_1/O
                         net (fo=1, routed)           0.000    10.312    p_0_in
    SLICE_X110Y114       FDRE                                         r  R_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X110Y114       FDRE                                         r  R_out_reg/C
                         clock pessimism              0.441    14.061    
                         clock uncertainty           -0.035    14.025    
    SLICE_X110Y114       FDRE (Setup_fdre_C_D)        0.029    14.054    R_out_reg
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 counter_976562_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.040ns (27.814%)  route 2.699ns (72.186%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  counter_976562_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.518     6.641 f  counter_976562_reg[0]/Q
                         net (fo=3, routed)           0.832     7.473    counter_976562[0]
    SLICE_X112Y116       LUT4 (Prop_lut4_I2_O)        0.124     7.597 f  counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.466     8.063    counter_976562[19]_i_8_n_0
    SLICE_X112Y116       LUT6 (Prop_lut6_I4_O)        0.124     8.187 f  counter_976562[19]_i_7/O
                         net (fo=1, routed)           0.291     8.478    counter_976562[19]_i_7_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     8.602 r  counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.762     9.364    state0
    SLICE_X110Y115       LUT4 (Prop_lut4_I2_O)        0.150     9.514 r  state[0]_i_1/O
                         net (fo=1, routed)           0.348     9.862    state[0]_i_1_n_0
    SLICE_X109Y115       FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.851    13.616    clk_IBUF_BUFG
    SLICE_X109Y115       FDRE                                         r  state_reg[0]/C
                         clock pessimism              0.441    14.057    
                         clock uncertainty           -0.035    14.021    
    SLICE_X109Y115       FDRE (Setup_fdre_C_D)       -0.269    13.752    state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 time_slow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_cstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.436ns (35.711%)  route 2.585ns (64.289%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  time_slow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.419     6.548 r  time_slow_reg[3]/Q
                         net (fo=9, routed)           0.942     7.490    time_slow_reg[3]
    SLICE_X110Y112       LUT5 (Prop_lut5_I1_O)        0.325     7.815 r  time_slow[7]_i_3/O
                         net (fo=3, routed)           0.826     8.641    time_slow[7]_i_3_n_0
    SLICE_X110Y110       LUT3 (Prop_lut3_I1_O)        0.360     9.001 r  FSM_sequential_cstate[1]_i_5/O
                         net (fo=1, routed)           0.817     9.818    FSM_sequential_cstate[1]_i_5_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.332    10.150 r  FSM_sequential_cstate[1]_i_1/O
                         net (fo=1, routed)           0.000    10.150    nstate[1]
    SLICE_X111Y112       FDRE                                         r  FSM_sequential_cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.856    13.621    clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  FSM_sequential_cstate_reg[1]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X111Y112       FDRE (Setup_fdre_C_D)        0.029    14.095    FSM_sequential_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 counter_976562_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_976562_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 2.113ns (54.105%)  route 1.792ns (45.895%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y116       FDRE                                         r  counter_976562_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.419     6.542 r  counter_976562_reg[1]/Q
                         net (fo=2, routed)           0.830     7.372    counter_976562[1]
    SLICE_X111Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.203 r  counter_976562_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.203    counter_976562_reg[4]_i_2_n_0
    SLICE_X111Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.317 r  counter_976562_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.317    counter_976562_reg[8]_i_2_n_0
    SLICE_X111Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  counter_976562_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.431    counter_976562_reg[12]_i_2_n_0
    SLICE_X111Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  counter_976562_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.545    counter_976562_reg[16]_i_2_n_0
    SLICE_X111Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.767 r  counter_976562_reg[19]_i_5/O[0]
                         net (fo=1, routed)           0.962     9.729    data0[17]
    SLICE_X110Y116       LUT2 (Prop_lut2_I0_O)        0.299    10.028 r  counter_976562[17]_i_1/O
                         net (fo=1, routed)           0.000    10.028    counter_976562[17]_i_1_n_0
    SLICE_X110Y116       FDRE                                         r  counter_976562_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.853    13.618    clk_IBUF_BUFG
    SLICE_X110Y116       FDRE                                         r  counter_976562_reg[17]/C
                         clock pessimism              0.481    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)        0.031    14.094    counter_976562_reg[17]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 counter_976562_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_976562_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.097ns (54.202%)  route 1.772ns (45.798%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y116       FDRE                                         r  counter_976562_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.419     6.542 r  counter_976562_reg[1]/Q
                         net (fo=2, routed)           0.830     7.372    counter_976562[1]
    SLICE_X111Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.203 r  counter_976562_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.203    counter_976562_reg[4]_i_2_n_0
    SLICE_X111Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.317 r  counter_976562_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.317    counter_976562_reg[8]_i_2_n_0
    SLICE_X111Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  counter_976562_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.431    counter_976562_reg[12]_i_2_n_0
    SLICE_X111Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.744 r  counter_976562_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.941     9.686    data0[16]
    SLICE_X110Y116       LUT2 (Prop_lut2_I0_O)        0.306     9.992 r  counter_976562[16]_i_1/O
                         net (fo=1, routed)           0.000     9.992    counter_976562[16]_i_1_n_0
    SLICE_X110Y116       FDRE                                         r  counter_976562_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.853    13.618    clk_IBUF_BUFG
    SLICE_X110Y116       FDRE                                         r  counter_976562_reg[16]/C
                         clock pessimism              0.481    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)        0.029    14.092    counter_976562_reg[16]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 time_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.498ns (39.267%)  route 2.317ns (60.733%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.051     6.125    clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  time_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.419     6.544 r  time_count_reg[1]/Q
                         net (fo=11, routed)          0.974     7.518    time_count_reg[1]
    SLICE_X111Y111       LUT4 (Prop_lut4_I3_O)        0.299     7.817 r  R_out_i_24/O
                         net (fo=1, routed)           0.000     7.817    R_out_i_24_n_0
    SLICE_X111Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  R_out_reg_i_6/CO[3]
                         net (fo=2, routed)           1.017     9.366    R_out2
    SLICE_X110Y114       LUT3 (Prop_lut3_I2_O)        0.124     9.490 r  R_out_i_2/O
                         net (fo=3, routed)           0.325     9.816    R_out_i_2_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I3_O)        0.124     9.940 r  G_out_i_1/O
                         net (fo=1, routed)           0.000     9.940    G_out_i_1_n_0
    SLICE_X110Y115       FDRE                                         r  G_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.854    13.619    clk_IBUF_BUFG
    SLICE_X110Y115       FDRE                                         r  G_out_reg/C
                         clock pessimism              0.441    14.060    
                         clock uncertainty           -0.035    14.024    
    SLICE_X110Y115       FDRE (Setup_fdre_C_D)        0.029    14.053    G_out_reg
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 counter_976562_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_976562_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 2.115ns (54.112%)  route 1.794ns (45.888%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y116       FDRE                                         r  counter_976562_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.419     6.542 r  counter_976562_reg[1]/Q
                         net (fo=2, routed)           0.830     7.372    counter_976562[1]
    SLICE_X111Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.203 r  counter_976562_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.203    counter_976562_reg[4]_i_2_n_0
    SLICE_X111Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.317 r  counter_976562_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.317    counter_976562_reg[8]_i_2_n_0
    SLICE_X111Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  counter_976562_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.431    counter_976562_reg[12]_i_2_n_0
    SLICE_X111Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.765 r  counter_976562_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.963     9.728    data0[14]
    SLICE_X112Y116       LUT2 (Prop_lut2_I0_O)        0.303    10.031 r  counter_976562[14]_i_1/O
                         net (fo=1, routed)           0.000    10.031    counter_976562[14]_i_1_n_0
    SLICE_X112Y116       FDRE                                         r  counter_976562_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.853    13.618    clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  counter_976562_reg[14]/C
                         clock pessimism              0.483    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y116       FDRE (Setup_fdre_C_D)        0.081    14.146    counter_976562_reg[14]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 counter_976562_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_976562_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.014ns (28.248%)  route 2.576ns (71.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  counter_976562_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.518     6.641 f  counter_976562_reg[0]/Q
                         net (fo=3, routed)           0.832     7.473    counter_976562[0]
    SLICE_X112Y116       LUT4 (Prop_lut4_I2_O)        0.124     7.597 f  counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.466     8.063    counter_976562[19]_i_8_n_0
    SLICE_X112Y116       LUT6 (Prop_lut6_I4_O)        0.124     8.187 f  counter_976562[19]_i_7/O
                         net (fo=1, routed)           0.291     8.478    counter_976562[19]_i_7_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     8.602 r  counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.487     9.089    state0
    SLICE_X110Y115       LUT5 (Prop_lut5_I4_O)        0.124     9.213 r  counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.499     9.712    counter_9765620
    SLICE_X113Y116       FDRE                                         r  counter_976562_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.853    13.618    clk_IBUF_BUFG
    SLICE_X113Y116       FDRE                                         r  counter_976562_reg[10]/C
                         clock pessimism              0.483    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y116       FDRE (Setup_fdre_C_CE)      -0.205    13.860    counter_976562_reg[10]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 counter_976562_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_976562_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.014ns (28.248%)  route 2.576ns (71.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  counter_976562_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.518     6.641 f  counter_976562_reg[0]/Q
                         net (fo=3, routed)           0.832     7.473    counter_976562[0]
    SLICE_X112Y116       LUT4 (Prop_lut4_I2_O)        0.124     7.597 f  counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.466     8.063    counter_976562[19]_i_8_n_0
    SLICE_X112Y116       LUT6 (Prop_lut6_I4_O)        0.124     8.187 f  counter_976562[19]_i_7/O
                         net (fo=1, routed)           0.291     8.478    counter_976562[19]_i_7_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     8.602 r  counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.487     9.089    state0
    SLICE_X110Y115       LUT5 (Prop_lut5_I4_O)        0.124     9.213 r  counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.499     9.712    counter_9765620
    SLICE_X113Y116       FDRE                                         r  counter_976562_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.853    13.618    clk_IBUF_BUFG
    SLICE_X113Y116       FDRE                                         r  counter_976562_reg[19]/C
                         clock pessimism              0.483    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y116       FDRE (Setup_fdre_C_CE)      -0.205    13.860    counter_976562_reg[19]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  4.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 counter_256_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.713     1.800    clk_IBUF_BUFG
    SLICE_X109Y114       FDRE                                         r  counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  counter_256_reg[3]/Q
                         net (fo=10, routed)          0.121     2.062    counter_256_reg[3]
    SLICE_X108Y114       LUT6 (Prop_lut6_I1_O)        0.045     2.107 r  counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.107    p_0_in__0[5]
    SLICE_X108Y114       FDRE                                         r  counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X108Y114       FDRE                                         r  counter_256_reg[5]/C
                         clock pessimism             -0.516     1.813    
    SLICE_X108Y114       FDRE (Hold_fdre_C_D)         0.120     1.933    counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FSM_sequential_cstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inverse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.117%)  route 0.201ns (51.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.715     1.802    clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  FSM_sequential_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  FSM_sequential_cstate_reg[1]/Q
                         net (fo=7, routed)           0.201     2.143    cstate[1]
    SLICE_X112Y112       LUT6 (Prop_lut6_I5_O)        0.045     2.188 r  inverse_i_1/O
                         net (fo=1, routed)           0.000     2.188    inverse_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  inverse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.990     2.332    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  inverse_reg/C
                         clock pessimism             -0.516     1.817    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.120     1.937    inverse_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.774%)  route 0.191ns (50.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  time_count_reg[0]/Q
                         net (fo=12, routed)          0.191     2.132    time_count_reg[0]
    SLICE_X109Y111       LUT4 (Prop_lut4_I1_O)        0.048     2.180 r  time_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.180    p_0_in__1[3]
    SLICE_X109Y111       FDRE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X109Y111       FDRE                                         r  time_count_reg[3]/C
                         clock pessimism             -0.514     1.818    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.107     1.925    time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 time_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.940%)  route 0.183ns (50.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.715     1.802    clk_IBUF_BUFG
    SLICE_X109Y111       FDRE                                         r  time_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  time_count_reg[5]/Q
                         net (fo=8, routed)           0.183     2.126    time_count_reg[5]
    SLICE_X109Y111       LUT4 (Prop_lut4_I1_O)        0.042     2.168 r  time_count[7]_i_3/O
                         net (fo=1, routed)           0.000     2.168    p_0_in__1[7]
    SLICE_X109Y111       FDRE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X109Y111       FDRE                                         r  time_count_reg[7]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.107     1.909    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 time_slow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_slow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  time_slow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  time_slow_reg[2]/Q
                         net (fo=10, routed)          0.185     2.128    time_slow_reg[2]
    SLICE_X110Y110       LUT4 (Prop_lut4_I3_O)        0.042     2.170 r  time_slow[3]_i_1/O
                         net (fo=1, routed)           0.000     2.170    p_0_in__2[3]
    SLICE_X110Y110       FDRE                                         r  time_slow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  time_slow_reg[3]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X110Y110       FDRE (Hold_fdre_C_D)         0.107     1.910    time_slow_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 time_fast_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_fast_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  time_fast_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  time_fast_reg[6]/Q
                         net (fo=2, routed)           0.126     2.090    time_fast_reg[6]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.200 r  time_fast_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    time_fast_reg[4]_i_1_n_5
    SLICE_X108Y112       FDRE                                         r  time_fast_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.987     2.329    clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  time_fast_reg[6]/C
                         clock pessimism             -0.529     1.801    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134     1.935    time_fast_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time_fast_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_fast_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.713     1.800    clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  time_fast_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.164     1.964 r  time_fast_reg[10]/Q
                         net (fo=2, routed)           0.127     2.090    time_fast_reg[10]
    SLICE_X108Y113       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.200 r  time_fast_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    time_fast_reg[8]_i_1_n_5
    SLICE_X108Y113       FDRE                                         r  time_fast_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  time_fast_reg[10]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.134     1.934    time_fast_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_256_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.783%)  route 0.198ns (51.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.713     1.800    clk_IBUF_BUFG
    SLICE_X109Y114       FDRE                                         r  counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  counter_256_reg[3]/Q
                         net (fo=10, routed)          0.198     2.139    counter_256_reg[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I4_O)        0.048     2.187 r  counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     2.187    p_0_in__0[4]
    SLICE_X109Y115       FDRE                                         r  counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.985     2.327    clk_IBUF_BUFG
    SLICE_X109Y115       FDRE                                         r  counter_256_reg[4]/C
                         clock pessimism             -0.514     1.814    
    SLICE_X109Y115       FDRE (Hold_fdre_C_D)         0.105     1.919    counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_256_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_256_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.713     1.800    clk_IBUF_BUFG
    SLICE_X109Y114       FDRE                                         r  counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  counter_256_reg[3]/Q
                         net (fo=10, routed)          0.190     2.131    counter_256_reg[3]
    SLICE_X109Y114       LUT4 (Prop_lut4_I0_O)        0.042     2.173 r  counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     2.173    counter_256[3]_i_1_n_0
    SLICE_X109Y114       FDRE                                         r  counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.986     2.328    clk_IBUF_BUFG
    SLICE_X109Y114       FDRE                                         r  counter_256_reg[3]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X109Y114       FDRE (Hold_fdre_C_D)         0.105     1.905    counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  time_count_reg[0]/Q
                         net (fo=12, routed)          0.191     2.132    time_count_reg[0]
    SLICE_X109Y111       LUT3 (Prop_lut3_I2_O)        0.045     2.177 r  time_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.177    p_0_in__1[2]
    SLICE_X109Y111       FDRE                                         r  time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X109Y111       FDRE                                         r  time_count_reg[2]/C
                         clock pessimism             -0.514     1.818    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.091     1.909    time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y115  B_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y112  FSM_sequential_cstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y112  FSM_sequential_cstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y115  G_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y114  R_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y113  counter_256_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y113  counter_256_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y113  counter_256_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y114  counter_256_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y114  counter_256_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y114  counter_256_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  time_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  time_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  time_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y115  B_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  FSM_sequential_cstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y112  FSM_sequential_cstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y115  G_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y114  R_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  counter_256_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y114  counter_256_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y115  counter_256_reg[4]/C



