<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterScavenging.h source code [llvm/llvm/include/llvm/CodeGen/RegisterScavenging.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::RegScavenger "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/RegisterScavenging.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='RegisterScavenging.h.html'>RegisterScavenging.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterScavenging.h - Machine register scavenging -------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file declares the machine register scavenger class. It can provide</i></td></tr>
<tr><th id="11">11</th><td><i>/// information such as unused register at any point in a machine basic block.</i></td></tr>
<tr><th id="12">12</th><td><i>/// It also provides a mechanism to make registers available by evicting them</i></td></tr>
<tr><th id="13">13</th><td><i>/// to spill slots.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_REGISTERSCAVENGING_H">LLVM_CODEGEN_REGISTERSCAVENGING_H</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_REGISTERSCAVENGING_H" data-ref="_M/LLVM_CODEGEN_REGISTERSCAVENGING_H">LLVM_CODEGEN_REGISTERSCAVENGING_H</dfn></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="LiveRegUnits.h.html">"llvm/CodeGen/LiveRegUnits.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="type def" id="llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</dfn> {</td></tr>
<tr><th id="35">35</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::RegScavenger::TII" title='llvm::RegScavenger::TII' data-ref="llvm::RegScavenger::TII">TII</dfn>;</td></tr>
<tr><th id="37">37</th><td>  <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>* <dfn class="decl" id="llvm::RegScavenger::MRI" title='llvm::RegScavenger::MRI' data-ref="llvm::RegScavenger::MRI">MRI</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegScavenger::NumRegUnits" title='llvm::RegScavenger::NumRegUnits' data-ref="llvm::RegScavenger::NumRegUnits">NumRegUnits</dfn> = <var>0</var>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <i class="doc">/// True if RegScavenger is currently tracking the liveness of registers.</i></td></tr>
<tr><th id="43">43</th><td>  <em>bool</em> <dfn class="decl" id="llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</dfn> = <b>false</b>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// Information on scavenged registers (held in a spill slot).</i></td></tr>
<tr><th id="46">46</th><td>  <b>struct</b> <dfn class="type def" id="llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</dfn> {</td></tr>
<tr><th id="47">47</th><td>    <dfn class="decl def" id="_ZN4llvm12RegScavenger13ScavengedInfoC1Ei" title='llvm::RegScavenger::ScavengedInfo::ScavengedInfo' data-ref="_ZN4llvm12RegScavenger13ScavengedInfoC1Ei">ScavengedInfo</dfn>(<em>int</em> <dfn class="local col1 decl" id="1FI" title='FI' data-type='int' data-ref="1FI">FI</dfn> = -<var>1</var>) : <a class="member" href="#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a>(<a class="local col1 ref" href="#1FI" title='FI' data-ref="1FI">FI</a>) {}</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>    <i class="doc">/// A spill slot used for scavenging a register post register allocation.</i></td></tr>
<tr><th id="50">50</th><td>    <em>int</em> <dfn class="decl" id="llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>    <i class="doc">/// If non-zero, the specific register is currently being</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">    /// scavenged. That is, it is spilled to this scavenging stack slot.</i></td></tr>
<tr><th id="54">54</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegScavenger::ScavengedInfo::Reg" title='llvm::RegScavenger::ScavengedInfo::Reg' data-ref="llvm::RegScavenger::ScavengedInfo::Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <i class="doc">/// The instruction that restores the scavenged register from stack.</i></td></tr>
<tr><th id="57">57</th><td>    <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="58">58</th><td>  };</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i class="doc">/// A vector of information on scavenged registers.</i></td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a>, <var>2</var>&gt; <dfn class="decl" id="llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</dfn>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="decl" id="llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// These BitVectors are only used internally to forward(). They are members</i></td></tr>
<tr><th id="66">66</th><td><i>  // to avoid frequent reallocations.</i></td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</dfn>, <dfn class="decl" id="llvm::RegScavenger::DefRegUnits" title='llvm::RegScavenger::DefRegUnits' data-ref="llvm::RegScavenger::DefRegUnits">DefRegUnits</dfn>;</td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::RegScavenger::TmpRegUnits" title='llvm::RegScavenger::TmpRegUnits' data-ref="llvm::RegScavenger::TmpRegUnits">TmpRegUnits</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><b>public</b>:</td></tr>
<tr><th id="71">71</th><td>  <dfn class="decl def" id="_ZN4llvm12RegScavengerC1Ev" title='llvm::RegScavenger::RegScavenger' data-ref="_ZN4llvm12RegScavengerC1Ev">RegScavenger</dfn>() = <b>default</b>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc">/// Start tracking liveness from the begin of basic block<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlock' data-ref="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE">enterBasicBlock</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB">MBB</dfn>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i class="doc">/// Start tracking liveness from the end of basic block<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  /// Use backward() to move towards the beginning of the block. This is</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// preferred to enterBasicBlock() and forward() because it does not depend</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// on the presence of kill flags.</i></td></tr>
<tr><th id="80">80</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlockEnd' data-ref="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE">enterBasicBlockEnd</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Move the internal MBB iterator and update register states.</i></td></tr>
<tr><th id="83">83</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger7forwardEv" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardEv">forward</dfn>();</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// Move the internal MBB iterator and update register states until</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// it has processed the specific iterator.</i></td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">forward</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4I" title='I' data-type='MachineBasicBlock::iterator' data-ref="4I">I</dfn>) {</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (!<a class="member" href="#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> &amp;&amp; <a class="member" href="#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() <a class="ref" href="MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>) <a class="member" href="#_ZN4llvm12RegScavenger7forwardEv" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardEv">forward</a>();</td></tr>
<tr><th id="89">89</th><td>    <b>while</b> (<a class="member" href="#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>) <a class="member" href="#_ZN4llvm12RegScavenger7forwardEv" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardEv">forward</a>();</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Invert the behavior of forward() on the current instruction (undo the</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// changes to the available registers made by forward()).</i></td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger9unprocessEv" title='llvm::RegScavenger::unprocess' data-ref="_ZN4llvm12RegScavenger9unprocessEv">unprocess</dfn>();</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i class="doc">/// Unprocess instructions until you reach the provided iterator.</i></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger9unprocessENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::unprocess' data-ref="_ZN4llvm12RegScavenger9unprocessENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">unprocess</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="5I" title='I' data-type='MachineBasicBlock::iterator' data-ref="5I">I</dfn>) {</td></tr>
<tr><th id="98">98</th><td>    <b>while</b> (<a class="member" href="#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a>) <a class="member" href="#_ZN4llvm12RegScavenger9unprocessEv" title='llvm::RegScavenger::unprocess' data-ref="_ZN4llvm12RegScavenger9unprocessEv">unprocess</a>();</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i class="doc">/// Update internal register state and move MBB iterator backwards.</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// Contrary to unprocess() this method gives precise results even in the</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// absence of kill flags.</i></td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger8backwardEv" title='llvm::RegScavenger::backward' data-ref="_ZN4llvm12RegScavenger8backwardEv">backward</dfn>();</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// Call backward() as long as the internal iterator does not point to<span class="command"> \p</span> <span class="arg">I.</span></i></td></tr>
<tr><th id="107">107</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger8backwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::backward' data-ref="_ZN4llvm12RegScavenger8backwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">backward</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="6I" title='I' data-type='MachineBasicBlock::iterator' data-ref="6I">I</dfn>) {</td></tr>
<tr><th id="108">108</th><td>    <b>while</b> (<a class="member" href="#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#6I" title='I' data-ref="6I">I</a>)</td></tr>
<tr><th id="109">109</th><td>      <a class="member" href="#_ZN4llvm12RegScavenger8backwardEv" title='llvm::RegScavenger::backward' data-ref="_ZN4llvm12RegScavenger8backwardEv">backward</a>();</td></tr>
<tr><th id="110">110</th><td>  }</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i class="doc">/// Move the internal MBB iterator but do not update register states.</i></td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger6skipToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::skipTo' data-ref="_ZN4llvm12RegScavenger6skipToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">skipTo</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7I" title='I' data-type='MachineBasicBlock::iterator' data-ref="7I">I</dfn>) {</td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (<a class="local col7 ref" href="#7I" title='I' data-ref="7I">I</a> <a class="ref" href="MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><b>nullptr</b>))</td></tr>
<tr><th id="115">115</th><td>      <a class="member" href="#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> = <b>false</b>;</td></tr>
<tr><th id="116">116</th><td>    <a class="member" href="#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#7I" title='I' data-ref="7I">I</a>;</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZNK4llvm12RegScavenger18getCurrentPositionEv" title='llvm::RegScavenger::getCurrentPosition' data-ref="_ZNK4llvm12RegScavenger18getCurrentPositionEv">getCurrentPosition</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>; }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i class="doc">/// Return if a specific register is currently used.</i></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8Reg" title='Reg' data-type='unsigned int' data-ref="8Reg">Reg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="9includeReserved" title='includeReserved' data-type='bool' data-ref="9includeReserved">includeReserved</dfn> = <b>true</b>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc">/// Return all available registers in the register class in Mask.</i></td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE" title='llvm::RegScavenger::getRegsAvailable' data-ref="_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE">getRegsAvailable</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="10RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="10RC">RC</dfn>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i class="doc">/// Find an unused register of the specified register class.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// Return 0 if none is found.</i></td></tr>
<tr><th id="129">129</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12RegScavenger13FindUnusedRegEPKNS_19TargetRegisterClassE" title='llvm::RegScavenger::FindUnusedReg' data-ref="_ZNK4llvm12RegScavenger13FindUnusedRegEPKNS_19TargetRegisterClassE">FindUnusedReg</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="11RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="11RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i class="doc">/// Add a scavenging frame index.</i></td></tr>
<tr><th id="132">132</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</dfn>(<em>int</em> <dfn class="local col2 decl" id="12FI" title='FI' data-type='int' data-ref="12FI">FI</dfn>) {</td></tr>
<tr><th id="133">133</th><td>    <a class="member" href="#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a><a class="ref" href="#_ZN4llvm12RegScavenger13ScavengedInfoC1Ei" title='llvm::RegScavenger::ScavengedInfo::ScavengedInfo' data-ref="_ZN4llvm12RegScavenger13ScavengedInfoC1Ei">(</a><a class="local col2 ref" href="#12FI" title='FI' data-ref="12FI">FI</a>));</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <i class="doc">/// Query whether a frame index is a scavenging frame index.</i></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12RegScavenger22isScavengingFrameIndexEi" title='llvm::RegScavenger::isScavengingFrameIndex' data-ref="_ZNK4llvm12RegScavenger22isScavengingFrameIndexEi">isScavengingFrameIndex</dfn>(<em>int</em> <dfn class="local col3 decl" id="13FI" title='FI' data-type='int' data-ref="13FI">FI</dfn>) <em>const</em> {</td></tr>
<tr><th id="138">138</th><td>    <b>for</b> (<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a>&gt;::<a class="typedef" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::RegScavenger::ScavengedInfo}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::RegScavenger::ScavengedInfo&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::RegScavenger::ScavengedInfo}::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="14I" title='I' data-type='SmallVectorImpl&lt;ScavengedInfo&gt;::const_iterator' data-ref="14I">I</dfn> = <a class="member" href="#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="139">139</th><td>         <dfn class="local col5 decl" id="15IE" title='IE' data-type='SmallVectorImpl&lt;ScavengedInfo&gt;::const_iterator' data-ref="15IE">IE</dfn> = <a class="member" href="#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a> != <a class="local col5 ref" href="#15IE" title='IE' data-ref="15IE">IE</a>; ++<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>)</td></tr>
<tr><th id="140">140</th><td>      <b>if</b> (<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>-&gt;<a class="ref" href="#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a> == <a class="local col3 ref" href="#13FI" title='FI' data-ref="13FI">FI</a>)</td></tr>
<tr><th id="141">141</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc">/// Get an array of scavenging frame indices.</i></td></tr>
<tr><th id="147">147</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm12RegScavenger25getScavengingFrameIndicesERNS_15SmallVectorImplIiEE" title='llvm::RegScavenger::getScavengingFrameIndices' data-ref="_ZNK4llvm12RegScavenger25getScavengingFrameIndicesERNS_15SmallVectorImplIiEE">getScavengingFrameIndices</dfn>(<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>int</em>&gt; &amp;<dfn class="local col6 decl" id="16A" title='A' data-type='SmallVectorImpl&lt;int&gt; &amp;' data-ref="16A">A</dfn>) <em>const</em> {</td></tr>
<tr><th id="148">148</th><td>    <b>for</b> (<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a>&gt;::<a class="typedef" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::RegScavenger::ScavengedInfo}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::RegScavenger::ScavengedInfo&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::RegScavenger::ScavengedInfo}::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="17I" title='I' data-type='SmallVectorImpl&lt;ScavengedInfo&gt;::const_iterator' data-ref="17I">I</dfn> = <a class="member" href="#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="149">149</th><td>         <dfn class="local col8 decl" id="18IE" title='IE' data-type='SmallVectorImpl&lt;ScavengedInfo&gt;::const_iterator' data-ref="18IE">IE</dfn> = <a class="member" href="#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col7 ref" href="#17I" title='I' data-ref="17I">I</a> != <a class="local col8 ref" href="#18IE" title='IE' data-ref="18IE">IE</a>; ++<a class="local col7 ref" href="#17I" title='I' data-ref="17I">I</a>)</td></tr>
<tr><th id="150">150</th><td>      <b>if</b> (<a class="local col7 ref" href="#17I" title='I' data-ref="17I">I</a>-&gt;<a class="ref" href="#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="151">151</th><td>        <a class="local col6 ref" href="#16A" title='A' data-ref="16A">A</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#17I" title='I' data-ref="17I">I</a>-&gt;<a class="ref" href="#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i class="doc">/// Make a register of the specific register class</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">  /// available and do the appropriate bookkeeping. SPAdj is the stack</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">  /// adjustment due to call frame, it's passed along to eliminateFrameIndex().</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">  /// Returns the scavenged register.</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">  /// This is deprecated as it depends on the quality of the kill flags being</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// present; Use scavengeRegisterBackwards() instead!</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  /// If<span class="command"> \p</span> <span class="arg">AllowSpill</span> is false, fail if a spill is required to make the</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  /// register available, and return NoRegister.</i></td></tr>
<tr><th id="163">163</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="19RC">RC</dfn>,</td></tr>
<tr><th id="164">164</th><td>                            <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="20I" title='I' data-type='MachineBasicBlock::iterator' data-ref="20I">I</dfn>, <em>int</em> <dfn class="local col1 decl" id="21SPAdj" title='SPAdj' data-type='int' data-ref="21SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="165">165</th><td>                            <em>bool</em> <dfn class="local col2 decl" id="22AllowSpill" title='AllowSpill' data-type='bool' data-ref="22AllowSpill">AllowSpill</dfn> = <b>true</b>);</td></tr>
<tr><th id="166">166</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassEib">scavengeRegister</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="23RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="23RegClass">RegClass</dfn>, <em>int</em> <dfn class="local col4 decl" id="24SPAdj" title='SPAdj' data-type='int' data-ref="24SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="167">167</th><td>                            <em>bool</em> <dfn class="local col5 decl" id="25AllowSpill" title='AllowSpill' data-type='bool' data-ref="25AllowSpill">AllowSpill</dfn> = <b>true</b>) {</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</a>(<a class="local col3 ref" href="#23RegClass" title='RegClass' data-ref="23RegClass">RegClass</a>, <a class="ref fake" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>, <a class="local col4 ref" href="#24SPAdj" title='SPAdj' data-ref="24SPAdj">SPAdj</a>, <a class="local col5 ref" href="#25AllowSpill" title='AllowSpill' data-ref="25AllowSpill">AllowSpill</a>);</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i class="doc">/// Make a register of the specific register class available from the current</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  /// position backwards to the place before<span class="command"> \p</span> <span class="arg">To.</span> If<span class="command"> \p</span> <span class="arg">RestoreAfter</span> is true</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  /// this includes the instruction following the current position.</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">  /// SPAdj is the stack adjustment due to call frame, it's passed along to</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">  /// eliminateFrameIndex().</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// Returns the scavenged register.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// If<span class="command"> \p</span> <span class="arg">AllowSpill</span> is false, fail if a spill is required to make the</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// register available, and return NoRegister.</i></td></tr>
<tr><th id="180">180</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib" title='llvm::RegScavenger::scavengeRegisterBackwards' data-ref="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib">scavengeRegisterBackwards</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="26RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="26RC">RC</dfn>,</td></tr>
<tr><th id="181">181</th><td>                                     <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="27To" title='To' data-type='MachineBasicBlock::iterator' data-ref="27To">To</dfn>,</td></tr>
<tr><th id="182">182</th><td>                                     <em>bool</em> <dfn class="local col8 decl" id="28RestoreAfter" title='RestoreAfter' data-type='bool' data-ref="28RestoreAfter">RestoreAfter</dfn>, <em>int</em> <dfn class="local col9 decl" id="29SPAdj" title='SPAdj' data-type='int' data-ref="29SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                     <em>bool</em> <dfn class="local col0 decl" id="30AllowSpill" title='AllowSpill' data-type='bool' data-ref="30AllowSpill">AllowSpill</dfn> = <b>true</b>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i class="doc">/// Tell the scavenger a register is used.</i></td></tr>
<tr><th id="186">186</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE">setRegUsed</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31Reg" title='Reg' data-type='unsigned int' data-ref="31Reg">Reg</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="32LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="32LaneMask">LaneMask</dfn> = <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>());</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><b>private</b>:</td></tr>
<tr><th id="189">189</th><td>  <i class="doc">/// Returns true if a register is reserved. It is never "unused".</i></td></tr>
<tr><th id="190">190</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12RegScavenger10isReservedEj" title='llvm::RegScavenger::isReserved' data-ref="_ZNK4llvm12RegScavenger10isReservedEj">isReserved</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="33Reg" title='Reg' data-type='unsigned int' data-ref="33Reg">Reg</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegScavenger::MRI" title='llvm::RegScavenger::MRI' data-ref="llvm::RegScavenger::MRI">MRI</a>-&gt;<a class="ref" href="MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg">Reg</a>); }</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i class="doc">/// setUsed / setUnused - Mark the state of one or a number of register units.</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="194">194</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger7setUsedERKNS_9BitVectorE" title='llvm::RegScavenger::setUsed' data-ref="_ZN4llvm12RegScavenger7setUsedERKNS_9BitVectorE">setUsed</dfn>(<em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col4 decl" id="34RegUnits" title='RegUnits' data-type='const llvm::BitVector &amp;' data-ref="34RegUnits">RegUnits</dfn>) {</td></tr>
<tr><th id="195">195</th><td>    <a class="member" href="#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits8addUnitsERKNS_9BitVectorE" title='llvm::LiveRegUnits::addUnits' data-ref="_ZN4llvm12LiveRegUnits8addUnitsERKNS_9BitVectorE">addUnits</a>(<a class="local col4 ref" href="#34RegUnits" title='RegUnits' data-ref="34RegUnits">RegUnits</a>);</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12RegScavenger9setUnusedERKNS_9BitVectorE" title='llvm::RegScavenger::setUnused' data-ref="_ZN4llvm12RegScavenger9setUnusedERKNS_9BitVectorE">setUnused</dfn>(<em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col5 decl" id="35RegUnits" title='RegUnits' data-type='const llvm::BitVector &amp;' data-ref="35RegUnits">RegUnits</dfn>) {</td></tr>
<tr><th id="198">198</th><td>    <a class="member" href="#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits11removeUnitsERKNS_9BitVectorE" title='llvm::LiveRegUnits::removeUnits' data-ref="_ZN4llvm12LiveRegUnits11removeUnitsERKNS_9BitVectorE">removeUnits</a>(<a class="local col5 ref" href="#35RegUnits" title='RegUnits' data-ref="35RegUnits">RegUnits</a>);</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <i class="doc">/// Processes the current instruction and fill the KillRegUnits and</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">  /// DefRegUnits bit vectors.</i></td></tr>
<tr><th id="203">203</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger21determineKillsAndDefsEv" title='llvm::RegScavenger::determineKillsAndDefs' data-ref="_ZN4llvm12RegScavenger21determineKillsAndDefsEv">determineKillsAndDefs</dfn>();</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i class="doc">/// Add all Reg Units that Reg contains to BV.</i></td></tr>
<tr><th id="206">206</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj" title='llvm::RegScavenger::addRegUnits' data-ref="_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj">addRegUnits</dfn>(<a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="36BV" title='BV' data-type='llvm::BitVector &amp;' data-ref="36BV">BV</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='unsigned int' data-ref="37Reg">Reg</dfn>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i class="doc">/// Remove all Reg Units that<span class="command"> \p</span> <span class="arg">Reg</span> contains from<span class="command"> \p</span> <span class="arg">BV.</span></i></td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger14removeRegUnitsERNS_9BitVectorEj" title='llvm::RegScavenger::removeRegUnits' data-ref="_ZN4llvm12RegScavenger14removeRegUnitsERNS_9BitVectorEj">removeRegUnits</dfn>(<a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col8 decl" id="38BV" title='BV' data-type='llvm::BitVector &amp;' data-ref="38BV">BV</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="39Reg" title='Reg' data-type='unsigned int' data-ref="39Reg">Reg</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i class="doc">/// Return the candidate register that is unused for the longest after</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">  /// StartMI. UseMI is set to the instruction where the search stopped.</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  /// No more than InstrLimit instructions are inspected.</i></td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_" title='llvm::RegScavenger::findSurvivorReg' data-ref="_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_">findSurvivorReg</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="40StartMI" title='StartMI' data-type='MachineBasicBlock::iterator' data-ref="40StartMI">StartMI</dfn>,</td></tr>
<tr><th id="216">216</th><td>                           <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="41Candidates" title='Candidates' data-type='llvm::BitVector &amp;' data-ref="41Candidates">Candidates</dfn>,</td></tr>
<tr><th id="217">217</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="42InstrLimit" title='InstrLimit' data-type='unsigned int' data-ref="42InstrLimit">InstrLimit</dfn>,</td></tr>
<tr><th id="218">218</th><td>                           <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="43UseMI" title='UseMI' data-type='MachineBasicBlock::iterator &amp;' data-ref="43UseMI">UseMI</dfn>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i class="doc">/// Initialize RegisterScavenger.</i></td></tr>
<tr><th id="221">221</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE" title='llvm::RegScavenger::init' data-ref="_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE">init</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44MBB">MBB</dfn>);</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i class="doc">/// Mark live-in registers of basic block as used.</i></td></tr>
<tr><th id="224">224</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12RegScavenger14setLiveInsUsedERKNS_17MachineBasicBlockE" title='llvm::RegScavenger::setLiveInsUsed' data-ref="_ZN4llvm12RegScavenger14setLiveInsUsedERKNS_17MachineBasicBlockE">setLiveInsUsed</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i class="doc">/// Spill a register after position<span class="command"> \p</span> <span class="arg">After</span> and reload it before position</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">UseMI.</span></i></td></tr>
<tr><th id="228">228</th><td>  <a class="type" href="#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a> &amp;<dfn class="decl" id="_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_" title='llvm::RegScavenger::spill' data-ref="_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_">spill</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='unsigned int' data-ref="46Reg">Reg</dfn>, <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="47RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="47RC">RC</dfn>, <em>int</em> <dfn class="local col8 decl" id="48SPAdj" title='SPAdj' data-type='int' data-ref="48SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="229">229</th><td>                       <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="49Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="49Before">Before</dfn>,</td></tr>
<tr><th id="230">230</th><td>                       <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="50UseMI" title='UseMI' data-type='MachineBasicBlock::iterator &amp;' data-ref="50UseMI">UseMI</dfn>);</td></tr>
<tr><th id="231">231</th><td>};</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i class="doc">/// Replaces all frame index virtual registers with physical registers. Uses the</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">/// register scavenger to find an appropriate register to use.</i></td></tr>
<tr><th id="235">235</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm24scavengeFrameVirtualRegsERNS_15MachineFunctionERNS_12RegScavengerE" title='llvm::scavengeFrameVirtualRegs' data-ref="_ZN4llvm24scavengeFrameVirtualRegsERNS_15MachineFunctionERNS_12RegScavengerE">scavengeFrameVirtualRegs</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="51MF">MF</dfn>, <a class="type" href="#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> &amp;<dfn class="local col2 decl" id="52RS" title='RS' data-type='llvm::RegScavenger &amp;' data-ref="52RS">RS</dfn>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#<span data-ppcond="17">endif</span> // LLVM_CODEGEN_REGISTERSCAVENGING_H</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/BranchRelaxation.cpp.html'>llvm/llvm/lib/CodeGen/BranchRelaxation.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
