Analysis & Synthesis report for DE2_115
Fri Dec 13 11:39:47 2019
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115|core:myRisc|decoder:decoder0|state
 12. State Machine - |DE2_115|dmemory:dmem|state
 13. State Machine - |DE2_115|sram:sram|mem_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|altsyncram_n303:altsyncram1
 23. Source assignments for core:myRisc|register_file:registers|altsyncram:ram_rtl_0|altsyncram_nsl1:auto_generated
 24. Source assignments for core:myRisc|register_file:registers|altsyncram:ram_rtl_1|altsyncram_nsl1:auto_generated
 25. Source assignments for dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_vh41:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_115
 27. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: dmemory:dmem
 30. Parameter Settings for User Entity Instance: core:myRisc
 31. Parameter Settings for Inferred Entity Instance: core:myRisc|register_file:registers|altsyncram:ram_rtl_0
 32. Parameter Settings for Inferred Entity Instance: core:myRisc|register_file:registers|altsyncram:ram_rtl_1
 33. Parameter Settings for Inferred Entity Instance: dmemory:dmem|altsyncram:ram_block_rtl_0
 34. Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_mult:Mult1
 35. Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_mult:Mult0
 36. Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Mod1
 38. Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Div1
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. lpm_mult Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "core:myRisc|decoder:decoder0"
 44. Port Connectivity Checks: "core:myRisc"
 45. Port Connectivity Checks: "iram_quartus:iram_quartus_inst"
 46. Port Connectivity Checks: "sram:sram"
 47. Port Connectivity Checks: "pll:pll_inst"
 48. In-System Memory Content Editor Settings
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 13 11:39:47 2019           ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Standard Edition ;
; Revision Name                      ; DE2_115                                         ;
; Top-level Entity Name              ; DE2_115                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,976                                           ;
;     Total combinational functions  ; 6,833                                           ;
;     Dedicated logic registers      ; 427                                             ;
; Total registers                    ; 427                                             ;
; Total pins                         ; 400                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 67,584                                          ;
; Embedded Multiplier 9-bit elements ; 16                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115            ; DE2_115            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; DE2_115.vhdl                                                       ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl                                                       ;             ;
; sram.vhd                                                           ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd                                                           ;             ;
; ../../../registers/register_file.vhd                               ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd                                                                               ;             ;
; ../../../memory/dmemory.vhd                                        ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd                                                                                        ;             ;
; ../../../memory/iram_quartus.vhd                                   ; yes             ; User Wizard-Generated File                            ; /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd                                                                                   ;             ;
; ../../../decoder/iregister.vhd                                     ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd                                                                                     ;             ;
; ../../../decoder/decoder_types.vhd                                 ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd                                                                                 ;             ;
; ../../../decoder/decoder.vhd                                       ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd                                                                                       ;             ;
; ../../../core/core.vhd                                             ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd                                                                                             ;             ;
; ../../../alu/m/M_types.vhd                                         ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd                                                                                         ;             ;
; ../../../alu/m/M.vhd                                               ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd                                                                                               ;             ;
; ../../../alu/alu_types.vhd                                         ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd                                                                                         ;             ;
; ../../../alu/alu.vhd                                               ; yes             ; User VHDL File                                        ; /run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd                                                                                               ;             ;
; ../../../pll/pll.vhd                                               ; yes             ; User Wizard-Generated File                            ; /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd                                                                                               ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                           ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                    ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/pll_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; db/altsyncram_n824.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf                                             ;             ;
; db/altsyncram_n303.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n303.tdf                                             ;             ;
; /home/aluno/riscv-multicycle/tests/quartus.hex                     ; yes             ; Auto-Found Memory Initialization File                 ; /home/aluno/riscv-multicycle/tests/quartus.hex                                                                                                           ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld  ;
; db/ip/sld5d2bcf66/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
; db/altsyncram_nsl1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_nsl1.tdf                                             ;             ;
; db/DE2_115.ram0_register_file_87c776fc.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/DE2_115.ram0_register_file_87c776fc.hdl.mif                     ;             ;
; db/altsyncram_vh41.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_vh41.tdf                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                      ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                         ;             ;
; db/mult_7dt.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/mult_7dt.tdf                                                    ;             ;
; db/mult_46t.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/mult_46t.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                       ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                      ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                  ;             ;
; db/lpm_divide_92p.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_92p.tdf                                              ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/abs_divider_4dg.tdf                                             ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/alt_u_div_6af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_abs_i0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_abs_i0a.tdf                                                 ;             ;
; db/lpm_divide_kcm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_kcm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/lpm_divide_cqo.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_cqo.tdf                                              ;             ;
; db/lpm_divide_hkm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_hkm.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,976                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 6833                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 2894                                                                            ;
;     -- 3 input functions                    ; 3487                                                                            ;
;     -- <=2 input functions                  ; 452                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 4085                                                                            ;
;     -- arithmetic mode                      ; 2748                                                                            ;
;                                             ;                                                                                 ;
; Total registers                             ; 427                                                                             ;
;     -- Dedicated logic registers            ; 427                                                                             ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 400                                                                             ;
; Total memory bits                           ; 67584                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 16                                                                              ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 404                                                                             ;
; Total fan-out                               ; 26869                                                                           ;
; Average fan-out                             ; 3.23                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE2_115                                                                                                                                ; 6833 (194)          ; 427 (66)                  ; 67584       ; 16           ; 0       ; 8         ; 400  ; 0            ; |DE2_115                                                                                                                                                                                                                                                                                                                                            ; DE2_115                           ; work         ;
;    |core:myRisc|                                                                                                                        ; 6320 (961)          ; 192 (32)                  ; 2048        ; 16           ; 0       ; 8         ; 0    ; 0            ; |DE2_115|core:myRisc                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |M:M_0|                                                                                                                           ; 4880 (89)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0                                                                                                                                                                                                                                                                                                                          ; M                                 ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 1202 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div0                                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_92p:auto_generated|                                                                                             ; 1202 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                                                                                                                            ; lpm_divide_92p                    ; work         ;
;                |abs_divider_4dg:divider|                                                                                                ; 1202 (63)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                    ; abs_divider_4dg                   ; work         ;
;                   |alt_u_div_6af:divider|                                                                                               ; 1080 (1079)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                                                                                                              ; alt_u_div_6af                     ; work         ;
;                      |add_sub_7pc:add_sub_0|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                                                                                                                        ; add_sub_7pc                       ; work         ;
;                   |lpm_abs_i0a:my_abs_den|                                                                                              ; 55 (55)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                                                                                                             ; lpm_abs_i0a                       ; work         ;
;                   |lpm_abs_i0a:my_abs_num|                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                             ; lpm_abs_i0a                       ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 1077 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div1                                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_hkm:auto_generated|                                                                                             ; 1077 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div1|lpm_divide_hkm:auto_generated                                                                                                                                                                                                                                                                            ; lpm_divide_hkm                    ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 1077 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                ; sign_div_unsign_9nh               ; work         ;
;                   |alt_u_div_6af:divider|                                                                                               ; 1077 (1077)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                          ; alt_u_div_6af                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 1226 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_cqo:auto_generated|                                                                                             ; 1226 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                                                                                                                                                                                                                            ; lpm_divide_cqo                    ; work         ;
;                |abs_divider_4dg:divider|                                                                                                ; 1226 (64)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                    ; abs_divider_4dg                   ; work         ;
;                   |alt_u_div_6af:divider|                                                                                               ; 1117 (1115)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                                                                                                              ; alt_u_div_6af                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                        ; add_sub_8pc                       ; work         ;
;                   |lpm_abs_i0a:my_abs_den|                                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                                                                                                             ; lpm_abs_i0a                       ; work         ;
;                   |lpm_abs_i0a:my_abs_num|                                                                                              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                             ; lpm_abs_i0a                       ; work         ;
;          |lpm_divide:Mod1|                                                                                                              ; 1115 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_kcm:auto_generated|                                                                                             ; 1115 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod1|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                            ; lpm_divide_kcm                    ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 1115 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                ; sign_div_unsign_9nh               ; work         ;
;                   |alt_u_div_6af:divider|                                                                                               ; 1115 (1114)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                          ; alt_u_div_6af                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                    ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_46t:auto_generated|                                                                                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                                                                                                   ; mult_46t                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                                   ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115|core:myRisc|M:M_0|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                   ; mult_7dt                          ; work         ;
;       |ULA:alu_0|                                                                                                                       ; 355 (355)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|ULA:alu_0                                                                                                                                                                                                                                                                                                                      ; ULA                               ; work         ;
;       |decoder:decoder0|                                                                                                                ; 52 (52)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|decoder:decoder0                                                                                                                                                                                                                                                                                                               ; decoder                           ; work         ;
;       |iregister:ins_register|                                                                                                          ; 0 (0)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|iregister:ins_register                                                                                                                                                                                                                                                                                                         ; iregister                         ; work         ;
;       |register_file:registers|                                                                                                         ; 72 (72)             ; 108 (108)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|register_file:registers                                                                                                                                                                                                                                                                                                        ; register_file                     ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|register_file:registers|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_nsl1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|register_file:registers|altsyncram:ram_rtl_0|altsyncram_nsl1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_nsl1                   ; work         ;
;          |altsyncram:ram_rtl_1|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|register_file:registers|altsyncram:ram_rtl_1                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_nsl1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|core:myRisc|register_file:registers|altsyncram:ram_rtl_1|altsyncram_nsl1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_nsl1                   ; work         ;
;    |dmemory:dmem|                                                                                                                       ; 83 (83)             ; 13 (13)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|dmemory:dmem                                                                                                                                                                                                                                                                                                                               ; dmemory                           ; work         ;
;       |altsyncram:ram_block_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|dmemory:dmem|altsyncram:ram_block_rtl_0                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_vh41:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_vh41:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_vh41                   ; work         ;
;    |iram_quartus:iram_quartus_inst|                                                                                                     ; 93 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|iram_quartus:iram_quartus_inst                                                                                                                                                                                                                                                                                                             ; iram_quartus                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 93 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_n824:auto_generated|                                                                                               ; 93 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated                                                                                                                                                                                                                                              ; altsyncram_n824                   ; work         ;
;             |altsyncram_n303:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|altsyncram_n303:altsyncram1                                                                                                                                                                                                                  ; altsyncram_n303                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 93 (73)             ; 66 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (82)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sram:sram|                                                                                                                          ; 23 (23)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sram:sram                                                                                                                                                                                                                                                                                                                                  ; sram                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; core:myRisc|register_file:registers|altsyncram:ram_rtl_0|altsyncram_nsl1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/DE2_115.ram0_register_file_87c776fc.hdl.mif ;
; core:myRisc|register_file:registers|altsyncram:ram_rtl_1|altsyncram_nsl1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/DE2_115.ram0_register_file_87c776fc.hdl.mif ;
; dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_vh41:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None                                           ;
; iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|altsyncram_n303:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; /home/aluno/riscv-multicycle/tests/quartus.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |DE2_115|pll:pll_inst                                                                                                                                                                                                                                                        ; ../../../pll/pll.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|core:myRisc|decoder:decoder0|state                                                                                                                                                                                                                                                             ;
+---------------------+------------+-------------+---------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+---------------------+-------------------+-------------+---------------+--------------+-------------+------------+
; Name                ; state.HALT ; state.ERROR ; state.WRITEBACK_MEM ; state.WRITEBACK ; state.ST_TYPE_L ; state.ST_TYPE_JALR ; state.ST_BRANCH ; state.ST_TYPE_S ; state.ST_TYPE_U ; state.ST_TYPE_I ; state.ST_TYPE_AUIPC ; state.ST_TYPE_JAL ; state.EXE_M ; state.EXE_ALU ; state.DECODE ; state.FETCH ; state.READ ;
+---------------------+------------+-------------+---------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+---------------------+-------------------+-------------+---------------+--------------+-------------+------------+
; state.READ          ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 0          ;
; state.FETCH         ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 1           ; 1          ;
; state.DECODE        ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 1            ; 0           ; 1          ;
; state.EXE_ALU       ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 1             ; 0            ; 0           ; 1          ;
; state.EXE_M         ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 1           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_JAL   ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 1                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_AUIPC ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_I     ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_U     ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_S     ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_BRANCH     ; 0          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_JALR  ; 0          ; 0           ; 0                   ; 0               ; 0               ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ST_TYPE_L     ; 0          ; 0           ; 0                   ; 0               ; 1               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.WRITEBACK     ; 0          ; 0           ; 0                   ; 1               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.WRITEBACK_MEM ; 0          ; 0           ; 1                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.ERROR         ; 0          ; 1           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
; state.HALT          ; 1          ; 0           ; 0                   ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0                   ; 0                 ; 0           ; 0             ; 0            ; 0           ; 1          ;
+---------------------+------------+-------------+---------------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+---------------------+-------------------+-------------+---------------+--------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|dmemory:dmem|state                                                                                                         ;
+----------------------+----------------------+---------------------+-------------+-------------+-------------+-------------+------------+------------+
; Name                 ; state.HALF_WORD_HIGH ; state.HALF_WORD_LOW ; state.BYTE3 ; state.BYTE2 ; state.BYTE1 ; state.BYTE0 ; state.WORD ; state.READ ;
+----------------------+----------------------+---------------------+-------------+-------------+-------------+-------------+------------+------------+
; state.READ           ; 0                    ; 0                   ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.WORD           ; 0                    ; 0                   ; 0           ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.BYTE0          ; 0                    ; 0                   ; 0           ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.BYTE1          ; 0                    ; 0                   ; 0           ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.BYTE2          ; 0                    ; 0                   ; 0           ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.BYTE3          ; 0                    ; 0                   ; 1           ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.HALF_WORD_LOW  ; 0                    ; 1                   ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.HALF_WORD_HIGH ; 1                    ; 0                   ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ;
+----------------------+----------------------+---------------------+-------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|sram:sram|mem_state                                               ;
+-------------------+----------------+-------------------+------------------+----------------+
; Name              ; mem_state.DONE ; mem_state.WRITE_M ; mem_state.READ_M ; mem_state.IDLE ;
+-------------------+----------------+-------------------+------------------+----------------+
; mem_state.IDLE    ; 0              ; 0                 ; 0                ; 0              ;
; mem_state.READ_M  ; 0              ; 0                 ; 1                ; 1              ;
; mem_state.WRITE_M ; 0              ; 1                 ; 0                ; 1              ;
; mem_state.DONE    ; 1              ; 0                 ; 0                ; 1              ;
+-------------------+----------------+-------------------+------------------+----------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; sram:sram|SRAM_OE_N                                 ; sram:sram|mem_state.DONE    ; yes                    ;
; sram:sram|SRAM_UB_N                                 ; sram:sram|mem_state.DONE    ; yes                    ;
; sram:sram|SRAM_WE_N                                 ; sram:sram|mem_state.DONE    ; yes                    ;
; sram:sram|SRAM_DQ[0]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[1]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[2]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[3]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[4]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[5]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[6]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[7]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[8]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[9]$latch                          ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[10]$latch                         ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[11]$latch                         ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[12]$latch                         ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[13]$latch                         ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[14]$latch                         ; sram:sram|mem_state.WRITE_M ; yes                    ;
; sram:sram|SRAM_DQ[15]$latch                         ; sram:sram|mem_state.WRITE_M ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+--------------------------------------------------+------------------------------------------------------------------+
; Register name                                    ; Reason for Removal                                               ;
+--------------------------------------------------+------------------------------------------------------------------+
; input_in[5..31]                                  ; Stuck at GND due to stuck port data_in                           ;
; core:myRisc|iregister:ins_register|imm_u[1..11]  ; Stuck at GND due to stuck port data_in                           ;
; HEX4[6]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX4[5]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX4[4]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX4[3]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX4[2]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX4[1]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX4[0]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX5[6]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX5[5]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX5[4]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX5[3]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX5[2]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX5[1]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; HEX5[0]~reg0                                     ; Stuck at VCC due to stuck port data_in                           ;
; core:myRisc|iregister:ins_register|imm_s[27..31] ; Lost fanout                                                      ;
; core:myRisc|iregister:ins_register|imm_j[14]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct3[2] ;
; core:myRisc|iregister:ins_register|imm_u[14]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct3[2] ;
; core:myRisc|iregister:ins_register|imm_j[13]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct3[1] ;
; core:myRisc|iregister:ins_register|imm_u[13]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct3[1] ;
; core:myRisc|iregister:ins_register|imm_j[12]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct3[0] ;
; core:myRisc|iregister:ins_register|imm_u[12]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct3[0] ;
; core:myRisc|iregister:ins_register|imm_j[20..30] ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[6] ;
; core:myRisc|iregister:ins_register|imm_b[12..30] ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[6] ;
; core:myRisc|iregister:ins_register|imm_s[11..26] ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[6] ;
; core:myRisc|iregister:ins_register|imm_i[11..30] ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[6] ;
; core:myRisc|iregister:ins_register|imm_j[10]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[5] ;
; core:myRisc|iregister:ins_register|imm_u[30]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[5] ;
; core:myRisc|iregister:ins_register|imm_b[10]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[5] ;
; core:myRisc|iregister:ins_register|imm_s[10]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[5] ;
; core:myRisc|iregister:ins_register|imm_i[10]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[5] ;
; core:myRisc|iregister:ins_register|imm_j[9]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[4] ;
; core:myRisc|iregister:ins_register|imm_u[29]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[4] ;
; core:myRisc|iregister:ins_register|imm_b[9]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[4] ;
; core:myRisc|iregister:ins_register|imm_s[9]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[4] ;
; core:myRisc|iregister:ins_register|imm_i[9]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[4] ;
; core:myRisc|iregister:ins_register|imm_j[8]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[3] ;
; core:myRisc|iregister:ins_register|imm_u[28]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[3] ;
; core:myRisc|iregister:ins_register|imm_b[8]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[3] ;
; core:myRisc|iregister:ins_register|imm_s[8]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[3] ;
; core:myRisc|iregister:ins_register|imm_i[8]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[3] ;
; core:myRisc|iregister:ins_register|imm_j[7]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[2] ;
; core:myRisc|iregister:ins_register|imm_u[27]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[2] ;
; core:myRisc|iregister:ins_register|imm_b[7]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[2] ;
; core:myRisc|iregister:ins_register|imm_s[7]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[2] ;
; core:myRisc|iregister:ins_register|imm_i[7]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[2] ;
; core:myRisc|iregister:ins_register|imm_j[6]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[1] ;
; core:myRisc|iregister:ins_register|imm_u[26]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[1] ;
; core:myRisc|iregister:ins_register|imm_b[6]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[1] ;
; core:myRisc|iregister:ins_register|imm_s[6]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[1] ;
; core:myRisc|iregister:ins_register|imm_i[6]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[1] ;
; core:myRisc|iregister:ins_register|imm_j[5]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[0] ;
; core:myRisc|iregister:ins_register|imm_u[25]     ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[0] ;
; core:myRisc|iregister:ins_register|imm_b[5]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[0] ;
; core:myRisc|iregister:ins_register|imm_s[5]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[0] ;
; core:myRisc|iregister:ins_register|imm_i[5]      ; Merged with core:myRisc|iregister:ins_register|opcodes.funct7[0] ;
; core:myRisc|iregister:ins_register|imm_b[4]      ; Merged with core:myRisc|iregister:ins_register|rd[4]             ;
; core:myRisc|iregister:ins_register|imm_s[4]      ; Merged with core:myRisc|iregister:ins_register|rd[4]             ;
; core:myRisc|iregister:ins_register|imm_b[3]      ; Merged with core:myRisc|iregister:ins_register|rd[3]             ;
; core:myRisc|iregister:ins_register|imm_s[3]      ; Merged with core:myRisc|iregister:ins_register|rd[3]             ;
; core:myRisc|iregister:ins_register|imm_b[2]      ; Merged with core:myRisc|iregister:ins_register|rd[2]             ;
; core:myRisc|iregister:ins_register|imm_s[2]      ; Merged with core:myRisc|iregister:ins_register|rd[2]             ;
; core:myRisc|iregister:ins_register|imm_b[1]      ; Merged with core:myRisc|iregister:ins_register|rd[1]             ;
; core:myRisc|iregister:ins_register|imm_s[1]      ; Merged with core:myRisc|iregister:ins_register|rd[1]             ;
; core:myRisc|iregister:ins_register|imm_b[11]     ; Merged with core:myRisc|iregister:ins_register|rd[0]             ;
; core:myRisc|iregister:ins_register|imm_j[19]     ; Merged with core:myRisc|iregister:ins_register|rs1[4]            ;
; core:myRisc|iregister:ins_register|imm_u[19]     ; Merged with core:myRisc|iregister:ins_register|rs1[4]            ;
; core:myRisc|iregister:ins_register|imm_j[18]     ; Merged with core:myRisc|iregister:ins_register|rs1[3]            ;
; core:myRisc|iregister:ins_register|imm_u[18]     ; Merged with core:myRisc|iregister:ins_register|rs1[3]            ;
; core:myRisc|iregister:ins_register|imm_j[17]     ; Merged with core:myRisc|iregister:ins_register|rs1[2]            ;
; core:myRisc|iregister:ins_register|imm_u[17]     ; Merged with core:myRisc|iregister:ins_register|rs1[2]            ;
; core:myRisc|iregister:ins_register|imm_j[16]     ; Merged with core:myRisc|iregister:ins_register|rs1[1]            ;
; core:myRisc|iregister:ins_register|imm_u[16]     ; Merged with core:myRisc|iregister:ins_register|rs1[1]            ;
; core:myRisc|iregister:ins_register|imm_j[15]     ; Merged with core:myRisc|iregister:ins_register|rs1[0]            ;
; core:myRisc|iregister:ins_register|imm_u[15]     ; Merged with core:myRisc|iregister:ins_register|rs1[0]            ;
; core:myRisc|iregister:ins_register|imm_j[4]      ; Merged with core:myRisc|iregister:ins_register|rs2[4]            ;
; core:myRisc|iregister:ins_register|imm_u[24]     ; Merged with core:myRisc|iregister:ins_register|rs2[4]            ;
; core:myRisc|iregister:ins_register|imm_i[4]      ; Merged with core:myRisc|iregister:ins_register|rs2[4]            ;
; core:myRisc|iregister:ins_register|imm_j[3]      ; Merged with core:myRisc|iregister:ins_register|rs2[3]            ;
; core:myRisc|iregister:ins_register|imm_u[23]     ; Merged with core:myRisc|iregister:ins_register|rs2[3]            ;
; core:myRisc|iregister:ins_register|imm_i[3]      ; Merged with core:myRisc|iregister:ins_register|rs2[3]            ;
; core:myRisc|iregister:ins_register|imm_j[2]      ; Merged with core:myRisc|iregister:ins_register|rs2[2]            ;
; core:myRisc|iregister:ins_register|imm_u[22]     ; Merged with core:myRisc|iregister:ins_register|rs2[2]            ;
; core:myRisc|iregister:ins_register|imm_i[2]      ; Merged with core:myRisc|iregister:ins_register|rs2[2]            ;
; core:myRisc|iregister:ins_register|imm_j[1]      ; Merged with core:myRisc|iregister:ins_register|rs2[1]            ;
; core:myRisc|iregister:ins_register|imm_u[21]     ; Merged with core:myRisc|iregister:ins_register|rs2[1]            ;
; core:myRisc|iregister:ins_register|imm_i[1]      ; Merged with core:myRisc|iregister:ins_register|rs2[1]            ;
; core:myRisc|iregister:ins_register|imm_j[11]     ; Merged with core:myRisc|iregister:ins_register|rs2[0]            ;
; core:myRisc|iregister:ins_register|imm_u[20]     ; Merged with core:myRisc|iregister:ins_register|rs2[0]            ;
; core:myRisc|iregister:ins_register|imm_j[31]     ; Merged with core:myRisc|iregister:ins_register|imm_i[31]         ;
; core:myRisc|iregister:ins_register|imm_u[31]     ; Merged with core:myRisc|iregister:ins_register|imm_i[31]         ;
; core:myRisc|iregister:ins_register|imm_b[31]     ; Merged with core:myRisc|iregister:ins_register|imm_i[31]         ;
; core:myRisc|iregister:ins_register|imm_j[0]      ; Merged with core:myRisc|iregister:ins_register|imm_b[0]          ;
; core:myRisc|iregister:ins_register|imm_u[0]      ; Merged with core:myRisc|iregister:ins_register|imm_b[0]          ;
; core:myRisc|register_file:registers|ram~39       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~40       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~41       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~42       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~43       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~44       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~45       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~46       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~47       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~48       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~49       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~50       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~51       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~52       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~53       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~54       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~55       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~56       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~57       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~58       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~59       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~60       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~61       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~62       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~63       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~64       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~65       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~70       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~69       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~68       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~67       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|register_file:registers|ram~66       ; Stuck at GND due to stuck port clock_enable                      ;
; core:myRisc|iregister:ins_register|imm_b[0]      ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 230          ;                                                                  ;
+--------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                               ;
+---------------+---------------------------+-----------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register        ;
+---------------+---------------------------+-----------------------------------------------+
; HEX4[6]~reg0  ; Stuck at VCC              ; core:myRisc|iregister:ins_register|imm_s[30], ;
;               ; due to stuck port data_in ; core:myRisc|iregister:ins_register|imm_s[29]  ;
; input_in[31]  ; Stuck at GND              ; core:myRisc|iregister:ins_register|imm_s[31]  ;
;               ; due to stuck port data_in ;                                               ;
+---------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 427   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 189   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 241   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HEX0[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX0[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX1[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX2[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[0]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[1]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[2]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[3]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[4]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[5]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; HEX3[6]~reg0                                                                                                                                                                                                                                                                                                                    ; 1       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[16]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[14]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[12]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[64]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[62]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[60]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[58]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[56]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[54]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[52]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[50]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[48]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[46]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[44]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[42]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[40]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[38]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[36]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[34]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[32]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[30]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[28]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[26]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[24]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[22]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[20]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[18]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[74]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[68]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[66]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[70]                                                                                                                                                                                                                                                                        ; 2       ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[72]                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 62                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                               ;
+----------------------------------------------------------+-----------------------------------------------+
; Register Name                                            ; RAM Name                                      ;
+----------------------------------------------------------+-----------------------------------------------+
; core:myRisc|register_file:registers|ram_rtl_0_bypass[0]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[1]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[2]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[3]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[4]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[5]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[6]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[7]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[8]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[9]  ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[10] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[11] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[12] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[13] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[14] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[15] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[16] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[17] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[18] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[19] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[20] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[21] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[22] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[23] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[24] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[25] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[26] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[27] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[28] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[29] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[30] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[31] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[32] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[33] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[34] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[35] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[36] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[37] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[38] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[39] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[40] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[41] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[42] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[43] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[44] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[45] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[46] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[47] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[48] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[49] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[50] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[51] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[52] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[53] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[54] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[55] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[56] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[57] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[58] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[59] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[60] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[61] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[62] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[63] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[64] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[65] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[66] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[67] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[68] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[69] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[70] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[71] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[72] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[73] ; core:myRisc|register_file:registers|ram_rtl_0 ;
; core:myRisc|register_file:registers|ram_rtl_0_bypass[74] ; core:myRisc|register_file:registers|ram_rtl_0 ;
+----------------------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+----------------------------------------------------+-----------------------------------------------+------+
; Register Name                                      ; Megafunction                                  ; Type ;
+----------------------------------------------------+-----------------------------------------------+------+
; core:myRisc|register_file:registers|r2_data[0..31] ; core:myRisc|register_file:registers|ram_rtl_1 ; RAM  ;
; dmemory:dmem|read_address_reg[0..9]                ; dmemory:dmem|ram_block_rtl_0                  ; RAM  ;
+----------------------------------------------------+-----------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|core:myRisc|pc[1]                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |DE2_115|core:myRisc|pc[20]                                                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|sram:sram|mem_state                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|core:myRisc|Mux104                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|dmemory:dmem|Selector23                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|dmemory:dmem|Selector15                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|dmemory:dmem|Selector7                                                                                                                                                                     ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |DE2_115|dmemory:dmem|state                                                                                                                                                                         ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |DE2_115|Mux0                                                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |DE2_115|Mux23                                                                                                                                                                                      ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |DE2_115|Mux24                                                                                                                                                                                      ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |DE2_115|Mux31                                                                                                                                                                                      ;
; 32:1               ; 4 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |DE2_115|core:myRisc|Mux55                                                                                                                                                                          ;
; 32:1               ; 4 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |DE2_115|core:myRisc|Mux50                                                                                                                                                                          ;
; 32:1               ; 8 bits    ; 168 LEs       ; 112 LEs              ; 56 LEs                 ; No         ; |DE2_115|core:myRisc|Mux45                                                                                                                                                                          ;
; 33:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; No         ; |DE2_115|core:myRisc|Mux60                                                                                                                                                                          ;
; 33:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; No         ; |DE2_115|core:myRisc|Mux38                                                                                                                                                                          ;
; 34:1               ; 2 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |DE2_115|core:myRisc|Mux61                                                                                                                                                                          ;
; 34:1               ; 2 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |DE2_115|core:myRisc|Mux36                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|altsyncram_n303:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for core:myRisc|register_file:registers|altsyncram:ram_rtl_0|altsyncram_nsl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for core:myRisc|register_file:registers|altsyncram:ram_rtl_1|altsyncram_nsl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for dmemory:dmem|altsyncram:ram_block_rtl_0|altsyncram_vh41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_115 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; IMEMORY_WORDS  ; 1024  ; Signed Integer                                 ;
; DMEMORY_WORDS  ; 1024  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                          ; Type                  ;
+------------------------------------+------------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped               ;
; WIDTH_A                            ; 32                                             ; Signed Integer        ;
; WIDTHAD_A                          ; 10                                             ; Signed Integer        ;
; NUMWORDS_A                         ; 1024                                           ; Signed Integer        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped               ;
; WIDTH_B                            ; 1                                              ; Signed Integer        ;
; WIDTHAD_B                          ; 1                                              ; Signed Integer        ;
; NUMWORDS_B                         ; 0                                              ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 4                                              ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped               ;
; BYTE_SIZE                          ; 8                                              ; Signed Integer        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped               ;
; INIT_FILE                          ; /home/aluno/riscv-multicycle/tests/quartus.hex ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                              ; Signed Integer        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Signed Integer        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_n824                                ; Untyped               ;
+------------------------------------+------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmemory:dmem ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; memory_words   ; 1024  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:myRisc ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; imemory_words  ; 1024  ; Signed Integer                  ;
; dmemory_words  ; 1024  ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|register_file:registers|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                          ; Type                ;
+------------------------------------+------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped             ;
; WIDTH_A                            ; 32                                             ; Untyped             ;
; WIDTHAD_A                          ; 5                                              ; Untyped             ;
; NUMWORDS_A                         ; 32                                             ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WIDTH_B                            ; 32                                             ; Untyped             ;
; WIDTHAD_B                          ; 5                                              ; Untyped             ;
; NUMWORDS_B                         ; 32                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped             ;
; BYTE_SIZE                          ; 8                                              ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; INIT_FILE                          ; db/DE2_115.ram0_register_file_87c776fc.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_nsl1                                ; Untyped             ;
+------------------------------------+------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|register_file:registers|altsyncram:ram_rtl_1 ;
+------------------------------------+------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                          ; Type                ;
+------------------------------------+------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped             ;
; WIDTH_A                            ; 32                                             ; Untyped             ;
; WIDTHAD_A                          ; 5                                              ; Untyped             ;
; NUMWORDS_A                         ; 32                                             ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WIDTH_B                            ; 32                                             ; Untyped             ;
; WIDTHAD_B                          ; 5                                              ; Untyped             ;
; NUMWORDS_B                         ; 32                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped             ;
; BYTE_SIZE                          ; 8                                              ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; INIT_FILE                          ; db/DE2_115.ram0_register_file_87c776fc.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_nsl1                                ; Untyped             ;
+------------------------------------+------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmemory:dmem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Untyped                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_vh41      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:myRisc|M:M_0|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 4                                                              ;
; Entity Instance                           ; iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 0                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; core:myRisc|register_file:registers|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                       ;
; Entity Instance                           ; core:myRisc|register_file:registers|altsyncram:ram_rtl_1       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                       ;
; Entity Instance                           ; dmemory:dmem|altsyncram:ram_block_rtl_0                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 2                                ;
; Entity Instance                       ; core:myRisc|M:M_0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                               ;
;     -- LPM_WIDTHB                     ; 32                               ;
;     -- LPM_WIDTHP                     ; 64                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; core:myRisc|M:M_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                               ;
;     -- LPM_WIDTHB                     ; 32                               ;
;     -- LPM_WIDTHP                     ; 64                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:myRisc|decoder:decoder0"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; dmemory.bus_lag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:myRisc"                                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; daddress[30..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "iram_quartus:iram_quartus_inst" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; byteena ; Input ; Info     ; Stuck at VCC                  ;
; data    ; Input ; Info     ; Stuck at GND                  ;
; wren    ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram:sram"                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; address[19..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; 1           ; 32    ; 1024  ; Read/Write ; iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 427                         ;
; cycloneiii_ff         ; 341                         ;
;     CLR               ; 79                          ;
;     ENA               ; 101                         ;
;     ENA CLR           ; 67                          ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 79                          ;
; cycloneiii_io_obuf    ; 103                         ;
; cycloneiii_lcell_comb ; 6744                        ;
;     arith             ; 2740                        ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 2654                        ;
;     normal            ; 4004                        ;
;         0 data inputs ; 126                         ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 172                         ;
;         3 data inputs ; 803                         ;
;         4 data inputs ; 2840                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 146.50                      ;
; Average LUT depth     ; 95.27                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
    Info: Processing started: Fri Dec 13 11:39:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file DE2_115.vhdl
    Info (12022): Found design unit 1: DE2_115-rtl File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 144
    Info (12023): Found entity 1: DE2_115 File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sram.vhd
    Info (12022): Found design unit 1: sram-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 30
    Info (12023): Found entity 1: sram File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd
    Info (12022): Found design unit 1: register_file-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd Line: 24
    Info (12023): Found entity 1: register_file File: /run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd Line: 40
    Info (12023): Found entity 1: dmemory File: /run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd
    Info (12022): Found design unit 1: iram_quartus-SYN File: /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd Line: 55
    Info (12023): Found entity 1: iram_quartus File: /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd
    Info (12022): Found design unit 1: iregister-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd Line: 43
    Info (12023): Found entity 1: iregister File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd Line: 18
Info (12021): Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd
    Info (12022): Found design unit 1: decoder_types File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd Line: 4
    Info (12022): Found design unit 2: decoder_types-body File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd Line: 136
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd
    Info (12022): Found design unit 1: decoder-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd Line: 48
    Info (12023): Found entity 1: decoder File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd
    Info (12022): Found design unit 1: core-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 36
    Info (12023): Found entity 1: core File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd
    Info (12022): Found design unit 1: M_types File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd Line: 5
    Info (12022): Found design unit 2: M_types-body File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd
    Info (12022): Found design unit 1: M-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 14
    Info (12023): Found entity 1: M File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd
    Info (12022): Found design unit 1: alu_types File: /run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd Line: 5
    Info (12022): Found design unit 2: alu_types-body File: /run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd
    Info (12022): Found design unit 1: ULA-RTL File: /run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd Line: 14
    Info (12023): Found entity 1: ULA File: /run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd Line: 53
    Info (12023): Found entity 1: pll File: /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd Line: 42
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(20): used implicit default value for signal "SMA_CLKOUT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 20
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(21): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(22): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(32): used implicit default value for signal "HEX6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(33): used implicit default value for signal "HEX7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(34): used implicit default value for signal "LCD_BLON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 34
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(36): used implicit default value for signal "LCD_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 36
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(37): used implicit default value for signal "LCD_ON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 37
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(38): used implicit default value for signal "LCD_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 38
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(39): used implicit default value for signal "LCD_RW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 39
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(41): used implicit default value for signal "UART_RTS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 41
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(43): used implicit default value for signal "UART_TXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 43
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(48): used implicit default value for signal "SD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 48
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(52): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(53): used implicit default value for signal "VGA_BLANK_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 53
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(54): used implicit default value for signal "VGA_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 54
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(55): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(56): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 56
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(57): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(58): used implicit default value for signal "VGA_SYNC_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 58
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(59): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 59
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(63): used implicit default value for signal "AUD_DACDAT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 63
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(65): used implicit default value for signal "AUD_XCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 65
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(66): used implicit default value for signal "EEP_I2C_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 66
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(68): used implicit default value for signal "I2C_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 68
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(70): used implicit default value for signal "ENET0_GTX_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 70
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(73): used implicit default value for signal "ENET0_MDC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 73
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(75): used implicit default value for signal "ENET0_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 75
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(83): used implicit default value for signal "ENET0_TX_DATA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 83
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(84): used implicit default value for signal "ENET0_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 84
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(85): used implicit default value for signal "ENET0_TX_ER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 85
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(87): used implicit default value for signal "ENET1_GTX_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 87
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(90): used implicit default value for signal "ENET1_MDC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 90
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(92): used implicit default value for signal "ENET1_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 92
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(100): used implicit default value for signal "ENET1_TX_DATA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 100
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(101): used implicit default value for signal "ENET1_TX_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 101
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(102): used implicit default value for signal "ENET1_TX_ER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 102
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(106): used implicit default value for signal "TD_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 106
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(108): used implicit default value for signal "OTG_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 108
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(109): used implicit default value for signal "OTG_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 109
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(112): used implicit default value for signal "OTG_RD_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 112
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(113): used implicit default value for signal "OTG_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 113
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(114): used implicit default value for signal "OTG_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 114
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(117): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 117
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(118): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 118
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(119): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 119
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(120): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 120
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(121): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 121
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(123): used implicit default value for signal "DRAM_DQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 123
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(124): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 124
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(125): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 125
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(133): used implicit default value for signal "FL_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(134): used implicit default value for signal "FL_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 134
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(136): used implicit default value for signal "FL_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 136
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(137): used implicit default value for signal "FL_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 137
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(139): used implicit default value for signal "FL_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 139
Warning (10541): VHDL Signal Declaration warning at DE2_115.vhdl(140): used implicit default value for signal "FL_WP_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 140
Warning (10036): Verilog HDL or VHDL warning at DE2_115.vhdl(170): object "locked_sig" assigned a value but never read File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 170
Warning (10036): Verilog HDL or VHDL warning at DE2_115.vhdl(173): object "state" assigned a value but never read File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 173
Warning (10036): Verilog HDL or VHDL warning at DE2_115.vhdl(186): object "data_in_SRAM" assigned a value but never read File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 186
Warning (10873): Using initial value X (don't care) for net "DRAM_ADDR[12..10]" at DE2_115.vhdl(116) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 116
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 191
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd Line: 140
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/pll/pll.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sram" for hierarchy "sram:sram" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 220
Warning (10631): VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable "SRAM_WE_N", which holds its previous value in one or more paths through the process File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Warning (10631): VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable "SRAM_OE_N", which holds its previous value in one or more paths through the process File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Warning (10631): VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable "SRAM_LB_N", which holds its previous value in one or more paths through the process File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Warning (10631): VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable "SRAM_UB_N", which holds its previous value in one or more paths through the process File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Warning (10631): VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable "data_in", which holds its previous value in one or more paths through the process File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Warning (10631): VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable "SRAM_DQ", which holds its previous value in one or more paths through the process File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[0]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[1]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[2]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[3]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[4]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[5]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[6]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[7]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[8]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[9]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[10]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[11]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[12]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[13]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[14]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_DQ[15]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[0]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[1]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[2]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[3]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[4]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[5]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[6]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[7]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[8]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[9]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[10]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[11]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[12]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[13]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[14]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "data_in[15]" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_UB_N" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_LB_N" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_OE_N" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (10041): Inferred latch for "SRAM_WE_N" at sram.vhd(70) File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/sram.vhd Line: 70
Info (12128): Elaborating entity "iram_quartus" for hierarchy "iram_quartus:iram_quartus_inst" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 257
Info (12128): Elaborating entity "altsyncram" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" File: /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" File: /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd Line: 62
Info (12133): Instantiated megafunction "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/home/aluno/riscv-multicycle/tests/quartus.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n824.tdf
    Info (12023): Found entity 1: altsyncram_n824 File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n824" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n303.tdf
    Info (12023): Found entity 1: altsyncram_n303 File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n303.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n303" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|altsyncram_n303:altsyncram1" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf Line: 38
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (765) in the Memory Initialization File "/home/aluno/riscv-multicycle/tests/quartus.hex" -- setting initial value for remaining addresses to 0 File: /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd Line: 62
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf Line: 39
Info (12133): Instantiated megafunction "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_n824.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "822083584"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_n824:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "dmemory" for hierarchy "dmemory:dmem" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 268
Info (12128): Elaborating entity "core" for hierarchy "core:myRisc" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 295
Info (12128): Elaborating entity "iregister" for hierarchy "core:myRisc|iregister:ins_register" File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 166
Info (12128): Elaborating entity "register_file" for hierarchy "core:myRisc|register_file:registers" File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 183
Info (12128): Elaborating entity "decoder" for hierarchy "core:myRisc|decoder:decoder0" File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 209
Warning (10873): Using initial value X (don't care) for net "dmemory.bus_lag" at decoder.vhd(15) File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd Line: 15
Info (12128): Elaborating entity "ULA" for hierarchy "core:myRisc|ULA:alu_0" File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 226
Info (12128): Elaborating entity "M" for hierarchy "core:myRisc|M:M_0" File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 242
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.12.13.12:39:25 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "core:myRisc|register_file:registers|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:myRisc|register_file:registers|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE2_115.ram0_register_file_87c776fc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:myRisc|register_file:registers|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE2_115.ram0_register_file_87c776fc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmemory:dmem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:myRisc|M:M_0|Mult1" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:myRisc|M:M_0|Mult0" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRisc|M:M_0|Div0" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRisc|M:M_0|Mod1" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRisc|M:M_0|Mod0" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:myRisc|M:M_0|Div1" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 34
Info (12130): Elaborated megafunction instantiation "core:myRisc|register_file:registers|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "core:myRisc|register_file:registers|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE2_115.ram0_register_file_87c776fc.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nsl1.tdf
    Info (12023): Found entity 1: altsyncram_nsl1 File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_nsl1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "dmemory:dmem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "dmemory:dmem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf
    Info (12023): Found entity 1: altsyncram_vh41 File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/altsyncram_vh41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "core:myRisc|M:M_0|lpm_mult:Mult1" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 31
Info (12133): Instantiated megafunction "core:myRisc|M:M_0|lpm_mult:Mult1" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "core:myRisc|M:M_0|lpm_mult:Mult0" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 30
Info (12133): Instantiated megafunction "core:myRisc|M:M_0|lpm_mult:Mult0" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "core:myRisc|M:M_0|lpm_divide:Div0" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 33
Info (12133): Instantiated megafunction "core:myRisc|M:M_0|lpm_divide:Div0" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_92p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "core:myRisc|M:M_0|lpm_divide:Mod1" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 37
Info (12133): Instantiated megafunction "core:myRisc|M:M_0|lpm_divide:Mod1" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_kcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/sign_div_unsign_9nh.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "core:myRisc|M:M_0|lpm_divide:Mod0" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 36
Info (12133): Instantiated megafunction "core:myRisc|M:M_0|lpm_divide:Mod0" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_cqo.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "core:myRisc|M:M_0|lpm_divide:Div1" File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 34
Info (12133): Instantiated megafunction "core:myRisc|M:M_0|lpm_divide:Div1" with the following parameter: File: /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/db/lpm_divide_hkm.tdf Line: 25
Info (13014): Ignored 580 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
    Info (13019): Ignored 456 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[0]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[1]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[2]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[3]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[4]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[5]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[6]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[7]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[8]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[9]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[10]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[11]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[12]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[13]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[14]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[15]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[16]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[17]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[18]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[19]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[20]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[21]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[22]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[23]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[24]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[25]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[26]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[27]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[28]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[29]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[30]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "DRAM_DQ[31]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[0]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[1]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[2]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[3]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[4]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[5]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[6]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[7]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[8]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[9]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[10]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[11]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[12]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[13]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[14]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_DQ[15]" and its non-tri-state driver. File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 24
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 24
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 24
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 24
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 24
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 24
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 24
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 35
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 44
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 45
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 46
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 47
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 49
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 50
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 50
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 50
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 50
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 61
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 62
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 64
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 67
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 69
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 74
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 91
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 110
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 135
Info (13000): Registers with preset signals will power-up high File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DRAM_DQ[0]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[1]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[2]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[3]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[4]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[5]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[6]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[7]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[8]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[9]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[10]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[11]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[12]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[13]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[14]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[15]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[16]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[17]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[18]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[19]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[20]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[21]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[22]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[23]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[24]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[25]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[26]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[27]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[28]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[29]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[30]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "DRAM_DQ[31]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 122
    Warning (13010): Node "SRAM_DQ[0]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[1]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[2]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[3]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[4]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[5]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[6]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[7]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[8]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[9]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[10]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[11]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[12]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[13]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[14]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
    Warning (13010): Node "SRAM_DQ[15]~synth" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 128
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 20
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 21
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 22
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 328
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 32
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 33
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 34
    Warning (13410): Pin "LCD_EN" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 36
    Warning (13410): Pin "LCD_ON" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 37
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 38
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 39
    Warning (13410): Pin "UART_RTS" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 41
    Warning (13410): Pin "UART_TXD" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 43
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 48
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 52
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 53
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 54
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 55
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 56
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 57
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 58
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 59
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 63
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 65
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 66
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 68
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 70
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 73
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 75
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 83
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 83
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 83
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 83
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 84
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 85
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 87
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 90
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 92
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 100
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 100
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 100
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 100
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 101
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 102
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 106
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 108
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 108
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 109
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 112
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 113
    Warning (13410): Pin "OTG_WE_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 114
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 116
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 116
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 116
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 117
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 117
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 118
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 119
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 120
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 121
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 123
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 123
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 123
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 123
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 124
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 125
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 126
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 129
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 133
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 134
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 136
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 137
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 139
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 140
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register core:myRisc|iregister:ins_register|imm_i[0] will power up to Low File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd Line: 64
    Critical Warning (18010): Register core:myRisc|iregister:ins_register|imm_s[0] will power up to Low File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd Line: 64
    Critical Warning (18010): Register core:myRisc|iregister:ins_register|imm_b[0] will power up to Low File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd Line: 64
    Critical Warning (18010): Register core:myRisc|iregister:ins_register|imm_i[31] will power up to Low File: /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd Line: 64
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "core:myRisc|Add1~22" File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 102
    Info (17048): Logic cell "core:myRisc|jal_target[0]~22" File: /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd Line: 73
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 62 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 17
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 19
    Warning (15610): No output dependent on input pin "KEY[0]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 23
    Warning (15610): No output dependent on input pin "KEY[1]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 23
    Warning (15610): No output dependent on input pin "KEY[2]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 23
    Warning (15610): No output dependent on input pin "SW[5]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[10]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[11]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[12]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[13]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[14]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[15]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[16]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "SW[17]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 25
    Warning (15610): No output dependent on input pin "UART_CTS" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 40
    Warning (15610): No output dependent on input pin "UART_RXD" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 42
    Warning (15610): No output dependent on input pin "SD_WP_N" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 51
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 60
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 71
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 72
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 76
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 77
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 78
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 79
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 79
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 79
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 79
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 80
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 81
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 82
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 86
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 88
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 89
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 93
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 94
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 95
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 96
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 96
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 96
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 96
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 97
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 98
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 99
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 103
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 104
    Warning (15610): No output dependent on input pin "TD_HS" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 105
    Warning (15610): No output dependent on input pin "TD_VS" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 107
    Warning (15610): No output dependent on input pin "OTG_INT" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 111
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 115
    Warning (15610): No output dependent on input pin "FL_RY" File: /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115/sint/DE2_115.vhdl Line: 138
Info (21057): Implemented 7572 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 229 output pins
    Info (21060): Implemented 103 bidirectional pins
    Info (21061): Implemented 7022 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 470 warnings
    Info: Peak virtual memory: 1219 megabytes
    Info: Processing ended: Fri Dec 13 11:39:47 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:01


