Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA/control_ultrasonico.vhd" in Library work.
Entity <control_ultrasonico> compiled.
Entity <control_ultrasonico> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA/transmiso_tx.vhd" in Library work.
Architecture behavioral of Entity transmiso_tx is up to date.
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>) with generics.
	bits_datos = 8

Analyzing hierarchy for entity <control_ultrasonico> in library <work> (architecture <behavioral>) with generics.
	distancia_max = 200
	f_reloj = 12000000
	t_cm_us = 706
	t_max_echo = 24000000
	t_trigg = 120

Analyzing hierarchy for entity <transmiso_tx> in library <work> (architecture <behavioral>) with generics.
	bits_datos = 8
	num_datos = 3
	t_bit = 104


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <TOP> in library <work> (Architecture <behavioral>).
	bits_datos = 8
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing generic Entity <control_ultrasonico> in library <work> (Architecture <behavioral>).
	distancia_max = 200
	f_reloj = 12000000
	t_cm_us = 706
	t_max_echo = 24000000
	t_trigg = 120
Entity <control_ultrasonico> analyzed. Unit <control_ultrasonico> generated.

Analyzing generic Entity <transmiso_tx> in library <work> (Architecture <behavioral>).
	bits_datos = 8
	num_datos = 3
	t_bit = 104
Entity <transmiso_tx> analyzed. Unit <transmiso_tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_ultrasonico>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA/control_ultrasonico.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dato>.
    Found 1-bit register for signal <trigg>.
    Found 25-bit register for signal <conteo>.
    Found 25-bit adder for signal <conteo$share0000> created at line 33.
    Found 8-bit register for signal <distancia>.
    Found 8-bit adder for signal <distancia$addsub0000> created at line 74.
    Found 25-bit comparator greater for signal <estado$cmp_gt0000> created at line 67.
    Found 25-bit comparator less for signal <estado$cmp_lt0000> created at line 45.
    Found 25-bit comparator less for signal <estado$cmp_lt0001> created at line 69.
    Found 8-bit comparator less for signal <estado$cmp_lt0002> created at line 73.
    Found 25-bit register for signal <pulsos>.
    Found 25-bit addsub for signal <pulsos$share0000> created at line 33.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  67 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <control_ultrasonico> synthesized.


Synthesizing Unit <transmiso_tx>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA/transmiso_tx.vhd".
    Found finite state machine <FSM_1> for signal <select_senal>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx>.
    Found 8-bit register for signal <cargador_1>.
    Found 8-bit register for signal <cargador_2>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$addsub0000>.
    Found 3-bit comparator less for signal <estado$cmp_lt0000> created at line 67.
    Found 3-bit up counter for signal <indice>.
    Found 8-bit register for signal <salida>.
    Found 7-bit comparator less for signal <select_senal$cmp_lt0000> created at line 79.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <transmiso_tx> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA/TOP.vhd".
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 25-bit adder                                          : 2
 25-bit addsub                                         : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 3
 25-bit register                                       : 4
 7-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 10
 25-bit comparator greater                             : 2
 25-bit comparator less                                : 4
 3-bit comparator less                                 : 1
 7-bit comparator less                                 : 1
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_transmiso_tx/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 datos | 11
 stop  | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_transmiso_tx/select_senal/FSM> on signal <select_senal[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_control_ultrasonico_1/estado/FSM> on signal <estado[1:3]> with gray encoding.
Optimizing FSM <Inst_control_ultrasonico_2/estado/FSM> on signal <estado[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 000
 disparo | 001
 eco     | 011
 contar  | 010
 calculo | 110
 envio   | 111
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 7
 25-bit adder                                          : 2
 25-bit addsub                                         : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 10
 25-bit comparator greater                             : 2
 25-bit comparator less                                : 4
 3-bit comparator less                                 : 1
 7-bit comparator less                                 : 1
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <control_ultrasonico> ...

Optimizing unit <transmiso_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 178
 Flip-Flops                                            : 178

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 621
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 52
#      LUT2                        : 17
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 34
#      LUT3_D                      : 6
#      LUT3_L                      : 2
#      LUT4                        : 230
#      LUT4_D                      : 14
#      LUT4_L                      : 6
#      MUXCY                       : 140
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 100
# FlipFlops/Latches                : 178
#      FD                          : 124
#      FDE                         : 40
#      FDR                         : 1
#      FDRE                        : 3
#      FDRS                        : 2
#      FDS                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 3
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      209  out of    704    29%  
 Number of Slice Flip Flops:            178  out of   1408    12%  
 Number of 4 input LUTs:                372  out of   1408    26%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    108     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 178   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.475ns (Maximum Frequency: 154.444MHz)
   Minimum input arrival time before clock: 5.265ns
   Maximum output required time after clock: 5.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.475ns (frequency: 154.444MHz)
  Total number of paths / destination ports: 14841 / 237
-------------------------------------------------------------------------
Delay:               6.475ns (Levels of Logic = 11)
  Source:            Inst_control_ultrasonico_2/pulsos_0 (FF)
  Destination:       Inst_control_ultrasonico_2/pulsos_22 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_control_ultrasonico_2/pulsos_0 to Inst_control_ultrasonico_2/pulsos_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.495   0.559  Inst_control_ultrasonico_2/pulsos_0 (Inst_control_ultrasonico_2/pulsos_0)
     LUT4:I0->O            1   0.561   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_lut<0> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<0> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<1> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<2> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<3> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<4> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<5> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<5>)
     MUXCY:CI->O          10   0.179   0.752  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<6> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<6>)
     LUT4:I3->O            2   0.561   0.382  Inst_control_ultrasonico_2/pulsos_mux0002<0>121_SW0 (N40)
     LUT4_D:I3->O         12   0.561   0.819  Inst_control_ultrasonico_2/pulsos_mux0002<0>121_1 (Inst_control_ultrasonico_2/pulsos_mux0002<0>121)
     LUT4:I3->O            1   0.561   0.000  Inst_control_ultrasonico_2/pulsos_mux0002<8>1 (Inst_control_ultrasonico_2/pulsos_mux0002<8>)
     FD:D                      0.197          Inst_control_ultrasonico_2/pulsos_16
    ----------------------------------------
    Total                      6.475ns (3.963ns logic, 2.512ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 191 / 87
-------------------------------------------------------------------------
Offset:              5.265ns (Levels of Logic = 5)
  Source:            ECO_2 (PAD)
  Destination:       Inst_control_ultrasonico_2/pulsos_22 (FF)
  Destination Clock: CLK rising

  Data Path: ECO_2 to Inst_control_ultrasonico_2/pulsos_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.824   0.677  ECO_2_IBUF (ECO_2_IBUF)
     LUT3_L:I0->LO         1   0.561   0.123  Inst_control_ultrasonico_2/pulsos_mux0002<0>19 (Inst_control_ultrasonico_2/pulsos_mux0002<0>19)
     LUT4:I2->O            2   0.561   0.382  Inst_control_ultrasonico_2/pulsos_mux0002<0>121_SW0 (N40)
     LUT4_D:I3->O         12   0.561   0.819  Inst_control_ultrasonico_2/pulsos_mux0002<0>121_1 (Inst_control_ultrasonico_2/pulsos_mux0002<0>121)
     LUT4:I3->O            1   0.561   0.000  Inst_control_ultrasonico_2/pulsos_mux0002<8>1 (Inst_control_ultrasonico_2/pulsos_mux0002<8>)
     FD:D                      0.197          Inst_control_ultrasonico_2/pulsos_16
    ----------------------------------------
    Total                      5.265ns (3.265ns logic, 2.000ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            Inst_control_ultrasonico_1/trigg (FF)
  Destination:       TRIG_1 (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_control_ultrasonico_1/trigg to TRIG_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.495   0.380  Inst_control_ultrasonico_1/trigg (Inst_control_ultrasonico_1/trigg)
     OBUF:I->O                 4.396          TRIG_1_OBUF (TRIG_1)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.55 secs
 
--> 

Total memory usage is 4513184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

