Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May 13 17:24:51 2024
| Host         : Minseok running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation
| Design       : topModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: U_Clock/U_ClkDiv_min/r_tick_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U_Clock/U_ClkDiv_sec/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_Clock/U_FNDController/U_ClkDiv/r_tick_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_UpCounter10k/U_ClkDiv_10Hz/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_UpCounter10k/U_FndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.006        0.000                      0                   89        0.264        0.000                      0                   89        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.006        0.000                      0                   89        0.264        0.000                      0                   89        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.211ns (24.407%)  route 3.751ns (75.593%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.401     9.993    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.117 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.117    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[22]
    SLICE_X58Y12         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y12         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDCE (Setup_fdce_C_D)        0.029    15.123    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.087ns (22.521%)  route 3.740ns (77.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.389     9.982    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X59Y12         FDRE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X59Y12         FDRE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X59Y12         FDRE (Setup_fdre_C_D)       -0.103    14.991    U_UpCounter10k/U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.237ns (24.801%)  route 3.751ns (75.199%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.401     9.993    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y12         LUT2 (Prop_lut2_I0_O)        0.150    10.143 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.143    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[23]
    SLICE_X58Y12         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.514    14.855    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y12         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y12         FDCE (Setup_fdce_C_D)        0.075    15.169    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.211ns (24.849%)  route 3.662ns (75.151%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.312     9.905    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.029 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.029    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[18]
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.856    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[18]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y11         FDCE (Setup_fdce_C_D)        0.029    15.149    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 1.211ns (24.876%)  route 3.657ns (75.124%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.307     9.899    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.023 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    10.023    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[19]
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.856    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y11         FDCE (Setup_fdce_C_D)        0.031    15.151    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.237ns (25.248%)  route 3.662ns (74.752%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.312     9.905    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.150    10.055 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.055    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[21]
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.856    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[21]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y11         FDCE (Setup_fdce_C_D)        0.075    15.195    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.239ns (25.306%)  route 3.657ns (74.694%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.307     9.899    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.152    10.051 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    10.051    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[20]
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.856    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y11         FDCE (Setup_fdce_C_D)        0.075    15.195    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.211ns (25.358%)  route 3.565ns (74.642%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.214     9.807    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.931 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.931    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[14]
    SLICE_X60Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.856    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X60Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[14]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.077    15.172    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.203ns (25.233%)  route 3.565ns (74.767%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.214     9.807    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.116     9.923 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.923    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[17]
    SLICE_X60Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.515    14.856    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X60Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.118    15.213    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.211ns (26.027%)  route 3.442ns (73.973%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.634     5.155    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y11         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_UpCounter10k/U_ClkDiv_10Hz/counter[20]
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.092     9.684    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.808 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.808    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[15]
    SLICE_X58Y10         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.516    14.857    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y10         FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X58Y10         FDCE (Setup_fdce_C_D)        0.029    15.125    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.476    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X60Y7          FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.815    U_UpCounter10k/U_ClkDiv_10Hz/counter[0]
    SLICE_X60Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.860    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[0]
    SLICE_X60Y7          FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     1.990    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X60Y7          FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y7          FDCE (Hold_fdce_C_D)         0.120     1.596    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 U_Clock/U_ClkDiv_sec/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock/U_ClkDiv_sec/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.477    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y7          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Clock/U_ClkDiv_sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.244     1.863    U_Clock/U_ClkDiv_sec/counter[0]
    SLICE_X63Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.908 r  U_Clock/U_ClkDiv_sec/counter[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.908    U_Clock/U_ClkDiv_sec/counter_0[0]
    SLICE_X63Y7          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     1.992    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y7          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y7          FDCE (Hold_fdce_C_D)         0.092     1.569    U_Clock/U_ClkDiv_sec/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.401%)  route 0.308ns (59.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.591     1.474    U_UpCounter10k/U_FndController/U_ClkDiv/r_tick_reg_0
    SLICE_X60Y12         FDCE                                         r  U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.146     1.784    U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg_n_0_[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  U_UpCounter10k/U_FndController/U_ClkDiv/counter[0]_i_1/O
                         net (fo=1, routed)           0.162     1.991    U_UpCounter10k/U_FndController/U_ClkDiv/counter[0]
    SLICE_X60Y12         FDCE                                         r  U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.860     1.987    U_UpCounter10k/U_FndController/U_ClkDiv/r_tick_reg_0
    SLICE_X60Y12         FDCE                                         r  U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.090     1.564    U_UpCounter10k/U_FndController/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U_Clock/U_ClkDiv_sec/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock/U_ClkDiv_sec/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.234ns (41.795%)  route 0.326ns (58.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.477    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y7          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Clock/U_ClkDiv_sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.745    U_Clock/U_ClkDiv_sec/counter[0]
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.790 f  U_Clock/U_ClkDiv_sec/counter[26]_i_2/O
                         net (fo=27, routed)          0.199     1.989    U_Clock/U_ClkDiv_sec/r_tick
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.048     2.037 r  U_Clock/U_ClkDiv_sec/counter[12]_i_1__3/O
                         net (fo=1, routed)           0.000     2.037    U_Clock/U_ClkDiv_sec/counter_0[12]
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     1.992    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[12]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y8          FDCE (Hold_fdce_C_D)         0.107     1.600    U_Clock/U_ClkDiv_sec/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U_Clock/U_ClkDiv_sec/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock/U_ClkDiv_sec/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.235ns (41.825%)  route 0.327ns (58.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.477    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y7          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Clock/U_ClkDiv_sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.745    U_Clock/U_ClkDiv_sec/counter[0]
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.790 f  U_Clock/U_ClkDiv_sec/counter[26]_i_2/O
                         net (fo=27, routed)          0.200     1.990    U_Clock/U_ClkDiv_sec/r_tick
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.039 r  U_Clock/U_ClkDiv_sec/counter[9]_i_1__3/O
                         net (fo=1, routed)           0.000     2.039    U_Clock/U_ClkDiv_sec/counter_0[9]
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     1.992    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[9]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y8          FDCE (Hold_fdce_C_D)         0.107     1.600    U_Clock/U_ClkDiv_sec/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.271ns (50.716%)  route 0.263ns (49.284%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.476    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y7          FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.723    U_UpCounter10k/U_ClkDiv_10Hz/counter[3]
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.098     1.821 f  U_UpCounter10k/U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.144     1.965    U_UpCounter10k/U_ClkDiv_10Hz/r_tick
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.010 r  U_UpCounter10k/U_ClkDiv_10Hz/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.000     2.010    U_UpCounter10k/U_ClkDiv_10Hz/counter_0[4]
    SLICE_X58Y7          FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     1.990    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[23]_0
    SLICE_X58Y7          FDCE                                         r  U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[4]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.092     1.568    U_UpCounter10k/U_ClkDiv_10Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 U_Clock/U_FNDController/U_ClkDiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock/U_FNDController/U_ClkDiv/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.237ns (41.654%)  route 0.332ns (58.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.590     1.473    U_Clock/U_FNDController/U_ClkDiv/r_tick_reg_0
    SLICE_X65Y16         FDCE                                         r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.214     1.828    U_Clock/U_FNDController/U_ClkDiv/counter_reg_n_0_[5]
    SLICE_X65Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  U_Clock/U_FNDController/U_ClkDiv/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.118     1.991    U_Clock/U_FNDController/U_ClkDiv/r_tick
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.051     2.042 r  U_Clock/U_FNDController/U_ClkDiv/counter[4]_i_1__4/O
                         net (fo=1, routed)           0.000     2.042    U_Clock/U_FNDController/U_ClkDiv/counter[4]
    SLICE_X65Y15         FDCE                                         r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.860     1.987    U_Clock/U_FNDController/U_ClkDiv/r_tick_reg_0
    SLICE_X65Y15         FDCE                                         r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.107     1.595    U_Clock/U_FNDController/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 U_Clock/U_ClkDiv_sec/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock/U_ClkDiv_sec/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.482%)  route 0.326ns (58.518%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.477    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y7          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Clock/U_ClkDiv_sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.745    U_Clock/U_ClkDiv_sec/counter[0]
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.790 f  U_Clock/U_ClkDiv_sec/counter[26]_i_2/O
                         net (fo=27, routed)          0.199     1.989    U_Clock/U_ClkDiv_sec/r_tick
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  U_Clock/U_ClkDiv_sec/counter[10]_i_1__3/O
                         net (fo=1, routed)           0.000     2.034    U_Clock/U_ClkDiv_sec/counter_0[10]
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     1.992    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[10]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y8          FDCE (Hold_fdce_C_D)         0.091     1.584    U_Clock/U_ClkDiv_sec/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 U_Clock/U_ClkDiv_sec/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock/U_ClkDiv_sec/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.407%)  route 0.327ns (58.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.477    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y7          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Clock/U_ClkDiv_sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.745    U_Clock/U_ClkDiv_sec/counter[0]
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.790 f  U_Clock/U_ClkDiv_sec/counter[26]_i_2/O
                         net (fo=27, routed)          0.200     1.990    U_Clock/U_ClkDiv_sec/r_tick
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.035 r  U_Clock/U_ClkDiv_sec/counter[11]_i_1__3/O
                         net (fo=1, routed)           0.000     2.035    U_Clock/U_ClkDiv_sec/counter_0[11]
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     1.992    U_Clock/U_ClkDiv_sec/counter_reg[26]_0
    SLICE_X63Y8          FDCE                                         r  U_Clock/U_ClkDiv_sec/counter_reg[11]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y8          FDCE (Hold_fdce_C_D)         0.092     1.585    U_Clock/U_ClkDiv_sec/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 U_Clock/U_FNDController/U_ClkDiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock/U_FNDController/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.032%)  route 0.332ns (58.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.590     1.473    U_Clock/U_FNDController/U_ClkDiv/r_tick_reg_0
    SLICE_X65Y16         FDCE                                         r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.214     1.828    U_Clock/U_FNDController/U_ClkDiv/counter_reg_n_0_[5]
    SLICE_X65Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  U_Clock/U_FNDController/U_ClkDiv/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.118     1.991    U_Clock/U_FNDController/U_ClkDiv/r_tick
    SLICE_X65Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.036 r  U_Clock/U_FNDController/U_ClkDiv/counter[2]_i_1__4/O
                         net (fo=1, routed)           0.000     2.036    U_Clock/U_FNDController/U_ClkDiv/counter[2]
    SLICE_X65Y15         FDCE                                         r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.860     1.987    U_Clock/U_FNDController/U_ClkDiv/r_tick_reg_0
    SLICE_X65Y15         FDCE                                         r  U_Clock/U_FNDController/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.092     1.580    U_Clock/U_FNDController/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.456    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   U_Clock/U_ClkDiv_sec/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   U_Clock/U_ClkDiv_sec/counter_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Clock/U_ClkDiv_sec/counter_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   U_Clock/U_ClkDiv_sec/counter_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y6    U_Clock/U_ClkDiv_sec/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y6    U_Clock/U_ClkDiv_sec/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y6    U_Clock/U_ClkDiv_sec/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y7    U_Clock/U_ClkDiv_sec/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y7    U_Clock/U_ClkDiv_sec/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   U_Clock/U_ClkDiv_sec/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   U_Clock/U_ClkDiv_sec/counter_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Clock/U_ClkDiv_sec/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   U_Clock/U_ClkDiv_sec/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    U_Clock/U_ClkDiv_sec/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    U_Clock/U_ClkDiv_sec/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    U_Clock/U_ClkDiv_sec/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    U_Clock/U_ClkDiv_sec/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y8    U_Clock/U_ClkDiv_sec/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_Clock/U_ClkDiv_sec/r_tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    U_Clock/U_ClkDiv_sec/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    U_Clock/U_ClkDiv_sec/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    U_Clock/U_ClkDiv_sec/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   U_Clock/U_FNDController/U_ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   U_Clock/U_FNDController/U_ClkDiv/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   U_Clock/U_FNDController/U_ClkDiv/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   U_Clock/U_FNDController/U_ClkDiv/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   U_Clock/U_FNDController/U_ClkDiv/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   U_Clock/U_FNDController/U_ClkDiv/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   U_Clock/U_FNDController/U_ClkDiv/counter_reg[3]/C



