-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Jun 14 02:02:57 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity gaussian is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (0 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	A_address0 : out std_logic_vector (31 downto 0);
	A_ce0 : out std_logic;
	A_we0 : out std_logic;
	A_dout0 : out std_logic_vector (31 downto 0);
	A_din0 : in std_logic_vector (31 downto 0);
	A_address1 : out std_logic_vector (31 downto 0);
	A_ce1 : out std_logic;
	A_we1 : out std_logic;
	A_dout1 : out std_logic_vector (31 downto 0);
	A_din1 : in std_logic_vector (31 downto 0);
	c_address0 : out std_logic_vector (31 downto 0);
	c_ce0 : out std_logic;
	c_we0 : out std_logic;
	c_dout0 : out std_logic_vector (31 downto 0);
	c_din0 : in std_logic_vector (31 downto 0);
	c_address1 : out std_logic_vector (31 downto 0);
	c_ce1 : out std_logic;
	c_we1 : out std_logic;
	c_dout1 : out std_logic_vector (31 downto 0);
	c_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of gaussian is 

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_17_clk : std_logic;
	signal forkC_17_rst : std_logic;
	signal forkC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_pValidArray_0 : std_logic;
	signal forkC_17_readyArray_0 : std_logic;
	signal forkC_17_nReadyArray_0 : std_logic;
	signal forkC_17_validArray_0 : std_logic;
	signal forkC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_nReadyArray_1 : std_logic;
	signal forkC_17_validArray_1 : std_logic;
	signal forkC_17_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_17_nReadyArray_2 : std_logic;
	signal forkC_17_validArray_2 : std_logic;
	signal forkC_17_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_14_clk : std_logic;
	signal branchC_14_rst : std_logic;
	signal branchC_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_14_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_14_pValidArray_0 : std_logic;
	signal branchC_14_pValidArray_1 : std_logic;
	signal branchC_14_readyArray_0 : std_logic;
	signal branchC_14_readyArray_1 : std_logic;
	signal branchC_14_nReadyArray_0 : std_logic;
	signal branchC_14_validArray_0 : std_logic;
	signal branchC_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_14_nReadyArray_1 : std_logic;
	signal branchC_14_validArray_1 : std_logic;
	signal branchC_14_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(4 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_2_clk : std_logic;
	signal add_2_rst : std_logic;
	signal add_2_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_2_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_2_pValidArray_0 : std_logic;
	signal add_2_pValidArray_1 : std_logic;
	signal add_2_readyArray_0 : std_logic;
	signal add_2_readyArray_1 : std_logic;
	signal add_2_nReadyArray_0 : std_logic;
	signal add_2_validArray_0 : std_logic;
	signal add_2_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_3_clk : std_logic;
	signal icmp_3_rst : std_logic;
	signal icmp_3_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_3_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_3_pValidArray_0 : std_logic;
	signal icmp_3_pValidArray_1 : std_logic;
	signal icmp_3_readyArray_0 : std_logic;
	signal icmp_3_readyArray_1 : std_logic;
	signal icmp_3_nReadyArray_0 : std_logic;
	signal icmp_3_validArray_0 : std_logic;
	signal icmp_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_2 : std_logic;
	signal fork_10_validArray_2 : std_logic;
	signal fork_10_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_8_clk : std_logic;
	signal phiC_8_rst : std_logic;
	signal phiC_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_8_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_8_pValidArray_0 : std_logic;
	signal phiC_8_pValidArray_1 : std_logic;
	signal phiC_8_readyArray_0 : std_logic;
	signal phiC_8_readyArray_1 : std_logic;
	signal phiC_8_nReadyArray_0 : std_logic;
	signal phiC_8_validArray_0 : std_logic;
	signal phiC_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_8_nReadyArray_1 : std_logic;
	signal phiC_8_validArray_1 : std_logic;
	signal phiC_8_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_15_clk : std_logic;
	signal branchC_15_rst : std_logic;
	signal branchC_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_15_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_15_pValidArray_0 : std_logic;
	signal branchC_15_pValidArray_1 : std_logic;
	signal branchC_15_readyArray_0 : std_logic;
	signal branchC_15_readyArray_1 : std_logic;
	signal branchC_15_nReadyArray_0 : std_logic;
	signal branchC_15_validArray_0 : std_logic;
	signal branchC_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_15_nReadyArray_1 : std_logic;
	signal branchC_15_validArray_1 : std_logic;
	signal branchC_15_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal brCst_block3_clk : std_logic;
	signal brCst_block3_rst : std_logic;
	signal brCst_block3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block3_pValidArray_0 : std_logic;
	signal brCst_block3_readyArray_0 : std_logic;
	signal brCst_block3_nReadyArray_0 : std_logic;
	signal brCst_block3_validArray_0 : std_logic;
	signal brCst_block3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_2 : std_logic;
	signal fork_11_validArray_2 : std_logic;
	signal fork_11_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_9_clk : std_logic;
	signal phiC_9_rst : std_logic;
	signal phiC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_9_pValidArray_0 : std_logic;
	signal phiC_9_readyArray_0 : std_logic;
	signal phiC_9_nReadyArray_0 : std_logic;
	signal phiC_9_validArray_0 : std_logic;
	signal phiC_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_20_clk : std_logic;
	signal forkC_20_rst : std_logic;
	signal forkC_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_20_pValidArray_0 : std_logic;
	signal forkC_20_readyArray_0 : std_logic;
	signal forkC_20_nReadyArray_0 : std_logic;
	signal forkC_20_validArray_0 : std_logic;
	signal forkC_20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_20_nReadyArray_1 : std_logic;
	signal forkC_20_validArray_1 : std_logic;
	signal forkC_20_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_16_clk : std_logic;
	signal branchC_16_rst : std_logic;
	signal branchC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_16_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_16_pValidArray_0 : std_logic;
	signal branchC_16_pValidArray_1 : std_logic;
	signal branchC_16_readyArray_0 : std_logic;
	signal branchC_16_readyArray_1 : std_logic;
	signal branchC_16_nReadyArray_0 : std_logic;
	signal branchC_16_validArray_0 : std_logic;
	signal branchC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_16_nReadyArray_1 : std_logic;
	signal branchC_16_validArray_1 : std_logic;
	signal branchC_16_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_6_clk : std_logic;
	signal phi_6_rst : std_logic;
	signal phi_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_6_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_6_dataInArray_2 : std_logic_vector(4 downto 0);
	signal phi_6_pValidArray_0 : std_logic;
	signal phi_6_pValidArray_1 : std_logic;
	signal phi_6_pValidArray_2 : std_logic;
	signal phi_6_readyArray_0 : std_logic;
	signal phi_6_readyArray_1 : std_logic;
	signal phi_6_readyArray_2 : std_logic;
	signal phi_6_nReadyArray_0 : std_logic;
	signal phi_6_validArray_0 : std_logic;
	signal phi_6_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal brCst_block4_clk : std_logic;
	signal brCst_block4_rst : std_logic;
	signal brCst_block4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block4_pValidArray_0 : std_logic;
	signal brCst_block4_readyArray_0 : std_logic;
	signal brCst_block4_nReadyArray_0 : std_logic;
	signal brCst_block4_validArray_0 : std_logic;
	signal brCst_block4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n3_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_pValidArray_1 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_readyArray_1 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_2 : std_logic;
	signal fork_12_validArray_2 : std_logic;
	signal fork_12_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_3 : std_logic;
	signal fork_12_validArray_3 : std_logic;
	signal fork_12_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_10_clk : std_logic;
	signal phiC_10_rst : std_logic;
	signal phiC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_10_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_10_pValidArray_0 : std_logic;
	signal phiC_10_pValidArray_1 : std_logic;
	signal phiC_10_readyArray_0 : std_logic;
	signal phiC_10_readyArray_1 : std_logic;
	signal phiC_10_nReadyArray_0 : std_logic;
	signal phiC_10_validArray_0 : std_logic;
	signal phiC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_10_nReadyArray_1 : std_logic;
	signal phiC_10_validArray_1 : std_logic;
	signal phiC_10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_21_clk : std_logic;
	signal forkC_21_rst : std_logic;
	signal forkC_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_21_pValidArray_0 : std_logic;
	signal forkC_21_readyArray_0 : std_logic;
	signal forkC_21_nReadyArray_0 : std_logic;
	signal forkC_21_validArray_0 : std_logic;
	signal forkC_21_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_21_nReadyArray_1 : std_logic;
	signal forkC_21_validArray_1 : std_logic;
	signal forkC_21_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_21_nReadyArray_2 : std_logic;
	signal forkC_21_validArray_2 : std_logic;
	signal forkC_21_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_17_clk : std_logic;
	signal branchC_17_rst : std_logic;
	signal branchC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_17_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_17_pValidArray_0 : std_logic;
	signal branchC_17_pValidArray_1 : std_logic;
	signal branchC_17_readyArray_0 : std_logic;
	signal branchC_17_readyArray_1 : std_logic;
	signal branchC_17_nReadyArray_0 : std_logic;
	signal branchC_17_validArray_0 : std_logic;
	signal branchC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_17_nReadyArray_1 : std_logic;
	signal branchC_17_validArray_1 : std_logic;
	signal branchC_17_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_8_clk : std_logic;
	signal phi_8_rst : std_logic;
	signal phi_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_8_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_8_dataInArray_2 : std_logic_vector(4 downto 0);
	signal phi_8_pValidArray_0 : std_logic;
	signal phi_8_pValidArray_1 : std_logic;
	signal phi_8_pValidArray_2 : std_logic;
	signal phi_8_readyArray_0 : std_logic;
	signal phi_8_readyArray_1 : std_logic;
	signal phi_8_readyArray_2 : std_logic;
	signal phi_8_nReadyArray_0 : std_logic;
	signal phi_8_validArray_0 : std_logic;
	signal phi_8_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal sext_9_clk : std_logic;
	signal sext_9_rst : std_logic;
	signal sext_9_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sext_9_pValidArray_0 : std_logic;
	signal sext_9_readyArray_0 : std_logic;
	signal sext_9_nReadyArray_0 : std_logic;
	signal sext_9_validArray_0 : std_logic;
	signal sext_9_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal zext_10_clk : std_logic;
	signal zext_10_rst : std_logic;
	signal zext_10_dataInArray_0 : std_logic_vector(4 downto 0);
	signal zext_10_pValidArray_0 : std_logic;
	signal zext_10_readyArray_0 : std_logic;
	signal zext_10_nReadyArray_0 : std_logic;
	signal zext_10_validArray_0 : std_logic;
	signal zext_10_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal getelementptr_11_clk : std_logic;
	signal getelementptr_11_rst : std_logic;
	signal getelementptr_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_11_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_11_pValidArray_0 : std_logic;
	signal getelementptr_11_pValidArray_1 : std_logic;
	signal getelementptr_11_pValidArray_2 : std_logic;
	signal getelementptr_11_readyArray_0 : std_logic;
	signal getelementptr_11_readyArray_1 : std_logic;
	signal getelementptr_11_readyArray_2 : std_logic;
	signal getelementptr_11_nReadyArray_0 : std_logic;
	signal getelementptr_11_validArray_0 : std_logic;
	signal getelementptr_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_12_clk : std_logic;
	signal load_12_rst : std_logic;
	signal load_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_12_pValidArray_0 : std_logic;
	signal load_12_pValidArray_1 : std_logic;
	signal load_12_readyArray_0 : std_logic;
	signal load_12_readyArray_1 : std_logic;
	signal load_12_nReadyArray_0 : std_logic;
	signal load_12_validArray_0 : std_logic;
	signal load_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_12_nReadyArray_1 : std_logic;
	signal load_12_validArray_1 : std_logic;
	signal load_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_15_clk : std_logic;
	signal load_15_rst : std_logic;
	signal load_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_15_dataInArray_1 : std_logic_vector(4 downto 0);
	signal load_15_pValidArray_0 : std_logic;
	signal load_15_pValidArray_1 : std_logic;
	signal load_15_readyArray_0 : std_logic;
	signal load_15_readyArray_1 : std_logic;
	signal load_15_nReadyArray_0 : std_logic;
	signal load_15_validArray_0 : std_logic;
	signal load_15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_15_nReadyArray_1 : std_logic;
	signal load_15_validArray_1 : std_logic;
	signal load_15_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal zext_16_clk : std_logic;
	signal zext_16_rst : std_logic;
	signal zext_16_dataInArray_0 : std_logic_vector(4 downto 0);
	signal zext_16_pValidArray_0 : std_logic;
	signal zext_16_readyArray_0 : std_logic;
	signal zext_16_nReadyArray_0 : std_logic;
	signal zext_16_validArray_0 : std_logic;
	signal zext_16_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal zext_17_clk : std_logic;
	signal zext_17_rst : std_logic;
	signal zext_17_dataInArray_0 : std_logic_vector(4 downto 0);
	signal zext_17_pValidArray_0 : std_logic;
	signal zext_17_readyArray_0 : std_logic;
	signal zext_17_nReadyArray_0 : std_logic;
	signal zext_17_validArray_0 : std_logic;
	signal zext_17_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal getelementptr_18_clk : std_logic;
	signal getelementptr_18_rst : std_logic;
	signal getelementptr_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_18_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_18_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_18_pValidArray_0 : std_logic;
	signal getelementptr_18_pValidArray_1 : std_logic;
	signal getelementptr_18_pValidArray_2 : std_logic;
	signal getelementptr_18_readyArray_0 : std_logic;
	signal getelementptr_18_readyArray_1 : std_logic;
	signal getelementptr_18_readyArray_2 : std_logic;
	signal getelementptr_18_nReadyArray_0 : std_logic;
	signal getelementptr_18_validArray_0 : std_logic;
	signal getelementptr_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_19_clk : std_logic;
	signal load_19_rst : std_logic;
	signal load_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_19_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_19_pValidArray_0 : std_logic;
	signal load_19_pValidArray_1 : std_logic;
	signal load_19_readyArray_0 : std_logic;
	signal load_19_readyArray_1 : std_logic;
	signal load_19_nReadyArray_0 : std_logic;
	signal load_19_validArray_0 : std_logic;
	signal load_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_19_nReadyArray_1 : std_logic;
	signal load_19_validArray_1 : std_logic;
	signal load_19_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_20_clk : std_logic;
	signal mul_20_rst : std_logic;
	signal mul_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_20_pValidArray_0 : std_logic;
	signal mul_20_pValidArray_1 : std_logic;
	signal mul_20_readyArray_0 : std_logic;
	signal mul_20_readyArray_1 : std_logic;
	signal mul_20_nReadyArray_0 : std_logic;
	signal mul_20_validArray_0 : std_logic;
	signal mul_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_21_clk : std_logic;
	signal sub_21_rst : std_logic;
	signal sub_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_21_pValidArray_0 : std_logic;
	signal sub_21_pValidArray_1 : std_logic;
	signal sub_21_readyArray_0 : std_logic;
	signal sub_21_readyArray_1 : std_logic;
	signal sub_21_nReadyArray_0 : std_logic;
	signal sub_21_validArray_0 : std_logic;
	signal sub_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sext_22_clk : std_logic;
	signal sext_22_rst : std_logic;
	signal sext_22_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sext_22_pValidArray_0 : std_logic;
	signal sext_22_readyArray_0 : std_logic;
	signal sext_22_nReadyArray_0 : std_logic;
	signal sext_22_validArray_0 : std_logic;
	signal sext_22_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal zext_23_clk : std_logic;
	signal zext_23_rst : std_logic;
	signal zext_23_dataInArray_0 : std_logic_vector(4 downto 0);
	signal zext_23_pValidArray_0 : std_logic;
	signal zext_23_readyArray_0 : std_logic;
	signal zext_23_nReadyArray_0 : std_logic;
	signal zext_23_validArray_0 : std_logic;
	signal zext_23_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal getelementptr_24_clk : std_logic;
	signal getelementptr_24_rst : std_logic;
	signal getelementptr_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_24_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_24_pValidArray_0 : std_logic;
	signal getelementptr_24_pValidArray_1 : std_logic;
	signal getelementptr_24_pValidArray_2 : std_logic;
	signal getelementptr_24_readyArray_0 : std_logic;
	signal getelementptr_24_readyArray_1 : std_logic;
	signal getelementptr_24_readyArray_2 : std_logic;
	signal getelementptr_24_nReadyArray_0 : std_logic;
	signal getelementptr_24_validArray_0 : std_logic;
	signal getelementptr_24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_25_clk : std_logic;
	signal add_25_rst : std_logic;
	signal add_25_dataInArray_0 : std_logic_vector(4 downto 0);
	signal add_25_dataInArray_1 : std_logic_vector(4 downto 0);
	signal add_25_pValidArray_0 : std_logic;
	signal add_25_pValidArray_1 : std_logic;
	signal add_25_readyArray_0 : std_logic;
	signal add_25_readyArray_1 : std_logic;
	signal add_25_nReadyArray_0 : std_logic;
	signal add_25_validArray_0 : std_logic;
	signal add_25_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_26_clk : std_logic;
	signal icmp_26_rst : std_logic;
	signal icmp_26_dataInArray_0 : std_logic_vector(4 downto 0);
	signal icmp_26_dataInArray_1 : std_logic_vector(4 downto 0);
	signal icmp_26_pValidArray_0 : std_logic;
	signal icmp_26_pValidArray_1 : std_logic;
	signal icmp_26_readyArray_0 : std_logic;
	signal icmp_26_readyArray_1 : std_logic;
	signal icmp_26_nReadyArray_0 : std_logic;
	signal icmp_26_validArray_0 : std_logic;
	signal icmp_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_11_clk : std_logic;
	signal cst_11_rst : std_logic;
	signal cst_11_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_11_pValidArray_0 : std_logic;
	signal cst_11_readyArray_0 : std_logic;
	signal cst_11_nReadyArray_0 : std_logic;
	signal cst_11_validArray_0 : std_logic;
	signal cst_11_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_12_clk : std_logic;
	signal cst_12_rst : std_logic;
	signal cst_12_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_12_pValidArray_0 : std_logic;
	signal cst_12_readyArray_0 : std_logic;
	signal cst_12_nReadyArray_0 : std_logic;
	signal cst_12_validArray_0 : std_logic;
	signal cst_12_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n6_clk : std_logic;
	signal phi_n6_rst : std_logic;
	signal phi_n6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n6_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n6_pValidArray_0 : std_logic;
	signal phi_n6_pValidArray_1 : std_logic;
	signal phi_n6_readyArray_0 : std_logic;
	signal phi_n6_readyArray_1 : std_logic;
	signal phi_n6_nReadyArray_0 : std_logic;
	signal phi_n6_validArray_0 : std_logic;
	signal phi_n6_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n7_clk : std_logic;
	signal phi_n7_rst : std_logic;
	signal phi_n7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n7_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n7_pValidArray_0 : std_logic;
	signal phi_n7_pValidArray_1 : std_logic;
	signal phi_n7_readyArray_0 : std_logic;
	signal phi_n7_readyArray_1 : std_logic;
	signal phi_n7_nReadyArray_0 : std_logic;
	signal phi_n7_validArray_0 : std_logic;
	signal phi_n7_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(4 downto 0);
	signal fork_2_nReadyArray_2 : std_logic;
	signal fork_2_validArray_2 : std_logic;
	signal fork_2_dataOutArray_2 : std_logic_vector(4 downto 0);
	signal fork_2_nReadyArray_3 : std_logic;
	signal fork_2_validArray_3 : std_logic;
	signal fork_2_dataOutArray_3 : std_logic_vector(4 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(4 downto 0);
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_dataOutArray_2 : std_logic_vector(4 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(4 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(4 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_9_pValidArray_0 : std_logic;
	signal branch_9_pValidArray_1 : std_logic;
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_10_pValidArray_0 : std_logic;
	signal branch_10_pValidArray_1 : std_logic;
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_2 : std_logic;
	signal fork_13_validArray_2 : std_logic;
	signal fork_13_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_3 : std_logic;
	signal fork_13_validArray_3 : std_logic;
	signal fork_13_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_11_clk : std_logic;
	signal phiC_11_rst : std_logic;
	signal phiC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_11_pValidArray_0 : std_logic;
	signal phiC_11_pValidArray_1 : std_logic;
	signal phiC_11_readyArray_0 : std_logic;
	signal phiC_11_readyArray_1 : std_logic;
	signal phiC_11_nReadyArray_0 : std_logic;
	signal phiC_11_validArray_0 : std_logic;
	signal phiC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_11_nReadyArray_1 : std_logic;
	signal phiC_11_validArray_1 : std_logic;
	signal phiC_11_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_22_clk : std_logic;
	signal forkC_22_rst : std_logic;
	signal forkC_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_22_pValidArray_0 : std_logic;
	signal forkC_22_readyArray_0 : std_logic;
	signal forkC_22_nReadyArray_0 : std_logic;
	signal forkC_22_validArray_0 : std_logic;
	signal forkC_22_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_22_nReadyArray_1 : std_logic;
	signal forkC_22_validArray_1 : std_logic;
	signal forkC_22_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_18_clk : std_logic;
	signal branchC_18_rst : std_logic;
	signal branchC_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_18_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_18_pValidArray_0 : std_logic;
	signal branchC_18_pValidArray_1 : std_logic;
	signal branchC_18_readyArray_0 : std_logic;
	signal branchC_18_readyArray_1 : std_logic;
	signal branchC_18_nReadyArray_0 : std_logic;
	signal branchC_18_validArray_0 : std_logic;
	signal branchC_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_18_nReadyArray_1 : std_logic;
	signal branchC_18_validArray_1 : std_logic;
	signal branchC_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal source_8_clk : std_logic;
	signal source_8_rst : std_logic;
	signal source_8_nReadyArray_0 : std_logic;
	signal source_8_validArray_0 : std_logic;
	signal source_8_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal source_9_clk : std_logic;
	signal source_9_rst : std_logic;
	signal source_9_nReadyArray_0 : std_logic;
	signal source_9_validArray_0 : std_logic;
	signal source_9_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal source_10_clk : std_logic;
	signal source_10_rst : std_logic;
	signal source_10_nReadyArray_0 : std_logic;
	signal source_10_validArray_0 : std_logic;
	signal source_10_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_28_clk : std_logic;
	signal add_28_rst : std_logic;
	signal add_28_dataInArray_0 : std_logic_vector(4 downto 0);
	signal add_28_dataInArray_1 : std_logic_vector(4 downto 0);
	signal add_28_pValidArray_0 : std_logic;
	signal add_28_pValidArray_1 : std_logic;
	signal add_28_readyArray_0 : std_logic;
	signal add_28_readyArray_1 : std_logic;
	signal add_28_nReadyArray_0 : std_logic;
	signal add_28_validArray_0 : std_logic;
	signal add_28_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_29_clk : std_logic;
	signal icmp_29_rst : std_logic;
	signal icmp_29_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_29_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_29_pValidArray_0 : std_logic;
	signal icmp_29_pValidArray_1 : std_logic;
	signal icmp_29_readyArray_0 : std_logic;
	signal icmp_29_readyArray_1 : std_logic;
	signal icmp_29_nReadyArray_0 : std_logic;
	signal icmp_29_validArray_0 : std_logic;
	signal icmp_29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_12_clk : std_logic;
	signal branch_12_rst : std_logic;
	signal branch_12_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_12_pValidArray_0 : std_logic;
	signal branch_12_pValidArray_1 : std_logic;
	signal branch_12_readyArray_0 : std_logic;
	signal branch_12_readyArray_1 : std_logic;
	signal branch_12_nReadyArray_0 : std_logic;
	signal branch_12_validArray_0 : std_logic;
	signal branch_12_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_12_nReadyArray_1 : std_logic;
	signal branch_12_validArray_1 : std_logic;
	signal branch_12_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_14_clk : std_logic;
	signal fork_14_rst : std_logic;
	signal fork_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_14_pValidArray_0 : std_logic;
	signal fork_14_readyArray_0 : std_logic;
	signal fork_14_nReadyArray_0 : std_logic;
	signal fork_14_validArray_0 : std_logic;
	signal fork_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_14_nReadyArray_1 : std_logic;
	signal fork_14_validArray_1 : std_logic;
	signal fork_14_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_14_nReadyArray_2 : std_logic;
	signal fork_14_validArray_2 : std_logic;
	signal fork_14_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_12_clk : std_logic;
	signal phiC_12_rst : std_logic;
	signal phiC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_12_pValidArray_0 : std_logic;
	signal phiC_12_readyArray_0 : std_logic;
	signal phiC_12_nReadyArray_0 : std_logic;
	signal phiC_12_validArray_0 : std_logic;
	signal phiC_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_19_clk : std_logic;
	signal branchC_19_rst : std_logic;
	signal branchC_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_19_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_19_pValidArray_0 : std_logic;
	signal branchC_19_pValidArray_1 : std_logic;
	signal branchC_19_readyArray_0 : std_logic;
	signal branchC_19_readyArray_1 : std_logic;
	signal branchC_19_nReadyArray_0 : std_logic;
	signal branchC_19_validArray_0 : std_logic;
	signal branchC_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_19_nReadyArray_1 : std_logic;
	signal branchC_19_validArray_1 : std_logic;
	signal branchC_19_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_5_clk : std_logic;
	signal source_5_rst : std_logic;
	signal source_5_nReadyArray_0 : std_logic;
	signal source_5_validArray_0 : std_logic;
	signal source_5_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_31_clk : std_logic;
	signal add_31_rst : std_logic;
	signal add_31_dataInArray_0 : std_logic_vector(4 downto 0);
	signal add_31_dataInArray_1 : std_logic_vector(4 downto 0);
	signal add_31_pValidArray_0 : std_logic;
	signal add_31_pValidArray_1 : std_logic;
	signal add_31_readyArray_0 : std_logic;
	signal add_31_readyArray_1 : std_logic;
	signal add_31_nReadyArray_0 : std_logic;
	signal add_31_validArray_0 : std_logic;
	signal add_31_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_32_clk : std_logic;
	signal icmp_32_rst : std_logic;
	signal icmp_32_dataInArray_0 : std_logic_vector(4 downto 0);
	signal icmp_32_dataInArray_1 : std_logic_vector(4 downto 0);
	signal icmp_32_pValidArray_0 : std_logic;
	signal icmp_32_pValidArray_1 : std_logic;
	signal icmp_32_readyArray_0 : std_logic;
	signal icmp_32_readyArray_1 : std_logic;
	signal icmp_32_nReadyArray_0 : std_logic;
	signal icmp_32_validArray_0 : std_logic;
	signal icmp_32_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n0_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_pValidArray_1 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_readyArray_1 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_13_clk : std_logic;
	signal branch_13_rst : std_logic;
	signal branch_13_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_13_pValidArray_0 : std_logic;
	signal branch_13_pValidArray_1 : std_logic;
	signal branch_13_readyArray_0 : std_logic;
	signal branch_13_readyArray_1 : std_logic;
	signal branch_13_nReadyArray_0 : std_logic;
	signal branch_13_validArray_0 : std_logic;
	signal branch_13_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_13_nReadyArray_1 : std_logic;
	signal branch_13_validArray_1 : std_logic;
	signal branch_13_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal phiC_13_clk : std_logic;
	signal phiC_13_rst : std_logic;
	signal phiC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_13_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_13_pValidArray_0 : std_logic;
	signal phiC_13_pValidArray_1 : std_logic;
	signal phiC_13_readyArray_0 : std_logic;
	signal phiC_13_readyArray_1 : std_logic;
	signal phiC_13_nReadyArray_0 : std_logic;
	signal phiC_13_validArray_0 : std_logic;
	signal phiC_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_20_clk : std_logic;
	signal branchC_20_rst : std_logic;
	signal branchC_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_20_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_20_pValidArray_0 : std_logic;
	signal branchC_20_pValidArray_1 : std_logic;
	signal branchC_20_readyArray_0 : std_logic;
	signal branchC_20_readyArray_1 : std_logic;
	signal branchC_20_nReadyArray_0 : std_logic;
	signal branchC_20_validArray_0 : std_logic;
	signal branchC_20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_20_nReadyArray_1 : std_logic;
	signal branchC_20_validArray_1 : std_logic;
	signal branchC_20_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_25_clk : std_logic;
	signal fork_25_rst : std_logic;
	signal fork_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_pValidArray_0 : std_logic;
	signal fork_25_readyArray_0 : std_logic;
	signal fork_25_nReadyArray_0 : std_logic;
	signal fork_25_validArray_0 : std_logic;
	signal fork_25_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_1 : std_logic;
	signal fork_25_validArray_1 : std_logic;
	signal fork_25_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_6_clk : std_logic;
	signal source_6_rst : std_logic;
	signal source_6_nReadyArray_0 : std_logic;
	signal source_6_validArray_0 : std_logic;
	signal source_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_7_clk : std_logic;
	signal source_7_rst : std_logic;
	signal source_7_nReadyArray_0 : std_logic;
	signal source_7_validArray_0 : std_logic;
	signal source_7_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_14_clk : std_logic;
	signal phiC_14_rst : std_logic;
	signal phiC_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_14_pValidArray_0 : std_logic;
	signal phiC_14_readyArray_0 : std_logic;
	signal phiC_14_nReadyArray_0 : std_logic;
	signal phiC_14_validArray_0 : std_logic;
	signal phiC_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal LSQ_A_clk : std_logic;
	signal LSQ_A_rst : std_logic;
	signal LSQ_A_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_A_dataInArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_A_pValidArray_0 : std_logic;
	signal LSQ_A_pValidArray_1 : std_logic;
	signal LSQ_A_pValidArray_2 : std_logic;
	signal LSQ_A_pValidArray_3 : std_logic;
	signal LSQ_A_pValidArray_4 : std_logic;
	signal LSQ_A_readyArray_0 : std_logic;
	signal LSQ_A_readyArray_1 : std_logic;
	signal LSQ_A_readyArray_2 : std_logic;
	signal LSQ_A_readyArray_3 : std_logic;
	signal LSQ_A_readyArray_4 : std_logic;
	signal LSQ_A_nReadyArray_0 : std_logic;
	signal LSQ_A_validArray_0 : std_logic;
	signal LSQ_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_1 : std_logic;
	signal LSQ_A_validArray_1 : std_logic;
	signal LSQ_A_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_2 : std_logic;
	signal LSQ_A_validArray_2 : std_logic;
	signal LSQ_A_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal LSQ_A_io_queueEmpty : std_logic;
	signal LSQ_A_we0_ce0 : std_logic;
	signal LSQ_A_address0 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce0 : std_logic;
	signal LSQ_A_we0 : std_logic;
	signal LSQ_A_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_A_din0 : std_logic_vector (31 downto 0);
	signal LSQ_A_address1 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce1 : std_logic;
	signal LSQ_A_we1 : std_logic;
	signal LSQ_A_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_A_din1 : std_logic_vector (31 downto 0);
	signal LSQ_A_load_ready : std_logic;
	signal LSQ_A_store_ready : std_logic;

	signal MC_c_clk : std_logic;
	signal MC_c_rst : std_logic;
	signal MC_c_dataInArray_0 : std_logic_vector(4 downto 0);
	signal MC_c_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_c_dataInArray_2 : std_logic_vector(4 downto 0);
	signal MC_c_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_c_pValidArray_0 : std_logic;
	signal MC_c_pValidArray_1 : std_logic;
	signal MC_c_pValidArray_2 : std_logic;
	signal MC_c_pValidArray_3 : std_logic;
	signal MC_c_readyArray_0 : std_logic;
	signal MC_c_readyArray_1 : std_logic;
	signal MC_c_readyArray_2 : std_logic;
	signal MC_c_readyArray_3 : std_logic;
	signal MC_c_nReadyArray_0 : std_logic;
	signal MC_c_validArray_0 : std_logic;
	signal MC_c_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_c_nReadyArray_1 : std_logic;
	signal MC_c_validArray_1 : std_logic;
	signal MC_c_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_c_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_12_pValidArray_0 : std_logic;
	signal sink_12_readyArray_0 : std_logic;

component LSQ_A
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsPrev_1_ready : out std_logic;
	io_rdPortsPrev_1_valid : in std_logic;
	io_rdPortsPrev_1_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_rdPortsNext_1_ready : in std_logic;
	io_rdPortsNext_1_valid : out std_logic;
	io_rdPortsNext_1_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_18_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block1_dataOutArray_0),fork_18_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),branch_0_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	phi_1_pValidArray_1 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),phi_1_dataInArray_1'length));
	sink_0_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),sink_0_dataInArray_0'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_17_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_17_readyArray_0;
	forkC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_17_dataInArray_0'length));

	forkC_17_clk <= clk;
	forkC_17_rst <= rst;
	cst_0_pValidArray_0 <= forkC_17_validArray_0;
	forkC_17_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "1";
	branchC_14_pValidArray_0 <= forkC_17_validArray_1;
	forkC_17_nReadyArray_1 <= branchC_14_readyArray_0;
	branchC_14_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_17_dataOutArray_1),branchC_14_dataInArray_0'length));
	brCst_block1_pValidArray_0 <= forkC_17_validArray_2;
	forkC_17_nReadyArray_2 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_14_clk <= clk;
	branchC_14_rst <= rst;
	phiC_8_pValidArray_0 <= branchC_14_validArray_0;
	branchC_14_nReadyArray_0 <= phiC_8_readyArray_0;
	phiC_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_14_dataOutArray_0),phiC_8_dataInArray_0'length));
	sink_10_pValidArray_0 <= branchC_14_validArray_1;
	branchC_14_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_14_dataOutArray_1),sink_10_dataInArray_0'length));

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	branch_0_pValidArray_1 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),branch_0_dataInArray_1'length));
	branchC_14_pValidArray_1 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= branchC_14_readyArray_1;
	branchC_14_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),branchC_14_dataInArray_1'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	fork_0_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),fork_0_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	add_2_pValidArray_1 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= add_2_readyArray_1;
	add_2_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),add_2_dataInArray_1'length));

	add_2_clk <= clk;
	add_2_rst <= rst;
	fork_1_pValidArray_0 <= add_2_validArray_0;
	add_2_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(add_2_dataOutArray_0),fork_1_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	icmp_3_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= icmp_3_readyArray_1;
	icmp_3_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),icmp_3_dataInArray_1'length));

	icmp_3_clk <= clk;
	icmp_3_rst <= rst;
	fork_10_pValidArray_0 <= icmp_3_validArray_0;
	icmp_3_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_3_dataOutArray_0),fork_10_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_2_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_2_readyArray_0;
	add_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),add_2_dataInArray_0'length));
	branch_1_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),branch_1_dataInArray_0'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	icmp_3_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= icmp_3_readyArray_0;
	icmp_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),icmp_3_dataInArray_0'length));
	branch_2_pValidArray_0 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),branch_2_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_n2_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_n2_dataInArray_0'length));
	phi_n0_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),phi_n0_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	phi_n1_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),phi_n1_dataInArray_0'length));
	sink_1_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_1_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	branch_2_pValidArray_1 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),branch_2_dataInArray_1'length));
	branch_1_pValidArray_1 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),branch_1_dataInArray_1'length));
	branchC_15_pValidArray_1 <= fork_10_validArray_2;
	fork_10_nReadyArray_2 <= branchC_15_readyArray_1;
	branchC_15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_2),branchC_15_dataInArray_1'length));

	phiC_8_clk <= clk;
	phiC_8_rst <= rst;
	branchC_15_pValidArray_0 <= phiC_8_validArray_0;
	phiC_8_nReadyArray_0 <= branchC_15_readyArray_0;
	branchC_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_8_dataOutArray_0),branchC_15_dataInArray_0'length));
	phi_1_pValidArray_0 <= phiC_8_validArray_1;
	phiC_8_nReadyArray_1 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_8_dataOutArray_1),phi_1_dataInArray_0'length));

	branchC_15_clk <= clk;
	branchC_15_rst <= rst;
	phiC_9_pValidArray_0 <= branchC_15_validArray_0;
	branchC_15_nReadyArray_0 <= phiC_9_readyArray_0;
	phiC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_15_dataOutArray_0),phiC_9_dataInArray_0'length));
	phiC_13_pValidArray_0 <= branchC_15_validArray_1;
	branchC_15_nReadyArray_1 <= phiC_13_readyArray_0;
	phiC_13_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_15_dataOutArray_1),phiC_13_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_1_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "1";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_2_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "10011";

	brCst_block3_clk <= clk;
	brCst_block3_rst <= rst;
	fork_11_pValidArray_0 <= brCst_block3_validArray_0;
	brCst_block3_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block3_dataOutArray_0),fork_11_dataInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	branch_3_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),branch_3_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	branch_4_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),branch_4_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	phi_6_pValidArray_1 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= phi_6_readyArray_1;
	phi_6_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),phi_6_dataInArray_1'length));
	sink_2_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),sink_2_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	phi_n3_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),phi_n3_dataInArray_0'length));
	sink_3_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),sink_3_dataInArray_0'length));

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	branch_4_pValidArray_1 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_0),branch_4_dataInArray_1'length));
	branch_3_pValidArray_1 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_1),branch_3_dataInArray_1'length));
	branchC_16_pValidArray_1 <= fork_11_validArray_2;
	fork_11_nReadyArray_2 <= branchC_16_readyArray_1;
	branchC_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_2),branchC_16_dataInArray_1'length));

	phiC_9_clk <= clk;
	phiC_9_rst <= rst;
	forkC_20_pValidArray_0 <= phiC_9_validArray_0;
	phiC_9_nReadyArray_0 <= forkC_20_readyArray_0;
	forkC_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_9_dataOutArray_0),forkC_20_dataInArray_0'length));

	forkC_20_clk <= clk;
	forkC_20_rst <= rst;
	branchC_16_pValidArray_0 <= forkC_20_validArray_0;
	forkC_20_nReadyArray_0 <= branchC_16_readyArray_0;
	branchC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_20_dataOutArray_0),branchC_16_dataInArray_0'length));
	brCst_block3_pValidArray_0 <= forkC_20_validArray_1;
	forkC_20_nReadyArray_1 <= brCst_block3_readyArray_0;
	brCst_block3_dataInArray_0 <= "1";

	branchC_16_clk <= clk;
	branchC_16_rst <= rst;
	phiC_10_pValidArray_0 <= branchC_16_validArray_0;
	branchC_16_nReadyArray_0 <= phiC_10_readyArray_0;
	phiC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_16_dataOutArray_0),phiC_10_dataInArray_0'length));
	sink_11_pValidArray_0 <= branchC_16_validArray_1;
	branchC_16_nReadyArray_1 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_16_dataOutArray_1),sink_11_dataInArray_0'length));

	phi_6_clk <= clk;
	phi_6_rst <= rst;
	branch_6_pValidArray_0 <= phi_6_validArray_0;
	phi_6_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_6_dataOutArray_0),branch_6_dataInArray_0'length));

	brCst_block4_clk <= clk;
	brCst_block4_rst <= rst;
	fork_12_pValidArray_0 <= brCst_block4_validArray_0;
	brCst_block4_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block4_dataOutArray_0),fork_12_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	branch_5_pValidArray_0 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),branch_5_dataInArray_0'length));

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	branch_7_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_dataOutArray_0),branch_7_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	phi_8_pValidArray_1 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= phi_8_readyArray_1;
	phi_8_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),phi_8_dataInArray_1'length));
	sink_4_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),sink_4_dataInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	phi_n6_pValidArray_0 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= phi_n6_readyArray_0;
	phi_n6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),phi_n6_dataInArray_0'length));
	sink_5_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),sink_5_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_n7_pValidArray_0 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_n7_readyArray_0;
	phi_n7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),phi_n7_dataInArray_0'length));
	sink_6_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),sink_6_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	branch_7_pValidArray_1 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),branch_7_dataInArray_1'length));
	branch_6_pValidArray_1 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),branch_6_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_12_validArray_2;
	fork_12_nReadyArray_2 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_2),branch_5_dataInArray_1'length));
	branchC_17_pValidArray_1 <= fork_12_validArray_3;
	fork_12_nReadyArray_3 <= branchC_17_readyArray_1;
	branchC_17_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_3),branchC_17_dataInArray_1'length));

	phiC_10_clk <= clk;
	phiC_10_rst <= rst;
	forkC_21_pValidArray_0 <= phiC_10_validArray_0;
	phiC_10_nReadyArray_0 <= forkC_21_readyArray_0;
	forkC_21_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_10_dataOutArray_0),forkC_21_dataInArray_0'length));
	phi_6_pValidArray_0 <= phiC_10_validArray_1;
	phiC_10_nReadyArray_1 <= phi_6_readyArray_0;
	phi_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_10_dataOutArray_1),phi_6_dataInArray_0'length));

	forkC_21_clk <= clk;
	forkC_21_rst <= rst;
	cst_3_pValidArray_0 <= forkC_21_validArray_0;
	forkC_21_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "1";
	branchC_17_pValidArray_0 <= forkC_21_validArray_1;
	forkC_21_nReadyArray_1 <= branchC_17_readyArray_0;
	branchC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_21_dataOutArray_1),branchC_17_dataInArray_0'length));
	brCst_block4_pValidArray_0 <= forkC_21_validArray_2;
	forkC_21_nReadyArray_2 <= brCst_block4_readyArray_0;
	brCst_block4_dataInArray_0 <= "1";

	branchC_17_clk <= clk;
	branchC_17_rst <= rst;
	phiC_11_pValidArray_0 <= branchC_17_validArray_0;
	branchC_17_nReadyArray_0 <= phiC_11_readyArray_0;
	phiC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_17_dataOutArray_0),phiC_11_dataInArray_0'length));
	sink_12_pValidArray_0 <= branchC_17_validArray_1;
	branchC_17_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_17_dataOutArray_1),sink_12_dataInArray_0'length));

	phi_8_clk <= clk;
	phi_8_rst <= rst;
	fork_2_pValidArray_0 <= phi_8_validArray_0;
	phi_8_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_8_dataOutArray_0),fork_2_dataInArray_0'length));

	sext_9_clk <= clk;
	sext_9_rst <= rst;
	getelementptr_11_pValidArray_0 <= sext_9_validArray_0;
	sext_9_nReadyArray_0 <= getelementptr_11_readyArray_0;
	getelementptr_11_dataInArray_0 <= std_logic_vector (resize(unsigned(sext_9_dataOutArray_0),getelementptr_11_dataInArray_0'length));

	zext_10_clk <= clk;
	zext_10_rst <= rst;
	getelementptr_11_pValidArray_1 <= zext_10_validArray_0;
	zext_10_nReadyArray_0 <= getelementptr_11_readyArray_1;
	getelementptr_11_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_10_dataOutArray_0),getelementptr_11_dataInArray_1'length));

	getelementptr_11_clk <= clk;
	getelementptr_11_rst <= rst;
	load_12_pValidArray_1 <= getelementptr_11_validArray_0;
	getelementptr_11_nReadyArray_0 <= load_12_readyArray_1;
	load_12_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_11_dataOutArray_0),load_12_dataInArray_1'length));

	load_12_clk <= clk;
	load_12_rst <= rst;
	sub_21_pValidArray_0 <= load_12_validArray_0;
	load_12_nReadyArray_0 <= sub_21_readyArray_0;
	sub_21_dataInArray_0 <= std_logic_vector (resize(unsigned(load_12_dataOutArray_0),sub_21_dataInArray_0'length));
	LSQ_A_pValidArray_1 <= load_12_validArray_1;
	load_12_nReadyArray_1 <= LSQ_A_readyArray_1;
	LSQ_A_dataInArray_1 <= std_logic_vector (resize(unsigned(load_12_dataOutArray_1),LSQ_A_dataInArray_1'length));

	load_15_clk <= clk;
	load_15_rst <= rst;
	mul_20_pValidArray_0 <= load_15_validArray_0;
	load_15_nReadyArray_0 <= mul_20_readyArray_0;
	mul_20_dataInArray_0 <= std_logic_vector (resize(unsigned(load_15_dataOutArray_0),mul_20_dataInArray_0'length));
	MC_c_pValidArray_0 <= load_15_validArray_1;
	load_15_nReadyArray_1 <= MC_c_readyArray_0;
	MC_c_dataInArray_0 <= std_logic_vector (resize(unsigned(load_15_dataOutArray_1),MC_c_dataInArray_0'length));

	zext_16_clk <= clk;
	zext_16_rst <= rst;
	getelementptr_18_pValidArray_0 <= zext_16_validArray_0;
	zext_16_nReadyArray_0 <= getelementptr_18_readyArray_0;
	getelementptr_18_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_16_dataOutArray_0),getelementptr_18_dataInArray_0'length));

	zext_17_clk <= clk;
	zext_17_rst <= rst;
	getelementptr_18_pValidArray_1 <= zext_17_validArray_0;
	zext_17_nReadyArray_0 <= getelementptr_18_readyArray_1;
	getelementptr_18_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_17_dataOutArray_0),getelementptr_18_dataInArray_1'length));

	getelementptr_18_clk <= clk;
	getelementptr_18_rst <= rst;
	load_19_pValidArray_1 <= getelementptr_18_validArray_0;
	getelementptr_18_nReadyArray_0 <= load_19_readyArray_1;
	load_19_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_18_dataOutArray_0),load_19_dataInArray_1'length));

	load_19_clk <= clk;
	load_19_rst <= rst;
	mul_20_pValidArray_1 <= load_19_validArray_0;
	load_19_nReadyArray_0 <= mul_20_readyArray_1;
	mul_20_dataInArray_1 <= std_logic_vector (resize(unsigned(load_19_dataOutArray_0),mul_20_dataInArray_1'length));
	LSQ_A_pValidArray_2 <= load_19_validArray_1;
	load_19_nReadyArray_1 <= LSQ_A_readyArray_2;
	LSQ_A_dataInArray_2 <= std_logic_vector (resize(unsigned(load_19_dataOutArray_1),LSQ_A_dataInArray_2'length));

	mul_20_clk <= clk;
	mul_20_rst <= rst;
	sub_21_pValidArray_1 <= mul_20_validArray_0;
	mul_20_nReadyArray_0 <= sub_21_readyArray_1;
	sub_21_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_20_dataOutArray_0),sub_21_dataInArray_1'length));

	sub_21_clk <= clk;
	sub_21_rst <= rst;
	store_0_pValidArray_0 <= sub_21_validArray_0;
	sub_21_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_21_dataOutArray_0),store_0_dataInArray_0'length));

	sext_22_clk <= clk;
	sext_22_rst <= rst;
	getelementptr_24_pValidArray_0 <= sext_22_validArray_0;
	sext_22_nReadyArray_0 <= getelementptr_24_readyArray_0;
	getelementptr_24_dataInArray_0 <= std_logic_vector (resize(unsigned(sext_22_dataOutArray_0),getelementptr_24_dataInArray_0'length));

	zext_23_clk <= clk;
	zext_23_rst <= rst;
	getelementptr_24_pValidArray_1 <= zext_23_validArray_0;
	zext_23_nReadyArray_0 <= getelementptr_24_readyArray_1;
	getelementptr_24_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_23_dataOutArray_0),getelementptr_24_dataInArray_1'length));

	getelementptr_24_clk <= clk;
	getelementptr_24_rst <= rst;
	store_0_pValidArray_1 <= getelementptr_24_validArray_0;
	getelementptr_24_nReadyArray_0 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_24_dataOutArray_0),store_0_dataInArray_1'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_A_pValidArray_4 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_A_readyArray_4;
	LSQ_A_dataInArray_4 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_A_dataInArray_4'length));
	LSQ_A_pValidArray_3 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_A_readyArray_3;
	LSQ_A_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_A_dataInArray_3'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	add_25_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= add_25_readyArray_1;
	add_25_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),add_25_dataInArray_1'length));

	add_25_clk <= clk;
	add_25_rst <= rst;
	fork_3_pValidArray_0 <= add_25_validArray_0;
	add_25_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_25_dataOutArray_0),fork_3_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	icmp_26_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= icmp_26_readyArray_1;
	icmp_26_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),icmp_26_dataInArray_1'length));

	icmp_26_clk <= clk;
	icmp_26_rst <= rst;
	fork_13_pValidArray_0 <= icmp_26_validArray_0;
	icmp_26_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_26_dataOutArray_0),fork_13_dataInArray_0'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	getelementptr_11_pValidArray_2 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= getelementptr_11_readyArray_2;
	getelementptr_11_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),getelementptr_11_dataInArray_2'length));

	cst_11_clk <= clk;
	cst_11_rst <= rst;
	getelementptr_18_pValidArray_2 <= cst_11_validArray_0;
	cst_11_nReadyArray_0 <= getelementptr_18_readyArray_2;
	getelementptr_18_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_11_dataOutArray_0),getelementptr_18_dataInArray_2'length));

	cst_12_clk <= clk;
	cst_12_rst <= rst;
	getelementptr_24_pValidArray_2 <= cst_12_validArray_0;
	cst_12_nReadyArray_0 <= getelementptr_24_readyArray_2;
	getelementptr_24_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_12_dataOutArray_0),getelementptr_24_dataInArray_2'length));

	phi_n6_clk <= clk;
	phi_n6_rst <= rst;
	fork_7_pValidArray_0 <= phi_n6_validArray_0;
	phi_n6_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n6_dataOutArray_0),fork_7_dataInArray_0'length));

	phi_n7_clk <= clk;
	phi_n7_rst <= rst;
	fork_8_pValidArray_0 <= phi_n7_validArray_0;
	phi_n7_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n7_dataOutArray_0),fork_8_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	zext_10_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= zext_10_readyArray_0;
	zext_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),zext_10_dataInArray_0'length));
	zext_17_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= zext_17_readyArray_0;
	zext_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),zext_17_dataInArray_0'length));
	zext_23_pValidArray_0 <= fork_2_validArray_2;
	fork_2_nReadyArray_2 <= zext_23_readyArray_0;
	zext_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_2),zext_23_dataInArray_0'length));
	add_25_pValidArray_0 <= fork_2_validArray_3;
	fork_2_nReadyArray_3 <= add_25_readyArray_0;
	add_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_3),add_25_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_26_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_26_readyArray_0;
	icmp_26_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_26_dataInArray_0'length));
	branch_8_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_8_dataInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	sext_9_pValidArray_0 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= sext_9_readyArray_0;
	sext_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),sext_9_dataInArray_0'length));
	sext_22_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= sext_22_readyArray_0;
	sext_22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),sext_22_dataInArray_0'length));
	branch_9_pValidArray_0 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_2),branch_9_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	load_15_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= load_15_readyArray_1;
	load_15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),load_15_dataInArray_1'length));
	zext_16_pValidArray_0 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= zext_16_readyArray_0;
	zext_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),zext_16_dataInArray_0'length));
	branch_10_pValidArray_0 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),branch_10_dataInArray_0'length));

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	phi_8_pValidArray_2 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= phi_8_readyArray_2;
	phi_8_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),phi_8_dataInArray_2'length));
	sink_7_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),sink_7_dataInArray_0'length));

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	phi_n6_pValidArray_1 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= phi_n6_readyArray_1;
	phi_n6_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_0),phi_n6_dataInArray_1'length));
	phi_n4_pValidArray_0 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_1),phi_n4_dataInArray_0'length));

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	phi_n7_pValidArray_1 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= phi_n7_readyArray_1;
	phi_n7_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_0),phi_n7_dataInArray_1'length));
	phi_n5_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_1),phi_n5_dataInArray_0'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	branch_10_pValidArray_1 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),branch_10_dataInArray_1'length));
	branch_9_pValidArray_1 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),branch_9_dataInArray_1'length));
	branch_8_pValidArray_1 <= fork_13_validArray_2;
	fork_13_nReadyArray_2 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_2),branch_8_dataInArray_1'length));
	branchC_18_pValidArray_1 <= fork_13_validArray_3;
	fork_13_nReadyArray_3 <= branchC_18_readyArray_1;
	branchC_18_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_3),branchC_18_dataInArray_1'length));

	phiC_11_clk <= clk;
	phiC_11_rst <= rst;
	forkC_22_pValidArray_0 <= phiC_11_validArray_0;
	phiC_11_nReadyArray_0 <= forkC_22_readyArray_0;
	forkC_22_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_11_dataOutArray_0),forkC_22_dataInArray_0'length));
	phi_8_pValidArray_0 <= phiC_11_validArray_1;
	phiC_11_nReadyArray_1 <= phi_8_readyArray_0;
	phi_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_11_dataOutArray_1),phi_8_dataInArray_0'length));

	forkC_22_clk <= clk;
	forkC_22_rst <= rst;
	LSQ_A_pValidArray_0 <= forkC_22_validArray_0;
	forkC_22_nReadyArray_0 <= LSQ_A_readyArray_0;
	LSQ_A_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_22_dataOutArray_0),LSQ_A_dataInArray_0'length));
	branchC_18_pValidArray_0 <= forkC_22_validArray_1;
	forkC_22_nReadyArray_1 <= branchC_18_readyArray_0;
	branchC_18_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_22_dataOutArray_1),branchC_18_dataInArray_0'length));

	branchC_18_clk <= clk;
	branchC_18_rst <= rst;
	phiC_11_pValidArray_1 <= branchC_18_validArray_0;
	branchC_18_nReadyArray_0 <= phiC_11_readyArray_1;
	phiC_11_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_18_dataOutArray_0),phiC_11_dataInArray_1'length));
	phiC_12_pValidArray_0 <= branchC_18_validArray_1;
	branchC_18_nReadyArray_1 <= phiC_12_readyArray_0;
	phiC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_18_dataOutArray_1),phiC_12_dataInArray_0'length));

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_4_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "1";

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_5_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "10100";

	source_8_clk <= clk;
	source_8_rst <= rst;
	cst_10_pValidArray_0 <= source_8_validArray_0;
	source_8_nReadyArray_0 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "10100";

	source_9_clk <= clk;
	source_9_rst <= rst;
	cst_11_pValidArray_0 <= source_9_validArray_0;
	source_9_nReadyArray_0 <= cst_11_readyArray_0;
	cst_11_dataInArray_0 <= "10100";

	source_10_clk <= clk;
	source_10_rst <= rst;
	cst_12_pValidArray_0 <= source_10_validArray_0;
	source_10_nReadyArray_0 <= cst_12_readyArray_0;
	cst_12_dataInArray_0 <= "10100";

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	add_28_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= add_28_readyArray_1;
	add_28_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),add_28_dataInArray_1'length));

	add_28_clk <= clk;
	add_28_rst <= rst;
	branch_11_pValidArray_0 <= add_28_validArray_0;
	add_28_nReadyArray_0 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= std_logic_vector (resize(unsigned(add_28_dataOutArray_0),branch_11_dataInArray_0'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	icmp_29_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= icmp_29_readyArray_1;
	icmp_29_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),icmp_29_dataInArray_1'length));

	icmp_29_clk <= clk;
	icmp_29_rst <= rst;
	fork_14_pValidArray_0 <= icmp_29_validArray_0;
	icmp_29_nReadyArray_0 <= fork_14_readyArray_0;
	fork_14_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_29_dataOutArray_0),fork_14_dataInArray_0'length));

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	fork_5_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n4_dataOutArray_0),fork_5_dataInArray_0'length));

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	branch_12_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= branch_12_readyArray_0;
	branch_12_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n5_dataOutArray_0),branch_12_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	add_28_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= add_28_readyArray_0;
	add_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),add_28_dataInArray_0'length));
	icmp_29_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= icmp_29_readyArray_0;
	icmp_29_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),icmp_29_dataInArray_0'length));

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	phi_6_pValidArray_2 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= phi_6_readyArray_2;
	phi_6_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_0),phi_6_dataInArray_2'length));
	sink_8_pValidArray_0 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_1),sink_8_dataInArray_0'length));

	branch_12_clk <= clk;
	branch_12_rst <= rst;
	phi_n3_pValidArray_1 <= branch_12_validArray_0;
	branch_12_nReadyArray_0 <= phi_n3_readyArray_1;
	phi_n3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_0),phi_n3_dataInArray_1'length));
	phi_n0_pValidArray_1 <= branch_12_validArray_1;
	branch_12_nReadyArray_1 <= phi_n0_readyArray_1;
	phi_n0_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_1),phi_n0_dataInArray_1'length));

	fork_14_clk <= clk;
	fork_14_rst <= rst;
	branch_12_pValidArray_1 <= fork_14_validArray_0;
	fork_14_nReadyArray_0 <= branch_12_readyArray_1;
	branch_12_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_0),branch_12_dataInArray_1'length));
	branch_11_pValidArray_1 <= fork_14_validArray_1;
	fork_14_nReadyArray_1 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_1),branch_11_dataInArray_1'length));
	branchC_19_pValidArray_1 <= fork_14_validArray_2;
	fork_14_nReadyArray_2 <= branchC_19_readyArray_1;
	branchC_19_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_2),branchC_19_dataInArray_1'length));

	phiC_12_clk <= clk;
	phiC_12_rst <= rst;
	branchC_19_pValidArray_0 <= phiC_12_validArray_0;
	phiC_12_nReadyArray_0 <= branchC_19_readyArray_0;
	branchC_19_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_12_dataOutArray_0),branchC_19_dataInArray_0'length));

	branchC_19_clk <= clk;
	branchC_19_rst <= rst;
	phiC_10_pValidArray_1 <= branchC_19_validArray_0;
	branchC_19_nReadyArray_0 <= phiC_10_readyArray_1;
	phiC_10_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_19_dataOutArray_0),phiC_10_dataInArray_1'length));
	phiC_13_pValidArray_1 <= branchC_19_validArray_1;
	branchC_19_nReadyArray_1 <= phiC_13_readyArray_1;
	phiC_13_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_19_dataOutArray_1),phiC_13_dataInArray_1'length));

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_6_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "1";

	source_5_clk <= clk;
	source_5_rst <= rst;
	cst_7_pValidArray_0 <= source_5_validArray_0;
	source_5_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "10010";

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	add_31_pValidArray_1 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= add_31_readyArray_1;
	add_31_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),add_31_dataInArray_1'length));

	add_31_clk <= clk;
	add_31_rst <= rst;
	fork_4_pValidArray_0 <= add_31_validArray_0;
	add_31_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_31_dataOutArray_0),fork_4_dataInArray_0'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	icmp_32_pValidArray_1 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= icmp_32_readyArray_1;
	icmp_32_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),icmp_32_dataInArray_1'length));

	icmp_32_clk <= clk;
	icmp_32_rst <= rst;
	fork_25_pValidArray_0 <= icmp_32_validArray_0;
	icmp_32_nReadyArray_0 <= fork_25_readyArray_0;
	fork_25_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_32_dataOutArray_0),fork_25_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	add_31_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= add_31_readyArray_0;
	add_31_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),add_31_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	icmp_32_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= icmp_32_readyArray_0;
	icmp_32_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),icmp_32_dataInArray_0'length));
	branch_13_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= branch_13_readyArray_0;
	branch_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),branch_13_dataInArray_0'length));

	branch_13_clk <= clk;
	branch_13_rst <= rst;
	phi_1_pValidArray_2 <= branch_13_validArray_0;
	branch_13_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_0),phi_1_dataInArray_2'length));
	sink_9_pValidArray_0 <= branch_13_validArray_1;
	branch_13_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_1),sink_9_dataInArray_0'length));

	phiC_13_clk <= clk;
	phiC_13_rst <= rst;
	branchC_20_pValidArray_0 <= phiC_13_validArray_0;
	phiC_13_nReadyArray_0 <= branchC_20_readyArray_0;
	branchC_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_13_dataOutArray_0),branchC_20_dataInArray_0'length));

	branchC_20_clk <= clk;
	branchC_20_rst <= rst;
	phiC_8_pValidArray_1 <= branchC_20_validArray_0;
	branchC_20_nReadyArray_0 <= phiC_8_readyArray_1;
	phiC_8_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_20_dataOutArray_0),phiC_8_dataInArray_1'length));
	phiC_14_pValidArray_0 <= branchC_20_validArray_1;
	branchC_20_nReadyArray_1 <= phiC_14_readyArray_0;
	phiC_14_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_20_dataOutArray_1),phiC_14_dataInArray_0'length));

	fork_25_clk <= clk;
	fork_25_rst <= rst;
	branch_13_pValidArray_1 <= fork_25_validArray_0;
	fork_25_nReadyArray_0 <= branch_13_readyArray_1;
	branch_13_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_0),branch_13_dataInArray_1'length));
	branchC_20_pValidArray_1 <= fork_25_validArray_1;
	fork_25_nReadyArray_1 <= branchC_20_readyArray_1;
	branchC_20_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_1),branchC_20_dataInArray_1'length));

	source_6_clk <= clk;
	source_6_rst <= rst;
	cst_8_pValidArray_0 <= source_6_validArray_0;
	source_6_nReadyArray_0 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "1";

	source_7_clk <= clk;
	source_7_rst <= rst;
	cst_9_pValidArray_0 <= source_7_validArray_0;
	source_7_nReadyArray_0 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "10011";

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	phiC_14_clk <= clk;
	phiC_14_rst <= rst;
	ret_0_pValidArray_0 <= phiC_14_validArray_0;
	phiC_14_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_14_dataOutArray_0),ret_0_dataInArray_0'length));

	LSQ_A_clk <= clk;
	LSQ_A_rst <= rst;
	LSQ_A_din1 <= A_din1;
	LSQ_A_store_ready <= '1';
	LSQ_A_load_ready <= '1';
	A_address1 <= std_logic_vector (resize(unsigned(LSQ_A_address1),A_address1'length));
	A_ce1 <= LSQ_A_ce1;
	A_address0 <= std_logic_vector (resize(unsigned(LSQ_A_address0),A_address0'length));
	A_ce0 <= LSQ_A_we0_ce0;
	A_we0 <= LSQ_A_we0_ce0;
	A_dout0 <= LSQ_A_dout0;
	load_12_pValidArray_0 <= LSQ_A_validArray_0;
	LSQ_A_nReadyArray_0 <= load_12_readyArray_0;
	load_12_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_0),load_12_dataInArray_0'length));
	load_19_pValidArray_0 <= LSQ_A_validArray_1;
	LSQ_A_nReadyArray_1 <= load_19_readyArray_0;
	load_19_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_1),load_19_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_A_validArray_2;
	LSQ_A_nReadyArray_2 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_2),end_0_dataInArray_0'length));

	MC_c_clk <= clk;
	MC_c_rst <= rst;
	c_ce0 <= MC_c_we0_ce0;
	c_we0 <= MC_c_we0_ce0;
	load_15_pValidArray_0 <= MC_c_validArray_0;
	MC_c_nReadyArray_0 <= load_15_readyArray_0;
	load_15_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_c_dataOutArray_0),load_15_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_c_validArray_1;
	MC_c_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_c_dataOutArray_1),end_0_dataInArray_1'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	sink_12_clk <= clk;
	sink_12_rst <= rst;

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_17: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_17_clk,
	rst => forkC_17_rst,
	dataInArray(0) => forkC_17_dataInArray_0,
	pValidArray(0) => forkC_17_pValidArray_0,
	readyArray(0) => forkC_17_readyArray_0,
	nReadyArray(0) => forkC_17_nReadyArray_0,
	nReadyArray(1) => forkC_17_nReadyArray_1,
	nReadyArray(2) => forkC_17_nReadyArray_2,
	validArray(0) => forkC_17_validArray_0,
	validArray(1) => forkC_17_validArray_1,
	validArray(2) => forkC_17_validArray_2,
	dataOutArray(0) => forkC_17_dataOutArray_0,
	dataOutArray(1) => forkC_17_dataOutArray_1,
	dataOutArray(2) => forkC_17_dataOutArray_2
);

branchC_14: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_14_clk,
	rst => branchC_14_rst,
	dataInArray(0) => branchC_14_dataInArray_0,
	Condition(0) => branchC_14_dataInArray_1,
	pValidArray(0) => branchC_14_pValidArray_0,
	pValidArray(1) => branchC_14_pValidArray_1,
	readyArray(0) => branchC_14_readyArray_0,
	readyArray(1) => branchC_14_readyArray_1,
	nReadyArray(0) => branchC_14_nReadyArray_0,
	nReadyArray(1) => branchC_14_nReadyArray_1,
	validArray(0) => branchC_14_validArray_0,
	validArray(1) => branchC_14_validArray_1,
	dataOutArray(0) => branchC_14_dataOutArray_0,
	dataOutArray(1) => branchC_14_dataOutArray_1
);

fork_18: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1
);

phi_1: entity work.Mux(arch) generic map (3,1,5,5,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

add_2: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_2_clk,
	rst => add_2_rst,
	dataInArray(0) => add_2_dataInArray_0,
	dataInArray(1) => add_2_dataInArray_1,
	pValidArray(0) => add_2_pValidArray_0,
	pValidArray(1) => add_2_pValidArray_1,
	readyArray(0) => add_2_readyArray_0,
	readyArray(1) => add_2_readyArray_1,
	nReadyArray(0) => add_2_nReadyArray_0,
	validArray(0) => add_2_validArray_0,
	dataOutArray(0) => add_2_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

icmp_3: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_3_clk,
	rst => icmp_3_rst,
	dataInArray(0) => icmp_3_dataInArray_0,
	dataInArray(1) => icmp_3_dataInArray_1,
	pValidArray(0) => icmp_3_pValidArray_0,
	pValidArray(1) => icmp_3_pValidArray_1,
	readyArray(0) => icmp_3_readyArray_0,
	readyArray(1) => icmp_3_readyArray_1,
	nReadyArray(0) => icmp_3_nReadyArray_0,
	validArray(0) => icmp_3_validArray_0,
	dataOutArray(0) => icmp_3_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1
);

fork_1: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

fork_10: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	nReadyArray(2) => fork_10_nReadyArray_2,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	validArray(2) => fork_10_validArray_2,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1,
	dataOutArray(2) => fork_10_dataOutArray_2
);

phiC_8: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_8_clk,
	rst => phiC_8_rst,
	dataInArray(0) => phiC_8_dataInArray_0,
	dataInArray(1) => phiC_8_dataInArray_1,
	pValidArray(0) => phiC_8_pValidArray_0,
	pValidArray(1) => phiC_8_pValidArray_1,
	readyArray(0) => phiC_8_readyArray_0,
	readyArray(1) => phiC_8_readyArray_1,
	nReadyArray(0) => phiC_8_nReadyArray_0,
	nReadyArray(1) => phiC_8_nReadyArray_1,
	validArray(0) => phiC_8_validArray_0,
	validArray(1) => phiC_8_validArray_1,
	dataOutArray(0) => phiC_8_dataOutArray_0,
	Condition(0) => phiC_8_dataOutArray_1
);

branchC_15: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_15_clk,
	rst => branchC_15_rst,
	dataInArray(0) => branchC_15_dataInArray_0,
	Condition(0) => branchC_15_dataInArray_1,
	pValidArray(0) => branchC_15_pValidArray_0,
	pValidArray(1) => branchC_15_pValidArray_1,
	readyArray(0) => branchC_15_readyArray_0,
	readyArray(1) => branchC_15_readyArray_1,
	nReadyArray(0) => branchC_15_nReadyArray_0,
	nReadyArray(1) => branchC_15_nReadyArray_1,
	validArray(0) => branchC_15_validArray_0,
	validArray(1) => branchC_15_validArray_1,
	dataOutArray(0) => branchC_15_dataOutArray_0,
	dataOutArray(1) => branchC_15_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

brCst_block3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block3_clk,
	rst => brCst_block3_rst,
	dataInArray(0) => brCst_block3_dataInArray_0,
	pValidArray(0) => brCst_block3_pValidArray_0,
	readyArray(0) => brCst_block3_readyArray_0,
	nReadyArray(0) => brCst_block3_nReadyArray_0,
	validArray(0) => brCst_block3_validArray_0,
	dataOutArray(0) => brCst_block3_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (1,1,6,6)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	pValidArray(0) => phi_n1_pValidArray_0,
	readyArray(0) => phi_n1_readyArray_0,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	pValidArray(0) => phi_n2_pValidArray_0,
	readyArray(0) => phi_n2_readyArray_0,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

branch_3: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

fork_11: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	nReadyArray(2) => fork_11_nReadyArray_2,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	validArray(2) => fork_11_validArray_2,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1,
	dataOutArray(2) => fork_11_dataOutArray_2
);

phiC_9: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_9_clk,
	rst => phiC_9_rst,
	dataInArray(0) => phiC_9_dataInArray_0,
	pValidArray(0) => phiC_9_pValidArray_0,
	readyArray(0) => phiC_9_readyArray_0,
	nReadyArray(0) => phiC_9_nReadyArray_0,
	validArray(0) => phiC_9_validArray_0,
	dataOutArray(0) => phiC_9_dataOutArray_0
);

forkC_20: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_20_clk,
	rst => forkC_20_rst,
	dataInArray(0) => forkC_20_dataInArray_0,
	pValidArray(0) => forkC_20_pValidArray_0,
	readyArray(0) => forkC_20_readyArray_0,
	nReadyArray(0) => forkC_20_nReadyArray_0,
	nReadyArray(1) => forkC_20_nReadyArray_1,
	validArray(0) => forkC_20_validArray_0,
	validArray(1) => forkC_20_validArray_1,
	dataOutArray(0) => forkC_20_dataOutArray_0,
	dataOutArray(1) => forkC_20_dataOutArray_1
);

branchC_16: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_16_clk,
	rst => branchC_16_rst,
	dataInArray(0) => branchC_16_dataInArray_0,
	Condition(0) => branchC_16_dataInArray_1,
	pValidArray(0) => branchC_16_pValidArray_0,
	pValidArray(1) => branchC_16_pValidArray_1,
	readyArray(0) => branchC_16_readyArray_0,
	readyArray(1) => branchC_16_readyArray_1,
	nReadyArray(0) => branchC_16_nReadyArray_0,
	nReadyArray(1) => branchC_16_nReadyArray_1,
	validArray(0) => branchC_16_validArray_0,
	validArray(1) => branchC_16_validArray_1,
	dataOutArray(0) => branchC_16_dataOutArray_0,
	dataOutArray(1) => branchC_16_dataOutArray_1
);

phi_6: entity work.Mux(arch) generic map (3,1,5,5,1)
port map (
	clk => phi_6_clk,
	rst => phi_6_rst,
	Condition(0) => phi_6_dataInArray_0,
	dataInArray(0) => phi_6_dataInArray_1,
	dataInArray(1) => phi_6_dataInArray_2,
	pValidArray(0) => phi_6_pValidArray_0,
	pValidArray(1) => phi_6_pValidArray_1,
	pValidArray(2) => phi_6_pValidArray_2,
	readyArray(0) => phi_6_readyArray_0,
	readyArray(1) => phi_6_readyArray_1,
	readyArray(2) => phi_6_readyArray_2,
	nReadyArray(0) => phi_6_nReadyArray_0,
	validArray(0) => phi_6_validArray_0,
	dataOutArray(0) => phi_6_dataOutArray_0
);

brCst_block4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block4_clk,
	rst => brCst_block4_rst,
	dataInArray(0) => brCst_block4_dataInArray_0,
	pValidArray(0) => brCst_block4_pValidArray_0,
	readyArray(0) => brCst_block4_readyArray_0,
	nReadyArray(0) => brCst_block4_nReadyArray_0,
	validArray(0) => brCst_block4_validArray_0,
	dataOutArray(0) => brCst_block4_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	dataInArray(1) => phi_n3_dataInArray_1,
	pValidArray(0) => phi_n3_pValidArray_0,
	pValidArray(1) => phi_n3_pValidArray_1,
	readyArray(0) => phi_n3_readyArray_0,
	readyArray(1) => phi_n3_readyArray_1,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

branch_5: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branch_6: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

fork_12: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	nReadyArray(2) => fork_12_nReadyArray_2,
	nReadyArray(3) => fork_12_nReadyArray_3,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	validArray(2) => fork_12_validArray_2,
	validArray(3) => fork_12_validArray_3,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1,
	dataOutArray(2) => fork_12_dataOutArray_2,
	dataOutArray(3) => fork_12_dataOutArray_3
);

phiC_10: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_10_clk,
	rst => phiC_10_rst,
	dataInArray(0) => phiC_10_dataInArray_0,
	dataInArray(1) => phiC_10_dataInArray_1,
	pValidArray(0) => phiC_10_pValidArray_0,
	pValidArray(1) => phiC_10_pValidArray_1,
	readyArray(0) => phiC_10_readyArray_0,
	readyArray(1) => phiC_10_readyArray_1,
	nReadyArray(0) => phiC_10_nReadyArray_0,
	nReadyArray(1) => phiC_10_nReadyArray_1,
	validArray(0) => phiC_10_validArray_0,
	validArray(1) => phiC_10_validArray_1,
	dataOutArray(0) => phiC_10_dataOutArray_0,
	Condition(0) => phiC_10_dataOutArray_1
);

forkC_21: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_21_clk,
	rst => forkC_21_rst,
	dataInArray(0) => forkC_21_dataInArray_0,
	pValidArray(0) => forkC_21_pValidArray_0,
	readyArray(0) => forkC_21_readyArray_0,
	nReadyArray(0) => forkC_21_nReadyArray_0,
	nReadyArray(1) => forkC_21_nReadyArray_1,
	nReadyArray(2) => forkC_21_nReadyArray_2,
	validArray(0) => forkC_21_validArray_0,
	validArray(1) => forkC_21_validArray_1,
	validArray(2) => forkC_21_validArray_2,
	dataOutArray(0) => forkC_21_dataOutArray_0,
	dataOutArray(1) => forkC_21_dataOutArray_1,
	dataOutArray(2) => forkC_21_dataOutArray_2
);

branchC_17: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_17_clk,
	rst => branchC_17_rst,
	dataInArray(0) => branchC_17_dataInArray_0,
	Condition(0) => branchC_17_dataInArray_1,
	pValidArray(0) => branchC_17_pValidArray_0,
	pValidArray(1) => branchC_17_pValidArray_1,
	readyArray(0) => branchC_17_readyArray_0,
	readyArray(1) => branchC_17_readyArray_1,
	nReadyArray(0) => branchC_17_nReadyArray_0,
	nReadyArray(1) => branchC_17_nReadyArray_1,
	validArray(0) => branchC_17_validArray_0,
	validArray(1) => branchC_17_validArray_1,
	dataOutArray(0) => branchC_17_dataOutArray_0,
	dataOutArray(1) => branchC_17_dataOutArray_1
);

phi_8: entity work.Mux(arch) generic map (3,1,5,5,1)
port map (
	clk => phi_8_clk,
	rst => phi_8_rst,
	Condition(0) => phi_8_dataInArray_0,
	dataInArray(0) => phi_8_dataInArray_1,
	dataInArray(1) => phi_8_dataInArray_2,
	pValidArray(0) => phi_8_pValidArray_0,
	pValidArray(1) => phi_8_pValidArray_1,
	pValidArray(2) => phi_8_pValidArray_2,
	readyArray(0) => phi_8_readyArray_0,
	readyArray(1) => phi_8_readyArray_1,
	readyArray(2) => phi_8_readyArray_2,
	nReadyArray(0) => phi_8_nReadyArray_0,
	validArray(0) => phi_8_validArray_0,
	dataOutArray(0) => phi_8_dataOutArray_0
);

sext_9: entity work.sext_op(arch) generic map (1,1,5,5)
port map (
	clk => sext_9_clk,
	rst => sext_9_rst,
	dataInArray(0) => sext_9_dataInArray_0,
	pValidArray(0) => sext_9_pValidArray_0,
	readyArray(0) => sext_9_readyArray_0,
	nReadyArray(0) => sext_9_nReadyArray_0,
	validArray(0) => sext_9_validArray_0,
	dataOutArray(0) => sext_9_dataOutArray_0
);

zext_10: entity work.zext_op(arch) generic map (1,1,5,5)
port map (
	clk => zext_10_clk,
	rst => zext_10_rst,
	dataInArray(0) => zext_10_dataInArray_0,
	pValidArray(0) => zext_10_pValidArray_0,
	readyArray(0) => zext_10_readyArray_0,
	nReadyArray(0) => zext_10_nReadyArray_0,
	validArray(0) => zext_10_validArray_0,
	dataOutArray(0) => zext_10_dataOutArray_0
);

getelementptr_11: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_11_clk,
	rst => getelementptr_11_rst,
	dataInArray(0) => getelementptr_11_dataInArray_0,
	dataInArray(1) => getelementptr_11_dataInArray_1,
	dataInArray(2) => getelementptr_11_dataInArray_2,
	pValidArray(0) => getelementptr_11_pValidArray_0,
	pValidArray(1) => getelementptr_11_pValidArray_1,
	pValidArray(2) => getelementptr_11_pValidArray_2,
	readyArray(0) => getelementptr_11_readyArray_0,
	readyArray(1) => getelementptr_11_readyArray_1,
	readyArray(2) => getelementptr_11_readyArray_2,
	nReadyArray(0) => getelementptr_11_nReadyArray_0,
	validArray(0) => getelementptr_11_validArray_0,
	dataOutArray(0) => getelementptr_11_dataOutArray_0
);

load_12: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_12_clk,
	rst => load_12_rst,
	dataInArray(0) => load_12_dataInArray_0,
	input_addr => load_12_dataInArray_1,
	pValidArray(0) => load_12_pValidArray_0,
	pValidArray(1) => load_12_pValidArray_1,
	readyArray(0) => load_12_readyArray_0,
	readyArray(1) => load_12_readyArray_1,
	nReadyArray(0) => load_12_nReadyArray_0,
	nReadyArray(1) => load_12_nReadyArray_1,
	validArray(0) => load_12_validArray_0,
	validArray(1) => load_12_validArray_1,
	dataOutArray(0) => load_12_dataOutArray_0,
	output_addr => load_12_dataOutArray_1
);

load_15: entity work.mc_load_op(arch) generic map (2,2,5,32)
port map (
	clk => load_15_clk,
	rst => load_15_rst,
	dataInArray(0) => load_15_dataInArray_0,
	input_addr => load_15_dataInArray_1,
	pValidArray(0) => load_15_pValidArray_0,
	pValidArray(1) => load_15_pValidArray_1,
	readyArray(0) => load_15_readyArray_0,
	readyArray(1) => load_15_readyArray_1,
	nReadyArray(0) => load_15_nReadyArray_0,
	nReadyArray(1) => load_15_nReadyArray_1,
	validArray(0) => load_15_validArray_0,
	validArray(1) => load_15_validArray_1,
	dataOutArray(0) => load_15_dataOutArray_0,
	output_addr => load_15_dataOutArray_1
);

zext_16: entity work.zext_op(arch) generic map (1,1,5,5)
port map (
	clk => zext_16_clk,
	rst => zext_16_rst,
	dataInArray(0) => zext_16_dataInArray_0,
	pValidArray(0) => zext_16_pValidArray_0,
	readyArray(0) => zext_16_readyArray_0,
	nReadyArray(0) => zext_16_nReadyArray_0,
	validArray(0) => zext_16_validArray_0,
	dataOutArray(0) => zext_16_dataOutArray_0
);

zext_17: entity work.zext_op(arch) generic map (1,1,5,5)
port map (
	clk => zext_17_clk,
	rst => zext_17_rst,
	dataInArray(0) => zext_17_dataInArray_0,
	pValidArray(0) => zext_17_pValidArray_0,
	readyArray(0) => zext_17_readyArray_0,
	nReadyArray(0) => zext_17_nReadyArray_0,
	validArray(0) => zext_17_validArray_0,
	dataOutArray(0) => zext_17_dataOutArray_0
);

getelementptr_18: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_18_clk,
	rst => getelementptr_18_rst,
	dataInArray(0) => getelementptr_18_dataInArray_0,
	dataInArray(1) => getelementptr_18_dataInArray_1,
	dataInArray(2) => getelementptr_18_dataInArray_2,
	pValidArray(0) => getelementptr_18_pValidArray_0,
	pValidArray(1) => getelementptr_18_pValidArray_1,
	pValidArray(2) => getelementptr_18_pValidArray_2,
	readyArray(0) => getelementptr_18_readyArray_0,
	readyArray(1) => getelementptr_18_readyArray_1,
	readyArray(2) => getelementptr_18_readyArray_2,
	nReadyArray(0) => getelementptr_18_nReadyArray_0,
	validArray(0) => getelementptr_18_validArray_0,
	dataOutArray(0) => getelementptr_18_dataOutArray_0
);

load_19: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_19_clk,
	rst => load_19_rst,
	dataInArray(0) => load_19_dataInArray_0,
	input_addr => load_19_dataInArray_1,
	pValidArray(0) => load_19_pValidArray_0,
	pValidArray(1) => load_19_pValidArray_1,
	readyArray(0) => load_19_readyArray_0,
	readyArray(1) => load_19_readyArray_1,
	nReadyArray(0) => load_19_nReadyArray_0,
	nReadyArray(1) => load_19_nReadyArray_1,
	validArray(0) => load_19_validArray_0,
	validArray(1) => load_19_validArray_1,
	dataOutArray(0) => load_19_dataOutArray_0,
	output_addr => load_19_dataOutArray_1
);

mul_20: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_20_clk,
	rst => mul_20_rst,
	dataInArray(0) => mul_20_dataInArray_0,
	dataInArray(1) => mul_20_dataInArray_1,
	pValidArray(0) => mul_20_pValidArray_0,
	pValidArray(1) => mul_20_pValidArray_1,
	readyArray(0) => mul_20_readyArray_0,
	readyArray(1) => mul_20_readyArray_1,
	nReadyArray(0) => mul_20_nReadyArray_0,
	validArray(0) => mul_20_validArray_0,
	dataOutArray(0) => mul_20_dataOutArray_0
);

sub_21: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_21_clk,
	rst => sub_21_rst,
	dataInArray(0) => sub_21_dataInArray_0,
	dataInArray(1) => sub_21_dataInArray_1,
	pValidArray(0) => sub_21_pValidArray_0,
	pValidArray(1) => sub_21_pValidArray_1,
	readyArray(0) => sub_21_readyArray_0,
	readyArray(1) => sub_21_readyArray_1,
	nReadyArray(0) => sub_21_nReadyArray_0,
	validArray(0) => sub_21_validArray_0,
	dataOutArray(0) => sub_21_dataOutArray_0
);

sext_22: entity work.sext_op(arch) generic map (1,1,5,5)
port map (
	clk => sext_22_clk,
	rst => sext_22_rst,
	dataInArray(0) => sext_22_dataInArray_0,
	pValidArray(0) => sext_22_pValidArray_0,
	readyArray(0) => sext_22_readyArray_0,
	nReadyArray(0) => sext_22_nReadyArray_0,
	validArray(0) => sext_22_validArray_0,
	dataOutArray(0) => sext_22_dataOutArray_0
);

zext_23: entity work.zext_op(arch) generic map (1,1,5,5)
port map (
	clk => zext_23_clk,
	rst => zext_23_rst,
	dataInArray(0) => zext_23_dataInArray_0,
	pValidArray(0) => zext_23_pValidArray_0,
	readyArray(0) => zext_23_readyArray_0,
	nReadyArray(0) => zext_23_nReadyArray_0,
	validArray(0) => zext_23_validArray_0,
	dataOutArray(0) => zext_23_dataOutArray_0
);

getelementptr_24: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_24_clk,
	rst => getelementptr_24_rst,
	dataInArray(0) => getelementptr_24_dataInArray_0,
	dataInArray(1) => getelementptr_24_dataInArray_1,
	dataInArray(2) => getelementptr_24_dataInArray_2,
	pValidArray(0) => getelementptr_24_pValidArray_0,
	pValidArray(1) => getelementptr_24_pValidArray_1,
	pValidArray(2) => getelementptr_24_pValidArray_2,
	readyArray(0) => getelementptr_24_readyArray_0,
	readyArray(1) => getelementptr_24_readyArray_1,
	readyArray(2) => getelementptr_24_readyArray_2,
	nReadyArray(0) => getelementptr_24_nReadyArray_0,
	validArray(0) => getelementptr_24_validArray_0,
	dataOutArray(0) => getelementptr_24_dataOutArray_0
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

add_25: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => add_25_clk,
	rst => add_25_rst,
	dataInArray(0) => add_25_dataInArray_0,
	dataInArray(1) => add_25_dataInArray_1,
	pValidArray(0) => add_25_pValidArray_0,
	pValidArray(1) => add_25_pValidArray_1,
	readyArray(0) => add_25_readyArray_0,
	readyArray(1) => add_25_readyArray_1,
	nReadyArray(0) => add_25_nReadyArray_0,
	validArray(0) => add_25_validArray_0,
	dataOutArray(0) => add_25_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

icmp_26: entity work.icmp_ult_op(arch) generic map (2,1,5,1)
port map (
	clk => icmp_26_clk,
	rst => icmp_26_rst,
	dataInArray(0) => icmp_26_dataInArray_0,
	dataInArray(1) => icmp_26_dataInArray_1,
	pValidArray(0) => icmp_26_pValidArray_0,
	pValidArray(1) => icmp_26_pValidArray_1,
	readyArray(0) => icmp_26_readyArray_0,
	readyArray(1) => icmp_26_readyArray_1,
	nReadyArray(0) => icmp_26_nReadyArray_0,
	validArray(0) => icmp_26_validArray_0,
	dataOutArray(0) => icmp_26_dataOutArray_0
);

cst_10: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

cst_11: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_11_clk,
	rst => cst_11_rst,
	dataInArray(0) => cst_11_dataInArray_0,
	pValidArray(0) => cst_11_pValidArray_0,
	readyArray(0) => cst_11_readyArray_0,
	nReadyArray(0) => cst_11_nReadyArray_0,
	validArray(0) => cst_11_validArray_0,
	dataOutArray(0) => cst_11_dataOutArray_0
);

cst_12: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_12_clk,
	rst => cst_12_rst,
	dataInArray(0) => cst_12_dataInArray_0,
	pValidArray(0) => cst_12_pValidArray_0,
	readyArray(0) => cst_12_readyArray_0,
	nReadyArray(0) => cst_12_nReadyArray_0,
	validArray(0) => cst_12_validArray_0,
	dataOutArray(0) => cst_12_dataOutArray_0
);

phi_n6: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n6_clk,
	rst => phi_n6_rst,
	dataInArray(0) => phi_n6_dataInArray_0,
	dataInArray(1) => phi_n6_dataInArray_1,
	pValidArray(0) => phi_n6_pValidArray_0,
	pValidArray(1) => phi_n6_pValidArray_1,
	readyArray(0) => phi_n6_readyArray_0,
	readyArray(1) => phi_n6_readyArray_1,
	nReadyArray(0) => phi_n6_nReadyArray_0,
	validArray(0) => phi_n6_validArray_0,
	dataOutArray(0) => phi_n6_dataOutArray_0
);

phi_n7: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n7_clk,
	rst => phi_n7_rst,
	dataInArray(0) => phi_n7_dataInArray_0,
	dataInArray(1) => phi_n7_dataInArray_1,
	pValidArray(0) => phi_n7_pValidArray_0,
	pValidArray(1) => phi_n7_pValidArray_1,
	readyArray(0) => phi_n7_readyArray_0,
	readyArray(1) => phi_n7_readyArray_1,
	nReadyArray(0) => phi_n7_nReadyArray_0,
	validArray(0) => phi_n7_validArray_0,
	dataOutArray(0) => phi_n7_dataOutArray_0
);

fork_2: entity work.fork(arch) generic map (1,4,5,5)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	nReadyArray(2) => fork_2_nReadyArray_2,
	nReadyArray(3) => fork_2_nReadyArray_3,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	validArray(2) => fork_2_validArray_2,
	validArray(3) => fork_2_validArray_3,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	dataOutArray(2) => fork_2_dataOutArray_2,
	dataOutArray(3) => fork_2_dataOutArray_3
);

fork_3: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,3,5,5)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2
);

fork_8: entity work.fork(arch) generic map (1,3,5,5)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2
);

branch_8: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

branch_9: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

fork_13: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	nReadyArray(2) => fork_13_nReadyArray_2,
	nReadyArray(3) => fork_13_nReadyArray_3,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	validArray(2) => fork_13_validArray_2,
	validArray(3) => fork_13_validArray_3,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1,
	dataOutArray(2) => fork_13_dataOutArray_2,
	dataOutArray(3) => fork_13_dataOutArray_3
);

phiC_11: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_11_clk,
	rst => phiC_11_rst,
	dataInArray(0) => phiC_11_dataInArray_0,
	dataInArray(1) => phiC_11_dataInArray_1,
	pValidArray(0) => phiC_11_pValidArray_0,
	pValidArray(1) => phiC_11_pValidArray_1,
	readyArray(0) => phiC_11_readyArray_0,
	readyArray(1) => phiC_11_readyArray_1,
	nReadyArray(0) => phiC_11_nReadyArray_0,
	nReadyArray(1) => phiC_11_nReadyArray_1,
	validArray(0) => phiC_11_validArray_0,
	validArray(1) => phiC_11_validArray_1,
	dataOutArray(0) => phiC_11_dataOutArray_0,
	Condition(0) => phiC_11_dataOutArray_1
);

forkC_22: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_22_clk,
	rst => forkC_22_rst,
	dataInArray(0) => forkC_22_dataInArray_0,
	pValidArray(0) => forkC_22_pValidArray_0,
	readyArray(0) => forkC_22_readyArray_0,
	nReadyArray(0) => forkC_22_nReadyArray_0,
	nReadyArray(1) => forkC_22_nReadyArray_1,
	validArray(0) => forkC_22_validArray_0,
	validArray(1) => forkC_22_validArray_1,
	dataOutArray(0) => forkC_22_dataOutArray_0,
	dataOutArray(1) => forkC_22_dataOutArray_1
);

branchC_18: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_18_clk,
	rst => branchC_18_rst,
	dataInArray(0) => branchC_18_dataInArray_0,
	Condition(0) => branchC_18_dataInArray_1,
	pValidArray(0) => branchC_18_pValidArray_0,
	pValidArray(1) => branchC_18_pValidArray_1,
	readyArray(0) => branchC_18_readyArray_0,
	readyArray(1) => branchC_18_readyArray_1,
	nReadyArray(0) => branchC_18_nReadyArray_0,
	nReadyArray(1) => branchC_18_nReadyArray_1,
	validArray(0) => branchC_18_validArray_0,
	validArray(1) => branchC_18_validArray_1,
	dataOutArray(0) => branchC_18_dataOutArray_0,
	dataOutArray(1) => branchC_18_dataOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

source_3: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

source_8: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_8_clk,
	rst => source_8_rst,
	nReadyArray(0) => source_8_nReadyArray_0,
	validArray(0) => source_8_validArray_0,
	dataOutArray(0) => source_8_dataOutArray_0
);

source_9: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_9_clk,
	rst => source_9_rst,
	nReadyArray(0) => source_9_nReadyArray_0,
	validArray(0) => source_9_validArray_0,
	dataOutArray(0) => source_9_dataOutArray_0
);

source_10: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_10_clk,
	rst => source_10_rst,
	nReadyArray(0) => source_10_nReadyArray_0,
	validArray(0) => source_10_validArray_0,
	dataOutArray(0) => source_10_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

add_28: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => add_28_clk,
	rst => add_28_rst,
	dataInArray(0) => add_28_dataInArray_0,
	dataInArray(1) => add_28_dataInArray_1,
	pValidArray(0) => add_28_pValidArray_0,
	pValidArray(1) => add_28_pValidArray_1,
	readyArray(0) => add_28_readyArray_0,
	readyArray(1) => add_28_readyArray_1,
	nReadyArray(0) => add_28_nReadyArray_0,
	validArray(0) => add_28_validArray_0,
	dataOutArray(0) => add_28_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

icmp_29: entity work.icmp_slt_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_29_clk,
	rst => icmp_29_rst,
	dataInArray(0) => icmp_29_dataInArray_0,
	dataInArray(1) => icmp_29_dataInArray_1,
	pValidArray(0) => icmp_29_pValidArray_0,
	pValidArray(1) => icmp_29_pValidArray_1,
	readyArray(0) => icmp_29_readyArray_0,
	readyArray(1) => icmp_29_readyArray_1,
	nReadyArray(0) => icmp_29_nReadyArray_0,
	validArray(0) => icmp_29_validArray_0,
	dataOutArray(0) => icmp_29_dataOutArray_0
);

phi_n4: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	pValidArray(0) => phi_n4_pValidArray_0,
	readyArray(0) => phi_n4_readyArray_0,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phi_n5: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	pValidArray(0) => phi_n5_pValidArray_0,
	readyArray(0) => phi_n5_readyArray_0,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

fork_5: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

branch_12: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_12_clk,
	rst => branch_12_rst,
	dataInArray(0) => branch_12_dataInArray_0,
	Condition(0) => branch_12_dataInArray_1,
	pValidArray(0) => branch_12_pValidArray_0,
	pValidArray(1) => branch_12_pValidArray_1,
	readyArray(0) => branch_12_readyArray_0,
	readyArray(1) => branch_12_readyArray_1,
	nReadyArray(0) => branch_12_nReadyArray_0,
	nReadyArray(1) => branch_12_nReadyArray_1,
	validArray(0) => branch_12_validArray_0,
	validArray(1) => branch_12_validArray_1,
	dataOutArray(0) => branch_12_dataOutArray_0,
	dataOutArray(1) => branch_12_dataOutArray_1
);

fork_14: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_14_clk,
	rst => fork_14_rst,
	dataInArray(0) => fork_14_dataInArray_0,
	pValidArray(0) => fork_14_pValidArray_0,
	readyArray(0) => fork_14_readyArray_0,
	nReadyArray(0) => fork_14_nReadyArray_0,
	nReadyArray(1) => fork_14_nReadyArray_1,
	nReadyArray(2) => fork_14_nReadyArray_2,
	validArray(0) => fork_14_validArray_0,
	validArray(1) => fork_14_validArray_1,
	validArray(2) => fork_14_validArray_2,
	dataOutArray(0) => fork_14_dataOutArray_0,
	dataOutArray(1) => fork_14_dataOutArray_1,
	dataOutArray(2) => fork_14_dataOutArray_2
);

phiC_12: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_12_clk,
	rst => phiC_12_rst,
	dataInArray(0) => phiC_12_dataInArray_0,
	pValidArray(0) => phiC_12_pValidArray_0,
	readyArray(0) => phiC_12_readyArray_0,
	nReadyArray(0) => phiC_12_nReadyArray_0,
	validArray(0) => phiC_12_validArray_0,
	dataOutArray(0) => phiC_12_dataOutArray_0
);

branchC_19: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_19_clk,
	rst => branchC_19_rst,
	dataInArray(0) => branchC_19_dataInArray_0,
	Condition(0) => branchC_19_dataInArray_1,
	pValidArray(0) => branchC_19_pValidArray_0,
	pValidArray(1) => branchC_19_pValidArray_1,
	readyArray(0) => branchC_19_readyArray_0,
	readyArray(1) => branchC_19_readyArray_1,
	nReadyArray(0) => branchC_19_nReadyArray_0,
	nReadyArray(1) => branchC_19_nReadyArray_1,
	validArray(0) => branchC_19_validArray_0,
	validArray(1) => branchC_19_validArray_1,
	dataOutArray(0) => branchC_19_dataOutArray_0,
	dataOutArray(1) => branchC_19_dataOutArray_1
);

source_4: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

source_5: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_5_clk,
	rst => source_5_rst,
	nReadyArray(0) => source_5_nReadyArray_0,
	validArray(0) => source_5_validArray_0,
	dataOutArray(0) => source_5_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

add_31: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => add_31_clk,
	rst => add_31_rst,
	dataInArray(0) => add_31_dataInArray_0,
	dataInArray(1) => add_31_dataInArray_1,
	pValidArray(0) => add_31_pValidArray_0,
	pValidArray(1) => add_31_pValidArray_1,
	readyArray(0) => add_31_readyArray_0,
	readyArray(1) => add_31_readyArray_1,
	nReadyArray(0) => add_31_nReadyArray_0,
	validArray(0) => add_31_validArray_0,
	dataOutArray(0) => add_31_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

icmp_32: entity work.icmp_ult_op(arch) generic map (2,1,5,1)
port map (
	clk => icmp_32_clk,
	rst => icmp_32_rst,
	dataInArray(0) => icmp_32_dataInArray_0,
	dataInArray(1) => icmp_32_dataInArray_1,
	pValidArray(0) => icmp_32_pValidArray_0,
	pValidArray(1) => icmp_32_pValidArray_1,
	readyArray(0) => icmp_32_readyArray_0,
	readyArray(1) => icmp_32_readyArray_1,
	nReadyArray(0) => icmp_32_nReadyArray_0,
	validArray(0) => icmp_32_validArray_0,
	dataOutArray(0) => icmp_32_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	dataInArray(1) => phi_n0_dataInArray_1,
	pValidArray(0) => phi_n0_pValidArray_0,
	pValidArray(1) => phi_n0_pValidArray_1,
	readyArray(0) => phi_n0_readyArray_0,
	readyArray(1) => phi_n0_readyArray_1,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

fork_4: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

branch_13: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_13_clk,
	rst => branch_13_rst,
	dataInArray(0) => branch_13_dataInArray_0,
	Condition(0) => branch_13_dataInArray_1,
	pValidArray(0) => branch_13_pValidArray_0,
	pValidArray(1) => branch_13_pValidArray_1,
	readyArray(0) => branch_13_readyArray_0,
	readyArray(1) => branch_13_readyArray_1,
	nReadyArray(0) => branch_13_nReadyArray_0,
	nReadyArray(1) => branch_13_nReadyArray_1,
	validArray(0) => branch_13_validArray_0,
	validArray(1) => branch_13_validArray_1,
	dataOutArray(0) => branch_13_dataOutArray_0,
	dataOutArray(1) => branch_13_dataOutArray_1
);

phiC_13: entity work.merge(arch) generic map (2,1,1,1)
port map (
	clk => phiC_13_clk,
	rst => phiC_13_rst,
	dataInArray(0) => phiC_13_dataInArray_0,
	dataInArray(1) => phiC_13_dataInArray_1,
	pValidArray(0) => phiC_13_pValidArray_0,
	pValidArray(1) => phiC_13_pValidArray_1,
	readyArray(0) => phiC_13_readyArray_0,
	readyArray(1) => phiC_13_readyArray_1,
	nReadyArray(0) => phiC_13_nReadyArray_0,
	validArray(0) => phiC_13_validArray_0,
	dataOutArray(0) => phiC_13_dataOutArray_0
);

branchC_20: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_20_clk,
	rst => branchC_20_rst,
	dataInArray(0) => branchC_20_dataInArray_0,
	Condition(0) => branchC_20_dataInArray_1,
	pValidArray(0) => branchC_20_pValidArray_0,
	pValidArray(1) => branchC_20_pValidArray_1,
	readyArray(0) => branchC_20_readyArray_0,
	readyArray(1) => branchC_20_readyArray_1,
	nReadyArray(0) => branchC_20_nReadyArray_0,
	nReadyArray(1) => branchC_20_nReadyArray_1,
	validArray(0) => branchC_20_validArray_0,
	validArray(1) => branchC_20_validArray_1,
	dataOutArray(0) => branchC_20_dataOutArray_0,
	dataOutArray(1) => branchC_20_dataOutArray_1
);

fork_25: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_25_clk,
	rst => fork_25_rst,
	dataInArray(0) => fork_25_dataInArray_0,
	pValidArray(0) => fork_25_pValidArray_0,
	readyArray(0) => fork_25_readyArray_0,
	nReadyArray(0) => fork_25_nReadyArray_0,
	nReadyArray(1) => fork_25_nReadyArray_1,
	validArray(0) => fork_25_validArray_0,
	validArray(1) => fork_25_validArray_1,
	dataOutArray(0) => fork_25_dataOutArray_0,
	dataOutArray(1) => fork_25_dataOutArray_1
);

source_6: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_6_clk,
	rst => source_6_rst,
	nReadyArray(0) => source_6_nReadyArray_0,
	validArray(0) => source_6_validArray_0,
	dataOutArray(0) => source_6_dataOutArray_0
);

source_7: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_7_clk,
	rst => source_7_rst,
	nReadyArray(0) => source_7_nReadyArray_0,
	validArray(0) => source_7_validArray_0,
	dataOutArray(0) => source_7_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,1,1)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phiC_14: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_14_clk,
	rst => phiC_14_rst,
	dataInArray(0) => phiC_14_dataInArray_0,
	pValidArray(0) => phiC_14_pValidArray_0,
	readyArray(0) => phiC_14_readyArray_0,
	nReadyArray(0) => phiC_14_nReadyArray_0,
	validArray(0) => phiC_14_validArray_0,
	dataOutArray(0) => phiC_14_dataOutArray_0
);

c_LSQ_A:LSQ_A
port map (
	clock => LSQ_A_clk,
	reset => LSQ_A_rst,
	io_memIsReadyForLoads => LSQ_A_load_ready,
	io_memIsReadyForStores => LSQ_A_store_ready,
	io_storeDataOut => LSQ_A_dout0,
	io_storeAddrOut => LSQ_A_address0,
	io_storeEnable => LSQ_A_we0_ce0,
	io_loadDataIn => LSQ_A_din1,
	io_loadAddrOut => LSQ_A_address1,
	io_loadEnable => LSQ_A_ce1,
	io_bbReadyToPrevs_0 => LSQ_A_readyArray_0,
	io_bbpValids_0 => LSQ_A_pValidArray_0,
	io_rdPortsPrev_0_ready => LSQ_A_readyArray_1,
	io_rdPortsPrev_1_ready => LSQ_A_readyArray_2,
	io_rdPortsPrev_0_valid => LSQ_A_pValidArray_1,
	io_rdPortsPrev_1_valid => LSQ_A_pValidArray_2,
	io_rdPortsPrev_0_bits => LSQ_A_dataInArray_1,
	io_rdPortsPrev_1_bits => LSQ_A_dataInArray_2,
	io_wrAddrPorts_0_ready => LSQ_A_readyArray_3,
	io_wrAddrPorts_0_valid => LSQ_A_pValidArray_3,
	io_wrAddrPorts_0_bits => LSQ_A_dataInArray_3,
	io_wrDataPorts_0_ready => LSQ_A_readyArray_4,
	io_wrDataPorts_0_valid => LSQ_A_pValidArray_4,
	io_wrDataPorts_0_bits => LSQ_A_dataInArray_4,
	io_rdPortsNext_0_ready => LSQ_A_nReadyArray_0,
	io_rdPortsNext_1_ready => LSQ_A_nReadyArray_1,
	io_rdPortsNext_0_valid => LSQ_A_validArray_0,
	io_rdPortsNext_1_valid => LSQ_A_validArray_1,
	io_rdPortsNext_0_bits => LSQ_A_dataOutArray_0,
	io_rdPortsNext_1_bits => LSQ_A_dataOutArray_1,
	io_Empty_Valid => LSQ_A_validArray_2

);

MC_c: entity work.MemCont(arch) generic map (32,5,1,1,1)
port map (
	clk => MC_c_clk,
	rst => MC_c_rst,
	io_storeDataOut => c_dout0,
	io_storeAddrOut => c_address0,
	io_storeEnable => MC_c_we0_ce0,
	io_loadDataIn => c_din1,
	io_loadAddrOut => c_address1,
	io_loadEnable => c_ce1,
	io_bbReadyToPrevs(0) => MC_c_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_c_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_c_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_c_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_c_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_c_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_c_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_c_readyArray_3,
	io_wrDataPorts_valid(0) => MC_c_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_c_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_c_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_c_validArray_0,
	io_rdPortsNext_bits(0) => MC_c_dataOutArray_0,
	io_Empty_Valid => MC_c_validArray_1,
	io_Empty_Ready => MC_c_nReadyArray_1

);

end_0: entity work.end_node(arch) generic map (1,2,1,1,1)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

end behavioral; 
