Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul 14 19:57:35 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/adder_new_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 1.742ns (51.690%)  route 1.628ns (48.310%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/Q
                         net (fo=4, routed)           0.811     1.289    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[3]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.326     1.615 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4/O
                         net (fo=2, routed)           0.817     2.432    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.332     2.764 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8/O
                         net (fo=1, routed)           0.000     2.764    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.370 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.370    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[7]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 1.733ns (52.120%)  route 1.592ns (47.880%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/Q
                         net (fo=4, routed)           0.902     1.420    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_i[2]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.153     1.573 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, routed)           0.690     2.263    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.327     2.590 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, routed)           0.000     2.590    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.991 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.325 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.325    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[5]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.311ns  (logic 1.683ns (50.829%)  route 1.628ns (49.171%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/Q
                         net (fo=4, routed)           0.811     1.289    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[3]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.326     1.615 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4/O
                         net (fo=2, routed)           0.817     2.432    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.332     2.764 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8/O
                         net (fo=1, routed)           0.000     2.764    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.311 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[6]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.214ns  (logic 1.622ns (50.467%)  route 1.592ns (49.533%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/Q
                         net (fo=4, routed)           0.902     1.420    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_i[2]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.153     1.573 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, routed)           0.690     2.263    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.327     2.590 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, routed)           0.000     2.590    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.991 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.214 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.214    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[4]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.910ns  (logic 0.124ns (4.262%)  route 2.786ns (95.738%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.813     2.910    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X2Y82          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.910ns  (logic 0.124ns (4.262%)  route 2.786ns (95.738%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.813     2.910    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X2Y82          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.875ns  (logic 1.574ns (54.743%)  route 1.301ns (45.257%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/Q
                         net (fo=4, routed)           0.832     1.288    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.152     1.440 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4/O
                         net (fo=2, routed)           0.469     1.909    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.326     2.235 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7/O
                         net (fo=1, routed)           0.000     2.235    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.875 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.875    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[3]
    SLICE_X3Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.815ns  (logic 1.514ns (53.778%)  route 1.301ns (46.222%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/Q
                         net (fo=4, routed)           0.832     1.288    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.152     1.440 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4/O
                         net (fo=2, routed)           0.469     1.909    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.326     2.235 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7/O
                         net (fo=1, routed)           0.000     2.235    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.815 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.815    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[2]
    SLICE_X3Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.776ns  (logic 0.124ns (4.467%)  route 2.652ns (95.533%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.679     2.776    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X4Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.776ns  (logic 0.124ns (4.467%)  route 2.652ns (95.533%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.679     2.776    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X4Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[1]/R
  -------------------------------------------------------------------    -------------------




