#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Dec 18 00:22:27 2023
# Process ID: 1700
# Current directory: C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.runs/synth_1
# Command line: vivado.exe -log Modul_principal.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Modul_principal.tcl
# Log file: C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.runs/synth_1/Modul_principal.vds
# Journal file: C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Modul_principal.tcl -notrace
Command: synth_design -top Modul_principal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 282.941 ; gain = 72.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Modul_principal' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-638] synthesizing module 'UC_Principala' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Principala.vhd:44]
WARNING: [Synth 8-614] signal 'Error' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Principala.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Principala.vhd:103]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register state_reg in module UC_Principala. This is not a recommended register style for Xilinx devices  [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Principala.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'UC_Principala' (2#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Principala.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar' (3#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_semn' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_semn.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'bistabil_semn' (4#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_semn.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Metoda1_inmultire' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda1_inmultire.vhd:50]
INFO: [Synth 8-638] synthesizing module 'UC_Met1' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Met1.vhd:51]
WARNING: [Synth 8-614] signal 'Rst' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Met1.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'UC_Met1' (5#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_Met1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'SRRN' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/SRRN.vhd:48]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SRRN' (6#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/SRRN.vhd:48]
INFO: [Synth 8-638] synthesizing module 'SRRN__parameterized0' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/SRRN.vhd:48]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SRRN__parameterized0' (6#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/SRRN.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Cascadare_sumatoare_zecimale' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Cascadare_sumatoare_zecimale.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Sumator_zecimal' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Sumator_zecimal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Sumator_4biti' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Sumator_4biti.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Sumator_4biti' (7#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Sumator_4biti.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Sumator_zecimal' (8#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Sumator_zecimal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Cascadare_sumatoare_zecimale' (9#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Cascadare_sumatoare_zecimale.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Metoda1_inmultire' (10#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda1_inmultire.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Metoda2_inmultire' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:49]
INFO: [Synth 8-638] synthesizing module 'UC_met2' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_met2.vhd:51]
WARNING: [Synth 8-614] signal 'Rst' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_met2.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'UC_met2' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/UC_met2.vhd:51]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized0' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized0' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized1' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized1' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized2' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized2' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized3' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized3' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized4' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized4' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized5' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized5' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized6' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized6' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized7' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized7' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bistabil_retine_numar__parameterized8' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bistabil_retine_numar__parameterized8' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/bistabil_retine_numar.vhd:46]
INFO: [Synth 8-638] synthesizing module 'SRRN__parameterized1' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/SRRN.vhd:48]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SRRN__parameterized1' (11#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/SRRN.vhd:48]
WARNING: [Synth 8-614] signal 'Reg1XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg2XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg3XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg4XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg5XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg6XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg7XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg8XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
WARNING: [Synth 8-614] signal 'Reg9XOut' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'Metoda2_inmultire' (12#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Metoda2_inmultire.vhd:49]
INFO: [Synth 8-638] synthesizing module 'display7segments' [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/display7segments.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'display7segments' (13#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/display7segments.vhd:43]
WARNING: [Synth 8-614] signal 'error' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:121]
WARNING: [Synth 8-614] signal 'whichState' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:121]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:121]
WARNING: [Synth 8-614] signal 'P' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:121]
WARNING: [Synth 8-614] signal 'X' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:121]
WARNING: [Synth 8-614] signal 'Y' is read in the process but is not in the sensitivity list [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'Modul_principal' (14#1) [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/sources_1/new/Modul_principal.vhd:47]
WARNING: [Synth 8-3331] design Modul_principal has unconnected port led[12]
WARNING: [Synth 8-3331] design Modul_principal has unconnected port led[11]
WARNING: [Synth 8-3331] design Modul_principal has unconnected port led[8]
WARNING: [Synth 8-3331] design Modul_principal has unconnected port led[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 321.328 ; gain = 111.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 321.328 ; gain = 111.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Modul_principal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Modul_principal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 635.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 635.531 ; gain = 425.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 635.531 ; gain = 425.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 635.531 ; gain = 425.355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UC_Met1'
INFO: [Synth 8-5544] ROM "DIGIT_CNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Term" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shrAQ" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LoadA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RstA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LoadB" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UC_met2'
INFO: [Synth 8-5544] ROM "STEP_CNT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    init |                              001 |                              001
               initcifra |                              010 |                              010
               testcifra |                              011 |                              011
     operatiiprodpartial |                              100 |                              100
                shiftare |                              101 |                              101
                   testc |                              110 |                              110
                    stop |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UC_Met1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                   00000000000001 |                             0000
                    init |                   00000000000010 |                             0001
                  init2x |                   00000000000100 |                             0010
                  init3x |                   00000000001000 |                             0011
                  init4x |                   00000000010000 |                             0100
                  init5x |                   00000000100000 |                             0101
                  init6x |                   00000001000000 |                             0110
                  init7x |                   00000010000000 |                             0111
                  init8x |                   00000100000000 |                             1000
                  init9x |                   00001000000000 |                             1001
                    adun |                   00010000000000 |                             1010
                 shiftez |                   00100000000000 |                             1011
                   testc |                   01000000000000 |                             1100
                  iSTATE |                   10000000000000 |                             1101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UC_met2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 635.531 ; gain = 425.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 80    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 76    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	  16 Input     14 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 32    
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Modul_principal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module UC_Principala 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module bistabil_retine_numar 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module bistabil_semn 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UC_Met1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
Module SRRN 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module SRRN__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Sumator_4biti 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
Module Metoda1_inmultire 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module UC_met2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  16 Input     14 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
Module bistabil_retine_numar__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module bistabil_retine_numar__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
Module SRRN__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Metoda2_inmultire 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
Module display7segments 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "display/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'Inmultire_2/Reg1X/Q_reg[4][3]' (FDRE) to 'Inmultire_2/Reg1X/Q_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'Inmultire_2/Reg1X/Q_reg[4][2]' (FDRE) to 'Inmultire_2/Reg1X/Q_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'Inmultire_2/Reg1X/Q_reg[4][1]' (FDRE) to 'Inmultire_2/Reg1X/Q_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inmultire_2/Reg1X/Q_reg[4][0] )
WARNING: [Synth 8-3332] Sequential element (Inmultire_2/Reg1X/Q_reg[4][0]) is unused and will be removed from module Modul_principal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 635.531 ; gain = 425.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 635.531 ; gain = 425.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 692.727 ; gain = 482.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    21|
|4     |LUT2   |    48|
|5     |LUT3   |    62|
|6     |LUT4   |    57|
|7     |LUT5   |    95|
|8     |LUT6   |   220|
|9     |MUXF7  |     3|
|10    |FDCE   |    19|
|11    |FDPE   |     4|
|12    |FDRE   |   334|
|13    |LDC    |     1|
|14    |IBUF   |    19|
|15    |OBUF   |    28|
|16    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------------------------+------+
|      |Instance          |Module                                |Cells |
+------+------------------+--------------------------------------+------+
|1     |top               |                                      |   921|
|2     |  Inmultire_1     |Metoda1_inmultire                     |   145|
|3     |    Registru_A    |SRRN_3                                |    62|
|4     |    Registru_Q    |SRRN__parameterized0                  |    16|
|5     |    Registru_X    |bistabil_retine_numar_4               |    18|
|6     |    UC            |UC_Met1                               |    49|
|7     |  Inmultire_2     |Metoda2_inmultire                     |   502|
|8     |    Accumulator   |SRRN                                  |    77|
|9     |    Reg1X         |bistabil_retine_numar__parameterized0 |    16|
|10    |    Reg2X         |bistabil_retine_numar__parameterized1 |    20|
|11    |    Reg3X         |bistabil_retine_numar__parameterized2 |    20|
|12    |    Reg4X         |bistabil_retine_numar__parameterized3 |    20|
|13    |    Reg5X         |bistabil_retine_numar__parameterized4 |    20|
|14    |    Reg6X         |bistabil_retine_numar__parameterized5 |    20|
|15    |    Reg7X         |bistabil_retine_numar__parameterized6 |    20|
|16    |    Reg8X         |bistabil_retine_numar__parameterized7 |    20|
|17    |    Reg9X         |bistabil_retine_numar__parameterized8 |    20|
|18    |    Registru_Q    |SRRN__parameterized1                  |   190|
|19    |    UCP           |UC_met2                               |    59|
|20    |  RegistruMetoda  |bistabil_semn                         |     1|
|21    |  RegistruX       |bistabil_retine_numar                 |    23|
|22    |  RegistruY       |bistabil_retine_numar_0               |    29|
|23    |  UC_P            |UC_Principala                         |    62|
|24    |  bistabilSemnX   |bistabil_semn_1                       |     2|
|25    |  bistabilSemnY   |bistabil_semn_2                       |     1|
|26    |  debouncer_buton |Debouncer                             |    12|
|27    |  display         |display7segments                      |    90|
+------+------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 693.805 ; gain = 169.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.805 ; gain = 483.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 693.805 ; gain = 483.629
INFO: [Common 17-1381] The checkpoint 'C:/Facultate/SEM1_3/SSC_PROIECT/Implementare_1/Implementare_1.runs/synth_1/Modul_principal.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 693.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 00:22:59 2023...
