library IEEE;
use IEEE.Std_Logic_1164.all;

entity topo is
port (SW: in std_logic_vector(9 downto 0);
		LEDR: out std_logic_vector(9 downto 0)
		);
end topo;

architecture topo_estru of topo is

	signal F1, F2, F3: std_logic;
	
	component C1
		port(A: in std_logic;
			  B: in std_logic;
			  C: in std_logic;
			  F: out std_logic
			  );
	end component;
	
	component C2
		port(A: in std_logic;
			  B: in std_logic;
			  F: out std_logic;
	end component;
	
	component C3
	end component
	
	component C4
		port(A: in std_logic;
			  B: in std_logic;
			  C: in std_logic
			  F: out std_logic
		);