Analysis & Synthesis report for SimpleCompArch
Sun Feb 28 16:27:23 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Feb 28 16:27:23 2021           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; SimpleCompArch                              ;
; Top-level Entity Name              ; SimpleCompArch                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; SimpleCompArch     ; SimpleCompArch     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Feb 28 16:27:16 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch -c SimpleCompArch
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Error (10500): VHDL syntax error at cache.vhd(30) near text "is";  expecting an identifier ("is" is a reserved keyword), or a string literal File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd Line: 30
Error (10500): VHDL syntax error at cache.vhd(43) near text "end";  expecting "begin", or a declaration statement File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file cache.vhd
Info (12021): Found 2 design units, including 1 entities, in source file SimpleCompArch.vhd
    Info (12022): Found design unit 1: SimpleCompArch-rtl File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/SimpleCompArch.vhd Line: 36
    Info (12023): Found entity 1: SimpleCompArch File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/SimpleCompArch.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/reg_file.vhd Line: 31
    Info (12023): Found entity 1: reg_file File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/reg_file.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file PC.vhd
    Info (12022): Found design unit 1: PC-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/PC.vhd Line: 24
    Info (12023): Found entity 1: PC File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/PC.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file obuf.vhd
    Info (12022): Found design unit 1: obuf-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/obuf.vhd Line: 21
    Info (12023): Found entity 1: obuf File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/obuf.vhd Line: 14
Info (12021): Found 2 design units, including 0 entities, in source file MP_lib.vhd
    Info (12022): Found design unit 1: MP_lib File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/MP_lib.vhd Line: 6
    Info (12022): Found design unit 2: MP_lib-body File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/MP_lib.vhd Line: 204
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/memory.vhd Line: 26
    Info (12023): Found entity 1: memory File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/memory.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file IR.vhd
    Info (12022): Found design unit 1: IR-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd Line: 22
    Info (12023): Found entity 1: IR File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-struct File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datapath.vhd Line: 37
    Info (12023): Found entity 1: datapath File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datapath.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file ctrl_unit.vhd
    Info (12022): Found design unit 1: ctrl_unit-struct File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd Line: 39
    Info (12023): Found entity 1: ctrl_unit File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file CPU.vhd
    Info (12022): Found design unit 1: CPU-structure File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/CPU.vhd Line: 36
    Info (12023): Found entity 1: CPU File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/CPU.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-fsm File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd Line: 39
    Info (12023): Found entity 1: controller File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/alu.vhd Line: 25
    Info (12023): Found entity 1: alu File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/alu.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file addrmux.vhd
    Info (12022): Found design unit 1: addrmux-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/addrmux.vhd Line: 23
    Info (12023): Found entity 1: addrmux File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/addrmux.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file datamux.vhd
    Info (12022): Found design unit 1: datamux-behv File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datamux.vhd Line: 22
    Info (12023): Found entity 1: datamux File: /home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datamux.vhd Line: 13
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings
    Error: Peak virtual memory: 415 megabytes
    Error: Processing ended: Sun Feb 28 16:27:23 2021
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:20


