$date
  Mon Nov 17 13:02:47 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module instructionmemory_tb $end
$var reg 32 ! addr[31:0] $end
$var reg 32 " instruction[31:0] $end
$scope module uut $end
$var reg 32 # address[31:0] $end
$var reg 32 $ instruction[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 !
b10001100001000100000000000000100 "
b00000000000000000000000000000000 #
b10001100001000100000000000000100 $
#10000000
b00000000000000000000000000000100 !
b00000000010000110010000000100000 "
b00000000000000000000000000000100 #
b00000000010000110010000000100000 $
#20000000
b00000000000000000000000000001000 !
b00000000011001000010100000100010 "
b00000000000000000000000000001000 #
b00000000011001000010100000100010 $
#30000000
b00000000000000000000000000001100 !
b10101100001001010000000000001000 "
b00000000000000000000000000001100 #
b10101100001001010000000000001000 $
#40000000
b00000000000000000000000000010000 !
b00000000000000000000000000000000 "
b00000000000000000000000000010000 #
b00000000000000000000000000000000 $
#50000000
