{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474455355301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474455355302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 18:55:55 2016 " "Processing started: Wed Sep 21 18:55:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474455355302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474455355302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DEMO_A -c DEMO_A " "Command: quartus_map --read_settings_files=on --write_settings_files=off DEMO_A -c DEMO_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474455355303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474455355645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_a.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMO_A " "Found entity 1: DEMO_A" {  } { { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_test " "Found entity 1: key_test" {  } { { "rtl/key/key_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/key/key_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/buzzer/sos_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/buzzer/sos_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos_module " "Found entity 1: sos_module" {  } { { "rtl/buzzer/sos_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/buzzer/sos_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/buzzer/sos_generator_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/buzzer/sos_generator_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos_generator_module " "Found entity 1: sos_generator_module" {  } { { "rtl/buzzer/sos_generator_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/buzzer/sos_generator_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/buzzer/control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/buzzer/control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_module " "Found entity 1: control_module" {  } { { "rtl/buzzer/control_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/buzzer/control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "rtl/rtc/uarttx.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/uarttx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc/rtc_time.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc/rtc_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc_time " "Found entity 1: rtc_time" {  } { { "rtl/rtc/rtc_time.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc/rtc_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc/rtc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc_test " "Found entity 1: rtc_test" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355808 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "i2c_com.v(3) " "Verilog HDL syntax warning at i2c_com.v(3): extra block comment delimiter characters /* within block comment" {  } { { "rtl/rtc/i2c_com.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/i2c_com.v" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1 1474455355811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl/rtc/i2c_com.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/i2c_com.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc/ds1302_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc/ds1302_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_module " "Found entity 1: ds1302_module" {  } { { "rtl/rtc/ds1302_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/ds1302_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc/cmd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc/cmd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_control " "Found entity 1: cmd_control" {  } { { "rtl/rtc/cmd_control.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/cmd_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtc/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "rtl/rtc/clkdiv.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_ip/sd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_TOP " "Found entity 1: SD_TOP" {  } { { "rtl/sd_ip/SD_TOP.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_ip/SD_TOP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_ip/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_read " "Found entity 1: SD_read" {  } { { "rtl/sd_ip/SD_read.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_ip/SD_read.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_ip/sd_initial.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_initial " "Found entity 1: SD_initial" {  } { { "rtl/sd_ip/SD_initial.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_ip/SD_initial.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "rtl/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Found entity 1: sdram_2fifo_top" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_vga_ip/sdram_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Found entity 1: sdram_vga_top" {  } { { "rtl/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_vga_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg/smg_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg/smg_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_scan_module " "Found entity 1: smg_scan_module" {  } { { "rtl/smg/smg_scan_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_scan_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg/smg_interface_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg/smg_interface_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_interface_demo " "Found entity 1: smg_interface_demo" {  } { { "rtl/smg/smg_interface_demo.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_interface_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg/smg_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg/smg_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_interface " "Found entity 1: smg_interface" {  } { { "rtl/smg/smg_interface.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg/smg_encode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg/smg_encode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_module " "Found entity 1: smg_encode_module" {  } { { "rtl/smg/smg_encode_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_encode_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg/smg_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg/smg_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_control_module " "Found entity 1: smg_control_module" {  } { { "rtl/smg/smg_control_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/smg/demo_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/smg/demo_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_control_module " "Found entity 1: demo_control_module" {  } { { "rtl/smg/demo_control_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/demo_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "rtl/system_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/system_ctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_sdram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_sdram_vga " "Found entity 1: sd_sdram_vga" {  } { { "rtl/sd_sdram_vga.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_sdram_vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/led_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/led_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "rtl/led_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/led_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455355980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455355980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "ipcore_dir/sdram_pll.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455356009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455356009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "ipcore_dir/rdfifo.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455356023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455356023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "ipcore_dir/wrfifo.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455356037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455356037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle rtc_test.v(144) " "Verilog HDL Implicit Net warning at rtc_test.v(144): created implicit net for \"idle\"" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1474455356038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DEMO_A " "Elaborating entity \"DEMO_A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1474455356263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "rtl/DEMO_A.v" "u_system_ctrl" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "rtl/system_ctrl.v" "u_sdram_pll" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/system_ctrl.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "ipcore_dir/sdram_pll.v" "altpll_component" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "ipcore_dir/sdram_pll.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1474455356444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455356447 ""}  } { { "ipcore_dir/sdram_pll.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1474455356447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll1 " "Found entity 1: sdram_pll_altpll1" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455356511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455356511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll1 system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated " "Elaborating entity \"sdram_pll_altpll1\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc_test rtc_test:u1 " "Elaborating entity \"rtc_test\" for hierarchy \"rtc_test:u1\"" {  } { { "rtl/DEMO_A.v" "u1" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(56) " "Verilog HDL assignment warning at rtc_test.v(56): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474455356539 "|DEMO_A|rtc_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(57) " "Verilog HDL assignment warning at rtc_test.v(57): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474455356540 "|DEMO_A|rtc_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(59) " "Verilog HDL assignment warning at rtc_test.v(59): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474455356540 "|DEMO_A|rtc_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(60) " "Verilog HDL assignment warning at rtc_test.v(60): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474455356540 "|DEMO_A|rtc_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(62) " "Verilog HDL assignment warning at rtc_test.v(62): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474455356540 "|DEMO_A|rtc_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rtc_test.v(63) " "Verilog HDL assignment warning at rtc_test.v(63): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474455356540 "|DEMO_A|rtc_test:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv rtc_test:u1\|clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"rtc_test:u1\|clkdiv:u0\"" {  } { { "rtl/rtc/rtc_test.v" "u0" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx rtc_test:u1\|uarttx:u1 " "Elaborating entity \"uarttx\" for hierarchy \"rtc_test:u1\|uarttx:u1\"" {  } { { "rtl/rtc/rtc_test.v" "u1" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc_time rtc_test:u1\|rtc_time:U2 " "Elaborating entity \"rtc_time\" for hierarchy \"rtc_test:u1\|rtc_time:U2\"" {  } { { "rtl/rtc/rtc_test.v" "U2" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_module rtc_test:u1\|rtc_time:U2\|ds1302_module:U1 " "Elaborating entity \"ds1302_module\" for hierarchy \"rtc_test:u1\|rtc_time:U2\|ds1302_module:U1\"" {  } { { "rtl/rtc/rtc_time.v" "U1" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_time.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_control rtc_test:u1\|rtc_time:U2\|ds1302_module:U1\|cmd_control:U1 " "Elaborating entity \"cmd_control\" for hierarchy \"rtc_test:u1\|rtc_time:U2\|ds1302_module:U1\|cmd_control:U1\"" {  } { { "rtl/rtc/ds1302_module.v" "U1" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/ds1302_module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356612 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cmd_control.v(32) " "Verilog HDL Case Statement information at cmd_control.v(32): all case item expressions in this case statement are onehot" {  } { { "rtl/rtc/cmd_control.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/cmd_control.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1474455356635 "|DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com rtc_test:u1\|rtc_time:U2\|ds1302_module:U1\|i2c_com:U2 " "Elaborating entity \"i2c_com\" for hierarchy \"rtc_test:u1\|rtc_time:U2\|ds1302_module:U1\|i2c_com:U2\"" {  } { { "rtl/rtc/ds1302_module.v" "U2" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/ds1302_module.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_test led_test:u2 " "Elaborating entity \"led_test\" for hierarchy \"led_test:u2\"" {  } { { "rtl/DEMO_A.v" "u2" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_sdram_vga sd_sdram_vga:u3 " "Elaborating entity \"sd_sdram_vga\" for hierarchy \"sd_sdram_vga:u3\"" {  } { { "rtl/DEMO_A.v" "u3" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_TOP sd_sdram_vga:u3\|SD_TOP:u_SD_TOP " "Elaborating entity \"SD_TOP\" for hierarchy \"sd_sdram_vga:u3\|SD_TOP:u_SD_TOP\"" {  } { { "rtl/sd_sdram_vga.v" "u_SD_TOP" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_sdram_vga.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_initial sd_sdram_vga:u3\|SD_TOP:u_SD_TOP\|SD_initial:SD_initial_inst " "Elaborating entity \"SD_initial\" for hierarchy \"sd_sdram_vga:u3\|SD_TOP:u_SD_TOP\|SD_initial:SD_initial_inst\"" {  } { { "rtl/sd_ip/SD_TOP.v" "SD_initial_inst" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_ip/SD_TOP.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_read sd_sdram_vga:u3\|SD_TOP:u_SD_TOP\|SD_read:SD_read_inst " "Elaborating entity \"SD_read\" for hierarchy \"sd_sdram_vga:u3\|SD_TOP:u_SD_TOP\|SD_read:SD_read_inst\"" {  } { { "rtl/sd_ip/SD_TOP.v" "SD_read_inst" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_ip/SD_TOP.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMDY SD_read.v(84) " "Verilog HDL or VHDL warning at SD_read.v(84): object \"CMDY\" assigned a value but never read" {  } { { "rtl/sd_ip/SD_read.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_ip/SD_read.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1474455356797 "|DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_vga_top sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top " "Elaborating entity \"sdram_vga_top\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\"" {  } { { "rtl/sd_sdram_vga.v" "u_sdram_vga_top" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_sdram_vga.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top " "Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "rtl/sdram_vga_ip/sdram_vga_top.v" "u_sdram_2fifo_top" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_vga_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_top.v" "module_001" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356839 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(231) " "Verilog HDL Case Statement information at sdram_ctrl.v(231): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1474455356850 "|DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_top.v" "module_002" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_top.v" "module_003" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "ipcore_dir/wrfifo.v" "dcfifo_component" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/wrfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455356989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "ipcore_dir/wrfifo.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/wrfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1474455357041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1474455357041 ""}  } { { "ipcore_dir/wrfifo.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/wrfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1474455357041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mvo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mvo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mvo1 " "Found entity 1: dcfifo_mvo1" {  } { { "db/dcfifo_mvo1.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mvo1 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated " "Elaborating entity \"dcfifo_mvo1\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_mvo1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_mvo1.tdf" "rdptr_g1p" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_mvo1.tdf" "wrptr_g1p" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf51 " "Found entity 1: altsyncram_rf51" {  } { { "db/altsyncram_rf51.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/altsyncram_rf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf51 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|altsyncram_rf51:fifo_ram " "Elaborating entity \"altsyncram_rf51\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|altsyncram_rf51:fifo_ram\"" {  } { { "db/dcfifo_mvo1.tdf" "fifo_ram" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_mvo1.tdf" "rs_brp" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_mvo1.tdf" "rs_dgwp" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe12" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_mvo1.tdf" "ws_dgrp" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_ue9:dffpipe14 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_ue9:dffpipe14\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe14" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_mvo1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474455357572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474455357572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_mvo1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_mvo1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top " "Elaborating entity \"lcd_top\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\"" {  } { { "rtl/sdram_vga_ip/sdram_vga_top.v" "u_lcd_top" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_vga_top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "rtl/sdram_vga_ip/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_interface_demo smg_interface_demo:u4 " "Elaborating entity \"smg_interface_demo\" for hierarchy \"smg_interface_demo:u4\"" {  } { { "rtl/DEMO_A.v" "u4" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_control_module smg_interface_demo:u4\|demo_control_module:U1 " "Elaborating entity \"demo_control_module\" for hierarchy \"smg_interface_demo:u4\|demo_control_module:U1\"" {  } { { "rtl/smg/smg_interface_demo.v" "U1" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_interface_demo.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_interface smg_interface_demo:u4\|smg_interface:U2 " "Elaborating entity \"smg_interface\" for hierarchy \"smg_interface_demo:u4\|smg_interface:U2\"" {  } { { "rtl/smg/smg_interface_demo.v" "U2" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_interface_demo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_control_module smg_interface_demo:u4\|smg_interface:U2\|smg_control_module:U1 " "Elaborating entity \"smg_control_module\" for hierarchy \"smg_interface_demo:u4\|smg_interface:U2\|smg_control_module:U1\"" {  } { { "rtl/smg/smg_interface.v" "U1" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_interface.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_module smg_interface_demo:u4\|smg_interface:U2\|smg_encode_module:U2 " "Elaborating entity \"smg_encode_module\" for hierarchy \"smg_interface_demo:u4\|smg_interface:U2\|smg_encode_module:U2\"" {  } { { "rtl/smg/smg_interface.v" "U2" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_interface.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_scan_module smg_interface_demo:u4\|smg_interface:U2\|smg_scan_module:U3 " "Elaborating entity \"smg_scan_module\" for hierarchy \"smg_interface_demo:u4\|smg_interface:U2\|smg_scan_module:U3\"" {  } { { "rtl/smg/smg_interface.v" "U3" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_interface.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sos_generator_module sos_generator_module:u5 " "Elaborating entity \"sos_generator_module\" for hierarchy \"sos_generator_module:u5\"" {  } { { "rtl/DEMO_A.v" "u5" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_module sos_generator_module:u5\|control_module:U1 " "Elaborating entity \"control_module\" for hierarchy \"sos_generator_module:u5\|control_module:U1\"" {  } { { "rtl/buzzer/sos_generator_module.v" "U1" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/buzzer/sos_generator_module.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sos_module sos_generator_module:u5\|sos_module:U2 " "Elaborating entity \"sos_module\" for hierarchy \"sos_generator_module:u5\|sos_module:U2\"" {  } { { "rtl/buzzer/sos_generator_module.v" "U2" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/buzzer/sos_generator_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_test key_test:u6 " "Elaborating entity \"key_test\" for hierarchy \"key_test:u6\"" {  } { { "rtl/DEMO_A.v" "u6" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474455357828 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1474455361147 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v" 63 -1 0 } } { "rtl/smg/smg_encode_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_encode_module.v" 26 -1 0 } } { "rtl/smg/smg_scan_module.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/smg/smg_scan_module.v" 36 -1 0 } } { "rtl/sd_ip/SD_initial.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sd_ip/SD_initial.v" 29 -1 0 } } { "db/dcfifo_mvo1.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 63 2 0 } } { "db/dcfifo_mvo1.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/dcfifo_mvo1.tdf" 67 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/a_graycounter_577.tdf" 32 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/a_graycounter_1lc.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1474455361249 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1474455361250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[0\] GND " "Pin \"S_DQM\[0\]\" is stuck at GND" {  } { { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474455362168 "|DEMO_A|S_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[1\] GND " "Pin \"S_DQM\[1\]\" is stuck at GND" {  } { { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474455362168 "|DEMO_A|S_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[12\] GND " "Pin \"S_A\[12\]\" is stuck at GND" {  } { { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474455362168 "|DEMO_A|S_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMG_Data\[7\] VCC " "Pin \"SMG_Data\[7\]\" is stuck at VCC" {  } { { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474455362168 "|DEMO_A|SMG_Data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1474455362168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1474455362432 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1474455364699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1474455365100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1474455365100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1474455365353 "|DEMO_A|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1474455365353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2313 " "Implemented 2313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1474455365354 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1474455365354 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1474455365354 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2190 " "Implemented 2190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1474455365354 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1474455365354 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1474455365354 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1474455365354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474455365414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 18:56:05 2016 " "Processing ended: Wed Sep 21 18:56:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474455365414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474455365414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474455365414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474455365414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474455366347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474455366348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 18:56:06 2016 " "Processing started: Wed Sep 21 18:56:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474455366348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474455366348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DEMO_A -c DEMO_A " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DEMO_A -c DEMO_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474455366348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474455366458 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DEMO_A EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"DEMO_A\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1474455366497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474455366559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474455366560 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 13 10 0 0 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1901 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1474455366605 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1902 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1474455366605 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1903 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1474455366605 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1904 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1474455366605 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[4\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1905 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1474455366605 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1901 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1474455366605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1474455366874 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1474455367134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1474455367134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1474455367134 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1474455367134 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1474455367143 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1474455367145 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1474455367149 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvo1 " "Entity dcfifo_mvo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1474455368239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1474455368239 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1474455368239 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1474455368239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DEMO_A.sdc " "Synopsys Design Constraints File file not found: 'DEMO_A.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1474455368276 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1474455368277 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1474455368279 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1474455368305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1474455368306 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1474455368307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474455368449 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1901 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474455368449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474455368449 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1901 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474455368449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474455368449 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1901 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474455368449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474455368449 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1901 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474455368449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474455368449 ""}  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1901 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474455368449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtc_test:u1\|clkdiv:u0\|clkout  " "Automatically promoted node rtc_test:u1\|clkdiv:u0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtc_test:u1\|clkdiv:u0\|clkout~0 " "Destination node rtc_test:u1\|clkdiv:u0\|clkout~0" {  } { { "rtl/rtc/clkdiv.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/clkdiv.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtc_test:u1|clkdiv:u0|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2685 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1474455368450 ""}  } { { "rtl/rtc/clkdiv.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/clkdiv.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtc_test:u1|clkdiv:u0|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1846 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474455368450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|delay_done  " "Automatically promoted node system_ctrl:u_system_ctrl\|delay_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtc_test:u1\|uart_stat.001 " "Destination node rtc_test:u1\|uart_stat.001" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 36 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtc_test:u1|uart_stat.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1898 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\|hcnt\[9\]~29 " "Destination node sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\|hcnt\[9\]~29" {  } { { "rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" 63 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2358 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\|vcnt\[8\]~19 " "Destination node sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\|vcnt\[8\]~19" {  } { { "rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" 80 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2377 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\|vcnt\[8\]~20 " "Destination node sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\|vcnt\[8\]~20" {  } { { "rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v" 80 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2379 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtc_test:u1\|txdata\[0\]~10 " "Destination node rtc_test:u1\|txdata\[0\]~10" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 71 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtc_test:u1|txdata[0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2597 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_ctrl:u_system_ctrl\|delay_done~0 " "Destination node system_ctrl:u_system_ctrl\|delay_done~0" {  } { { "rtl/system_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/system_ctrl.v" 33 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|delay_done~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2718 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Destination node sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 41 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2925 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0 " "Destination node sd_sdram_vga:u3\|sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 2961 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtc_test:u1\|k\[7\]~11 " "Destination node rtc_test:u1\|k\[7\]~11" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 71 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtc_test:u1|k[7]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 3482 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtc_test:u1\|k\[7\]~12 " "Destination node rtc_test:u1\|k\[7\]~12" {  } { { "rtl/rtc/rtc_test.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/rtc/rtc_test.v" 71 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtc_test:u1|k[7]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 3486 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1474455368450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1474455368450 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1474455368450 ""}  } { { "rtl/system_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/system_ctrl.v" 33 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|delay_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 1932 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474455368450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1474455369063 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1474455369067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1474455369067 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1474455369071 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1474455369609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1474455369609 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1474455369613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1474455369613 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1474455369616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1474455370266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1474455370269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1474455370269 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1 clk\[2\] S_CLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"S_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore_dir/sdram_pll.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v" 119 0 0 } } { "rtl/system_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/system_ctrl.v" 57 0 0 } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 80 0 0 } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1474455370327 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1 clk\[3\] SD_clk~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll1:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"SD_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll1.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/db/sdram_pll_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore_dir/sdram_pll.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/ipcore_dir/sdram_pll.v" 119 0 0 } } { "rtl/system_ctrl.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/system_ctrl.v" 57 0 0 } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 80 0 0 } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 42 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1474455370328 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474455370361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1474455371195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474455371876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1474455371893 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1474455374568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474455374568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1474455375355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1474455377566 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1474455377566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474455379750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1474455379752 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1474455379752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1474455379868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1474455380191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1474455380247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1474455380710 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474455381373 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1474455381942 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL M2 " "Pin rx uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DS1302_SIO 3.3-V LVTTL M8 " "Pin DS1302_SIO uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DS1302_SIO } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS1302_SIO" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DS1302_SIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVTTL P14 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVTTL M12 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVTTL N14 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVTTL L12 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVTTL L13 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVTTL L14 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVTTL L11 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVTTL K12 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVTTL G16 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVTTL J11 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVTTL J16 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVTTL J15 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVTTL K16 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVTTL K15 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVTTL L16 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVTTL L15 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RSTn 3.3-V LVTTL N13 " "Pin RSTn uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RSTn } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RSTn" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RSTn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVTTL E1 " "Pin CLK_50M uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLK_50M } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_dataout 3.3-V LVTTL E15 " "Pin SD_dataout uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_dataout } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_dataout" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 45 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_in\[0\] 3.3-V LVTTL M15 " "Pin key_in\[0\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_in[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[0\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_in\[1\] 3.3-V LVTTL M16 " "Pin key_in\[1\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_in[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[1\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_in\[2\] 3.3-V LVTTL E16 " "Pin key_in\[2\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_in[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_in\[2\]" } } } } { "rtl/DEMO_A.v" "" { Text "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/rtl/DEMO_A.v" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1474455381967 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1474455381967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/output_files/DEMO_A.fit.smsg " "Generated suppressed messages file E:/Project/AX301/AX301_5/Verilog/DEMO_A/DEMO_A/output_files/DEMO_A.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1474455382212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474455383131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 18:56:23 2016 " "Processing ended: Wed Sep 21 18:56:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474455383131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474455383131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474455383131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474455383131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474455384139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474455384140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 18:56:23 2016 " "Processing started: Wed Sep 21 18:56:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474455384140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474455384140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DEMO_A -c DEMO_A " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DEMO_A -c DEMO_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474455384141 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1474455384845 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1474455384866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474455385206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 18:56:25 2016 " "Processing ended: Wed Sep 21 18:56:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474455385206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474455385206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474455385206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474455385206 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1474455385790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474455386263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474455386265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 18:56:25 2016 " "Processing started: Wed Sep 21 18:56:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474455386265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474455386265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DEMO_A -c DEMO_A " "Command: quartus_sta DEMO_A -c DEMO_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474455386265 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1474455386341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474455386563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474455386621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474455386621 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvo1 " "Entity dcfifo_mvo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1474455387037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1474455387037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1474455387037 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1474455387037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DEMO_A.sdc " "Synopsys Design Constraints File file not found: 'DEMO_A.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1474455387051 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1474455387051 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50M CLK_50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50M CLK_50M" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1474455387053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1474455387053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1474455387053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1474455387053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1474455387053 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1474455387053 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1474455387053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1474455387053 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rtc_test:u1\|clkdiv:u0\|clkout rtc_test:u1\|clkdiv:u0\|clkout " "create_clock -period 1.000 -name rtc_test:u1\|clkdiv:u0\|clkout rtc_test:u1\|clkdiv:u0\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1474455387055 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1474455387055 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1474455387158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1474455387162 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1474455387165 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1474455387180 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1474455387220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1474455387220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.224 " "Worst-case setup slack is -4.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.224       -66.202 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.224       -66.202 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.076      -163.391 rtc_test:u1\|clkdiv:u0\|clkout  " "   -4.076      -163.391 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089        -6.604 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.089        -6.604 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662       -32.585 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.662       -32.585 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.389         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.389         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455387225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.519 " "Worst-case hold slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519       -33.647 rtc_test:u1\|clkdiv:u0\|clkout  " "   -1.519       -33.647 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133        -0.133 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.133        -0.133 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.434         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.435         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455387238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.418 " "Worst-case recovery slack is -3.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.418      -730.513 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.418      -730.513 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.564      -105.221 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.564      -105.221 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701       -23.120 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.701       -23.120 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695      -397.228 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.695      -397.228 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455387246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.792 " "Worst-case removal slack is 1.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.792         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.792         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.880         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.880         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.979         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.979         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.432         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.432         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455387253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -86.246 rtc_test:u1\|clkdiv:u0\|clkout  " "   -1.487       -86.246 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.688         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.688         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.398         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.398         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.688         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858         0.000 CLK_50M  " "    9.858         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.691         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455387257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455387257 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1474455387634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1474455387662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1474455388223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1474455388487 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1474455388529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1474455388529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.834 " "Worst-case setup slack is -3.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.834       -60.160 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.834       -60.160 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.792      -148.202 rtc_test:u1\|clkdiv:u0\|clkout  " "   -3.792      -148.202 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951        -6.024 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.951        -6.024 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.492       -28.434 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.492       -28.434 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.571         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.571         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455388540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.303 " "Worst-case hold slack is -1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303       -25.665 rtc_test:u1\|clkdiv:u0\|clkout  " "   -1.303       -25.665 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261        -0.261 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.261        -0.261 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.383         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.385         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455388560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.102 " "Worst-case recovery slack is -3.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102      -640.591 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.102      -640.591 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306       -94.852 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.306       -94.852 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384       -15.224 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.384       -15.224 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.362      -306.514 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.362      -306.514 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455388573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.622 " "Worst-case removal slack is 1.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.622         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.622         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.690         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.690         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.785         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.207         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.207         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455388589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -86.246 rtc_test:u1\|clkdiv:u0\|clkout  " "   -1.487       -86.246 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.665         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.665         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.366         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.366         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.662         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.662         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855         0.000 CLK_50M  " "    9.855         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.668         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.668         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455388603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455388603 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1474455389112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1474455389413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1474455389423 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1474455389423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.210 " "Worst-case setup slack is -1.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210       -36.428 rtc_test:u1\|clkdiv:u0\|clkout  " "   -1.210       -36.428 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986       -13.997 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.986       -13.997 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529        -1.341 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.529        -1.341 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060        -0.060 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.060        -0.060 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.430         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.430         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455389440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.975 " "Worst-case hold slack is -0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975       -29.520 rtc_test:u1\|clkdiv:u0\|clkout  " "   -0.975       -29.520 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.064         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.164         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.178         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.179         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455389468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.117 " "Worst-case recovery slack is -1.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117      -221.059 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.117      -221.059 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937       -38.129 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.937       -38.129 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.035         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.073         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455389489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.845 " "Worst-case removal slack is 0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.845         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.882         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.058         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.065         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455389508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -58.000 rtc_test:u1\|clkdiv:u0\|clkout  " "   -1.000       -58.000 rtc_test:u1\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.428         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.428         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423         0.000 CLK_50M  " "    9.423         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.768         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474455389526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474455389526 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1474455390719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1474455390720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474455391024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 18:56:31 2016 " "Processing ended: Wed Sep 21 18:56:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474455391024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474455391024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474455391024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474455391024 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474455391825 ""}
