library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all; 
library ieee;
use ieee.numeric_std.all;


entity one_subtractor is 
	port(
		 lm_on   : in std_logic; 
		 inp_sub : in std_logic_vector(2 downto 0);
		 out_sub : out std_logic_vector(2 downto 0)
		 );
end entity;

architecture SUB1 of one_subtractor is
	signal temp: std_logic_vector(2 downto 0);
	begin
	process(inp_sub) 
		begin
			if lm_on = '1' then
				out_sub <= std_logic_vector(unsigned(inp_sub) - 1);
			else
				out_sub <= inp_sub;
			end if;
	end process;
end SUB1;