verilog xil_defaultlib --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/1ddd/hdl/verilog" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/sim/bd_ebcc.v" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/sim/bd_ebcc_one_0.v" \

sv xil_defaultlib --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/1ddd/hdl/verilog" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/sim/bd_ebcc_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/sim/bd_ebcc_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/sim/bd_ebcc_s00sic_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/sim/bd_ebcc_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/sim/bd_ebcc_sarn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/sim/bd_ebcc_srn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/sim/bd_ebcc_sawn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/sim/bd_ebcc_swn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/sim/bd_ebcc_sbn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/sim/bd_ebcc_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/sim/bd_ebcc_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/1ddd/hdl/verilog" --include "../../../../zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axi_smc_0/sim/design_2_axi_smc_0.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
