#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 20 20:47:03 2022
# Process ID: 9368
# Current directory: C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22024 C:\Users\tomas\Downloads\Tomas-Kaspar-main\Tomas-Kaspar-main\labs\project\UART\UART.xpr
# Log file: C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/vivado.log
# Journal file: C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property top UART_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top UART_Tx [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit uart_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd:90]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd:102]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd:122]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd:35]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/xsim.dir/UART_Tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/xsim.dir/UART_Tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 20 21:15:03 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 20 21:15:03 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 999.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 999.758 ; gain = 0.000
run 10000000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.379 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.379 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tomas\Downloads\Tomas-Kaspar-main\Tomas-Kaspar-main\labs\project\UART\UART.srcs\sources_1\new\UART_Tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tomas\Downloads\Tomas-Kaspar-main\Tomas-Kaspar-main\labs\project\UART\UART.srcs\sim_1\new\UART_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tomas\Downloads\Tomas-Kaspar-main\Tomas-Kaspar-main\labs\project\UART\UART.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tomas\Downloads\Tomas-Kaspar-main\Tomas-Kaspar-main\labs\project\UART\UART.srcs\sources_1\new\UART_Tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tomas\Downloads\Tomas-Kaspar-main\Tomas-Kaspar-main\labs\project\UART\UART.srcs\sim_1\new\UART_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tomas\Downloads\Tomas-Kaspar-main\Tomas-Kaspar-main\labs\project\UART\UART.srcs\sources_1\new\clock_enable.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.379 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {20ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
ERROR: [VRFC 10-2989] 'tx_active_0' is not declared [C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd:66]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd:35]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sources_1/new/UART_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23db1b8282a74e929046353c46b65ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_Tb_behav xil_defaultlib.UART_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=10417)\]
Compiling architecture behavioral of entity xil_defaultlib.UART_Tx [uart_tx_default]
Compiling architecture testbench of entity xil_defaultlib.uart_tb
Built simulation snapshot UART_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tomas/Downloads/Tomas-Kaspar-main/Tomas-Kaspar-main/labs/project/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tb} -tclbatch {UART_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 21:58:37 2022...
