{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452630852702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452630852702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 12:34:12 2016 " "Processing started: Tue Jan 12 12:34:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452630852702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452630852702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_schematic_top -c counter_schematic_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_schematic_top -c counter_schematic_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452630852703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1452630853089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_down_schematic.v 1 1 " "Found 1 design units, including 1 entities, in source file count_down_schematic.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_down_schematic " "Found entity 1: count_down_schematic" {  } { { "count_down_schematic.v" "" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/count_down_schematic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452630861878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452630861878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_counter_down_schematic_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file top_counter_down_schematic_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_counter_down_schematic_struct " "Found entity 1: top_counter_down_schematic_struct" {  } { { "top_counter_down_schematic_struct.v" "" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/top_counter_down_schematic_struct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452630861879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452630861879 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_down_schem_new.v(133) " "Verilog HDL information at count_down_schem_new.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "count_down_schem_new.v" "" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/count_down_schem_new.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1452630861881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_down_schem_new.v 2 2 " "Found 2 design units, including 2 entities, in source file count_down_schem_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_down_schem_new " "Found entity 1: count_down_schem_new" {  } { { "count_down_schem_new.v" "" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/count_down_schem_new.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452630861882 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop " "Found entity 2: DFlipFlop" {  } { { "count_down_schem_new.v" "" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/count_down_schem_new.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452630861882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452630861882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_counter_down_schematic_struct " "Elaborating entity \"top_counter_down_schematic_struct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452630861923 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..4\] top_counter_down_schematic_struct.v(4) " "Output port \"LED\[9..4\]\" at top_counter_down_schematic_struct.v(4) has no driver" {  } { { "top_counter_down_schematic_struct.v" "" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/top_counter_down_schematic_struct.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452630861924 "|top_counter_down_schematic_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:time_flip " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:time_flip\"" {  } { { "top_counter_down_schematic_struct.v" "time_flip" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/top_counter_down_schematic_struct.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452630861936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_down_schem_new count_down_schem_new:schematic_please " "Elaborating entity \"count_down_schem_new\" for hierarchy \"count_down_schem_new:schematic_please\"" {  } { { "top_counter_down_schematic_struct.v" "schematic_please" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/top_counter_down_schematic_struct.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452630861945 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLOCK schematic_please " "Port \"CLOCK\" does not exist in macrofunction \"schematic_please\"" {  } { { "top_counter_down_schematic_struct.v" "schematic_please" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/top_counter_down_schematic_struct.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452630861968 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RESET schematic_please " "Port \"RESET\" does not exist in macrofunction \"schematic_please\"" {  } { { "top_counter_down_schematic_struct.v" "schematic_please" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/top_counter_down_schematic_struct.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452630861968 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out schematic_please " "Port \"out\" does not exist in macrofunction \"schematic_please\"" {  } { { "top_counter_down_schematic_struct.v" "schematic_please" { Text "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/top_counter_down_schematic_struct.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452630861968 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1452630861979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/output_files/counter_schematic_top.map.smsg " "Generated suppressed messages file C:/Users/ruchik2/Documents/GitHub/EE_371/Project_1/04_counter_schematic/output_files/counter_schematic_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1452630861998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452630862050 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 12 12:34:22 2016 " "Processing ended: Tue Jan 12 12:34:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452630862050 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452630862050 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452630862050 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452630862050 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452630862637 ""}
