#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017cf92d8b30 .scope module, "tb_MIPS_Multi_Cycle" "tb_MIPS_Multi_Cycle" 2 18;
 .timescale -12 -12;
v0000017cf9322cb0_0 .var "clk", 0 0;
v0000017cf9322490_0 .var "cnt", 31 0;
v0000017cf93237f0_0 .var "rst_n", 0 0;
E_0000017cf92caec0 .event negedge, v0000017cf931cc80_0;
S_0000017cf9226c80 .scope module, "u_MIPS_Multi_Cycle" "MIPS_Multi_Cycle" 2 57, 3 17 0, S_0000017cf92d8b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_0000017cf9274960 .functor AND 1, v0000017cf931db80_0, L_0000017cf939bfb0, C4<1>, C4<1>;
L_0000017cf9273f50 .functor OR 1, L_0000017cf9274960, v0000017cf931caa0_0, C4<0>, C4<0>;
v0000017cf93219c0_0 .net "A", 31 0, v0000017cf93205c0_0;  1 drivers
v0000017cf9321b00_0 .net "ALUControl", 2 0, v0000017cf931d900_0;  1 drivers
v0000017cf9321c40_0 .net "ALUOp", 1 0, v0000017cf931d540_0;  1 drivers
v0000017cf9321380_0 .net "ALUOut", 31 0, v0000017cf92c10c0_0;  1 drivers
v0000017cf9321560_0 .net "ALUResult", 31 0, v0000017cf931c320_0;  1 drivers
v0000017cf9321740_0 .net "ALUSrcA", 0 0, v0000017cf931ca00_0;  1 drivers
v0000017cf9321ce0_0 .net "ALUSrcB", 1 0, v0000017cf931c5a0_0;  1 drivers
v0000017cf9321d80_0 .net "Adr", 31 0, L_0000017cf93239d0;  1 drivers
v0000017cf93200c0_0 .net "B", 31 0, v0000017cf9320c00_0;  1 drivers
v0000017cf9320160_0 .net "Branch", 0 0, v0000017cf931db80_0;  1 drivers
v0000017cf9322b70_0 .net "Data", 31 0, v0000017cf931dcc0_0;  1 drivers
v0000017cf93236b0_0 .net "IRWrite", 0 0, v0000017cf931d5e0_0;  1 drivers
v0000017cf9322990_0 .net "Instr", 31 0, v0000017cf931cfa0_0;  1 drivers
v0000017cf9322a30_0 .net "IorD", 0 0, v0000017cf931dc20_0;  1 drivers
v0000017cf93234d0_0 .net "MemWrite", 0 0, v0000017cf931c6e0_0;  1 drivers
v0000017cf9322710_0 .net "MemtoReg", 0 0, v0000017cf931cdc0_0;  1 drivers
v0000017cf9322fd0_0 .net "PC", 31 0, v0000017cf9320ca0_0;  1 drivers
v0000017cf9322d50_0 .net "PCEn", 0 0, L_0000017cf9273f50;  1 drivers
v0000017cf9322e90_0 .net "PCSrc", 1 0, v0000017cf931cd20_0;  1 drivers
v0000017cf9322530_0 .net "PCWrite", 0 0, v0000017cf931caa0_0;  1 drivers
v0000017cf93223f0_0 .net "RegDst", 0 0, v0000017cf931d360_0;  1 drivers
v0000017cf9322350_0 .net "RegWrite", 0 0, v0000017cf931ce60_0;  1 drivers
v0000017cf9323750_0 .net "SignImm", 31 0, L_0000017cf939c2d0;  1 drivers
v0000017cf9323d90_0 .net "WriteReg", 4 0, L_0000017cf9323570;  1 drivers
v0000017cf9322ad0_0 .net "WriteRegData", 31 0, L_0000017cf9323890;  1 drivers
v0000017cf9322170_0 .net "Zero", 0 0, L_0000017cf939bfb0;  1 drivers
v0000017cf9322c10_0 .net *"_ivl_0", 0 0, L_0000017cf9274960;  1 drivers
v0000017cf9323a70_0 .net *"_ivl_5", 4 0, L_0000017cf93225d0;  1 drivers
v0000017cf9323c50_0 .net *"_ivl_7", 4 0, L_0000017cf9323430;  1 drivers
v0000017cf9323cf0_0 .net "clk", 0 0, v0000017cf9322cb0_0;  1 drivers
v0000017cf9323070_0 .net "rst_n", 0 0, v0000017cf93237f0_0;  1 drivers
L_0000017cf93225d0 .part v0000017cf931cfa0_0, 11, 5;
L_0000017cf9323430 .part v0000017cf931cfa0_0, 16, 5;
L_0000017cf9323570 .functor MUXZ 5, L_0000017cf9323430, L_0000017cf93225d0, v0000017cf931d360_0, C4<>;
L_0000017cf9323890 .functor MUXZ 32, v0000017cf92c10c0_0, v0000017cf931dcc0_0, v0000017cf931cdc0_0, C4<>;
L_0000017cf9323390 .part v0000017cf931cfa0_0, 0, 26;
L_0000017cf9323bb0 .part v0000017cf931cfa0_0, 26, 6;
L_0000017cf93220d0 .part v0000017cf931cfa0_0, 21, 5;
L_0000017cf9322210 .part v0000017cf931cfa0_0, 16, 5;
L_0000017cf939a930 .part v0000017cf931cfa0_0, 0, 16;
L_0000017cf939ad90 .part v0000017cf931cfa0_0, 0, 6;
S_0000017cf9226e10 .scope module, "u_ALU" "ALU" 3 120, 4 17 0, S_0000017cf9226c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ALUSrcA";
    .port_info 2 /INPUT 2 "ALUSrcB";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "B";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 32 "SignImm";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "ALUResult";
    .port_info 10 /OUTPUT 1 "Zero";
v0000017cf92c17a0_0 .net "A", 31 0, v0000017cf93205c0_0;  alias, 1 drivers
v0000017cf92c1520_0 .net "ALUControl", 2 0, v0000017cf931d900_0;  alias, 1 drivers
v0000017cf92c10c0_0 .var "ALUOut", 31 0;
v0000017cf931c320_0 .var "ALUResult", 31 0;
v0000017cf931dae0_0 .net "ALUSrcA", 0 0, v0000017cf931ca00_0;  alias, 1 drivers
v0000017cf931c460_0 .net "ALUSrcB", 1 0, v0000017cf931c5a0_0;  alias, 1 drivers
v0000017cf931c280_0 .net "B", 31 0, v0000017cf9320c00_0;  alias, 1 drivers
v0000017cf931d9a0_0 .net "PC", 31 0, v0000017cf9320ca0_0;  alias, 1 drivers
v0000017cf931d400_0 .net "SignImm", 31 0, L_0000017cf939c2d0;  alias, 1 drivers
v0000017cf931c3c0_0 .var "SrcA", 31 0;
v0000017cf931d2c0_0 .var "SrcB", 31 0;
v0000017cf931dd60_0 .net "Zero", 0 0, L_0000017cf939bfb0;  alias, 1 drivers
L_0000017cf9342990 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017cf931c960_0 .net/2u *"_ivl_0", 31 0, L_0000017cf9342990;  1 drivers
v0000017cf931d7c0_0 .net *"_ivl_2", 0 0, L_0000017cf939c690;  1 drivers
L_0000017cf93429d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017cf931d4a0_0 .net/2u *"_ivl_4", 0 0, L_0000017cf93429d8;  1 drivers
L_0000017cf9342a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017cf931d0e0_0 .net/2u *"_ivl_6", 0 0, L_0000017cf9342a20;  1 drivers
v0000017cf931cc80_0 .net "clk", 0 0, v0000017cf9322cb0_0;  alias, 1 drivers
E_0000017cf92cb080 .event posedge, v0000017cf931cc80_0;
E_0000017cf92cb380 .event anyedge, v0000017cf92c1520_0, v0000017cf931c3c0_0, v0000017cf931d2c0_0;
E_0000017cf92cb440/0 .event anyedge, v0000017cf931dae0_0, v0000017cf92c17a0_0, v0000017cf931d9a0_0, v0000017cf931c460_0;
E_0000017cf92cb440/1 .event anyedge, v0000017cf931c280_0, v0000017cf931d400_0;
E_0000017cf92cb440 .event/or E_0000017cf92cb440/0, E_0000017cf92cb440/1;
L_0000017cf939c690 .cmp/ne 32, v0000017cf931c320_0, L_0000017cf9342990;
L_0000017cf939bfb0 .functor MUXZ 1, L_0000017cf9342a20, L_0000017cf93429d8, L_0000017cf939c690, C4<>;
S_0000017cf9276fa0 .scope module, "u_ALU_Control_Unit" "ALU_Control_Unit" 3 114, 5 17 0, S_0000017cf9226c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v0000017cf931d900_0 .var "ALUControl", 2 0;
v0000017cf931da40_0 .net "ALUOp", 1 0, v0000017cf931d540_0;  alias, 1 drivers
v0000017cf931c780_0 .net "Funct", 5 0, L_0000017cf939ad90;  1 drivers
E_0000017cf92cac80 .event anyedge, v0000017cf931da40_0, v0000017cf931c780_0;
S_0000017cf9277130 .scope module, "u_Control_Unit" "Control_Unit" 3 79, 6 17 0, S_0000017cf9226c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 6 "Opcode";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "IorD";
    .port_info 7 /OUTPUT 2 "PCSrc";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 1 "ALUSrcA";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "PCWrite";
    .port_info 13 /OUTPUT 1 "Branch";
    .port_info 14 /OUTPUT 1 "RegWrite";
P_0000017cf92bb2f0 .param/l "S0_Fetch" 0 6 41, C4<0000>;
P_0000017cf92bb328 .param/l "S10_ADDI_Writeback" 0 6 44, C4<1010>;
P_0000017cf92bb360 .param/l "S11_Jump" 0 6 44, C4<1011>;
P_0000017cf92bb398 .param/l "S1_Decode" 0 6 41, C4<0001>;
P_0000017cf92bb3d0 .param/l "S2_MemAdr" 0 6 41, C4<0010>;
P_0000017cf92bb408 .param/l "S3_MemRead" 0 6 42, C4<0011>;
P_0000017cf92bb440 .param/l "S4_MemWriteback" 0 6 42, C4<0100>;
P_0000017cf92bb478 .param/l "S5_MemWrite" 0 6 42, C4<0101>;
P_0000017cf92bb4b0 .param/l "S6_Execute" 0 6 43, C4<0110>;
P_0000017cf92bb4e8 .param/l "S7_ALU_Writeback" 0 6 43, C4<0111>;
P_0000017cf92bb520 .param/l "S8_Branch" 0 6 43, C4<1000>;
P_0000017cf92bb558 .param/l "S9_ADDI" 0 6 44, C4<1001>;
v0000017cf931d540_0 .var "ALUOp", 1 0;
v0000017cf931ca00_0 .var "ALUSrcA", 0 0;
v0000017cf931c5a0_0 .var "ALUSrcB", 1 0;
v0000017cf931db80_0 .var "Branch", 0 0;
v0000017cf931c640_0 .var "Current_State", 3 0;
v0000017cf931d5e0_0 .var "IRWrite", 0 0;
v0000017cf931dc20_0 .var "IorD", 0 0;
v0000017cf931c6e0_0 .var "MemWrite", 0 0;
v0000017cf931cdc0_0 .var "MemtoReg", 0 0;
v0000017cf931c820_0 .var "Next_State", 3 0;
v0000017cf931c8c0_0 .net "Opcode", 5 0, L_0000017cf9323bb0;  1 drivers
v0000017cf931cd20_0 .var "PCSrc", 1 0;
v0000017cf931caa0_0 .var "PCWrite", 0 0;
v0000017cf931d360_0 .var "RegDst", 0 0;
v0000017cf931ce60_0 .var "RegWrite", 0 0;
v0000017cf931c500_0 .net "clk", 0 0, v0000017cf9322cb0_0;  alias, 1 drivers
v0000017cf931d680_0 .net "rst_n", 0 0, v0000017cf93237f0_0;  alias, 1 drivers
E_0000017cf92cc0c0 .event anyedge, v0000017cf931c640_0, v0000017cf931c8c0_0;
E_0000017cf92cc5c0 .event anyedge, v0000017cf931c640_0;
S_0000017cf92bbaa0 .scope module, "u_Imm_Sign_Extend" "Imm_Sign_Extend" 3 108, 7 17 0, S_0000017cf9226c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "Immediate";
    .port_info 1 /OUTPUT 32 "SignImm";
v0000017cf931d860_0 .net "Immediate", 15 0, L_0000017cf939a930;  1 drivers
v0000017cf931c000_0 .net "SignImm", 31 0, L_0000017cf939c2d0;  alias, 1 drivers
v0000017cf931cb40_0 .net *"_ivl_1", 0 0, L_0000017cf93222b0;  1 drivers
v0000017cf931cf00_0 .net *"_ivl_2", 15 0, L_0000017cf939c370;  1 drivers
L_0000017cf93222b0 .part L_0000017cf939a930, 15, 1;
LS_0000017cf939c370_0_0 .concat [ 1 1 1 1], L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0;
LS_0000017cf939c370_0_4 .concat [ 1 1 1 1], L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0;
LS_0000017cf939c370_0_8 .concat [ 1 1 1 1], L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0;
LS_0000017cf939c370_0_12 .concat [ 1 1 1 1], L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0, L_0000017cf93222b0;
L_0000017cf939c370 .concat [ 4 4 4 4], LS_0000017cf939c370_0_0, LS_0000017cf939c370_0_4, LS_0000017cf939c370_0_8, LS_0000017cf939c370_0_12;
L_0000017cf939c2d0 .concat [ 16 16 0 0], L_0000017cf939a930, L_0000017cf939c370;
S_0000017cf92bbc30 .scope module, "u_Instr_Data_Memory" "Instr_Data_Memory" 3 69, 8 17 0, S_0000017cf9226c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "WD";
    .port_info 3 /INPUT 1 "IRWrite";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 32 "Data";
v0000017cf931de00_0 .net "A", 31 0, L_0000017cf93239d0;  alias, 1 drivers
v0000017cf931dcc0_0 .var "Data", 31 0;
v0000017cf931cbe0_0 .net "IRWrite", 0 0, v0000017cf931d5e0_0;  alias, 1 drivers
v0000017cf931cfa0_0 .var "Instr", 31 0;
v0000017cf931d040 .array "Instr_Data_Mem", 0 84, 7 0;
v0000017cf931d180_0 .net "MemWrite", 0 0, v0000017cf931c6e0_0;  alias, 1 drivers
v0000017cf931bf60_0 .net "RD", 31 0, L_0000017cf9323b10;  1 drivers
v0000017cf931d720_0 .net "WD", 31 0, v0000017cf9320c00_0;  alias, 1 drivers
v0000017cf931d220_0 .net *"_ivl_0", 7 0, L_0000017cf9322670;  1 drivers
v0000017cf931c0a0_0 .net *"_ivl_10", 7 0, L_0000017cf9322f30;  1 drivers
v0000017cf931c140_0 .net *"_ivl_12", 7 0, L_0000017cf9323610;  1 drivers
L_0000017cf9342870 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017cf931c1e0_0 .net/2u *"_ivl_14", 31 0, L_0000017cf9342870;  1 drivers
v0000017cf9321e20_0 .net *"_ivl_16", 31 0, L_0000017cf93227b0;  1 drivers
v0000017cf93203e0_0 .net *"_ivl_18", 7 0, L_0000017cf93232f0;  1 drivers
v0000017cf9320980_0 .net *"_ivl_2", 7 0, L_0000017cf9323e30;  1 drivers
v0000017cf93217e0_0 .net *"_ivl_20", 7 0, L_0000017cf9323110;  1 drivers
L_0000017cf93428b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000017cf93208e0_0 .net/2u *"_ivl_22", 31 0, L_0000017cf93428b8;  1 drivers
v0000017cf9320480_0 .net *"_ivl_24", 31 0, L_0000017cf9321f90;  1 drivers
v0000017cf9320fc0_0 .net *"_ivl_26", 7 0, L_0000017cf93231b0;  1 drivers
v0000017cf931ff80_0 .net *"_ivl_4", 7 0, L_0000017cf9323250;  1 drivers
L_0000017cf9342828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017cf9321ba0_0 .net/2u *"_ivl_6", 31 0, L_0000017cf9342828;  1 drivers
v0000017cf9320340_0 .net *"_ivl_8", 31 0, L_0000017cf9323930;  1 drivers
v0000017cf9320200_0 .net "clk", 0 0, v0000017cf9322cb0_0;  alias, 1 drivers
v0000017cf9321600_0 .var/i "fd", 31 0;
L_0000017cf9322670 .array/port v0000017cf931d040, L_0000017cf93239d0;
L_0000017cf9323e30 .concat [ 8 0 0 0], L_0000017cf9322670;
L_0000017cf9323250 .array/port v0000017cf931d040, L_0000017cf9323930;
L_0000017cf9323930 .arith/sum 32, L_0000017cf93239d0, L_0000017cf9342828;
L_0000017cf9322f30 .concat [ 8 0 0 0], L_0000017cf9323250;
L_0000017cf9323610 .array/port v0000017cf931d040, L_0000017cf93227b0;
L_0000017cf93227b0 .arith/sum 32, L_0000017cf93239d0, L_0000017cf9342870;
L_0000017cf93232f0 .concat [ 8 0 0 0], L_0000017cf9323610;
L_0000017cf9323110 .array/port v0000017cf931d040, L_0000017cf9321f90;
L_0000017cf9321f90 .arith/sum 32, L_0000017cf93239d0, L_0000017cf93428b8;
L_0000017cf93231b0 .concat [ 8 0 0 0], L_0000017cf9323110;
L_0000017cf9323b10 .concat [ 8 8 8 8], L_0000017cf93231b0, L_0000017cf93232f0, L_0000017cf9322f30, L_0000017cf9323e30;
S_0000017cf92725a0 .scope module, "u_PC_Counter" "PC_Counter" 3 56, 9 17 0, S_0000017cf9226c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCEn";
    .port_info 3 /INPUT 1 "IorD";
    .port_info 4 /INPUT 2 "PCSrc";
    .port_info 5 /INPUT 26 "Jump_low_26Bit";
    .port_info 6 /INPUT 32 "ALUOut";
    .port_info 7 /INPUT 32 "ALUResult";
    .port_info 8 /OUTPUT 32 "Adr";
    .port_info 9 /OUTPUT 32 "PC";
v0000017cf9320700_0 .net "ALUOut", 31 0, v0000017cf92c10c0_0;  alias, 1 drivers
v0000017cf93211a0_0 .net "ALUResult", 31 0, v0000017cf931c320_0;  alias, 1 drivers
v0000017cf93216a0_0 .net "Adr", 31 0, L_0000017cf93239d0;  alias, 1 drivers
v0000017cf93212e0_0 .net "IorD", 0 0, v0000017cf931dc20_0;  alias, 1 drivers
v0000017cf9320020_0 .net "Jump_low_26Bit", 25 0, L_0000017cf9323390;  1 drivers
v0000017cf9320ca0_0 .var "PC", 31 0;
v0000017cf9320ac0_0 .net "PCEn", 0 0, L_0000017cf9273f50;  alias, 1 drivers
v0000017cf93202a0_0 .net "PCSrc", 1 0, v0000017cf931cd20_0;  alias, 1 drivers
v0000017cf9320a20_0 .var "PC_Next", 31 0;
v0000017cf9320520_0 .net "clk", 0 0, v0000017cf9322cb0_0;  alias, 1 drivers
v0000017cf9320840_0 .net "rst_n", 0 0, v0000017cf93237f0_0;  alias, 1 drivers
E_0000017cf92cc900/0 .event anyedge, v0000017cf931cd20_0, v0000017cf931c320_0, v0000017cf92c10c0_0, v0000017cf931d9a0_0;
E_0000017cf92cc900/1 .event anyedge, v0000017cf9320020_0;
E_0000017cf92cc900 .event/or E_0000017cf92cc900/0, E_0000017cf92cc900/1;
L_0000017cf93239d0 .functor MUXZ 32, v0000017cf9320ca0_0, v0000017cf92c10c0_0, v0000017cf931dc20_0, C4<>;
S_0000017cf9272730 .scope module, "u_Reg_File" "Reg_File" 3 97, 10 17 0, S_0000017cf9226c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /INPUT 5 "A2";
    .port_info 3 /INPUT 5 "A3";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "A";
    .port_info 7 /OUTPUT 32 "B";
L_0000017cf9274260 .functor BUFZ 32, L_0000017cf9322850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017cf9273cb0 .functor BUFZ 32, L_0000017cf9322df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017cf93205c0_0 .var "A", 31 0;
v0000017cf93207a0_0 .net "A1", 4 0, L_0000017cf93220d0;  1 drivers
v0000017cf9320b60_0 .net "A2", 4 0, L_0000017cf9322210;  1 drivers
v0000017cf9321420_0 .net "A3", 4 0, L_0000017cf9323570;  alias, 1 drivers
v0000017cf9320c00_0 .var "B", 31 0;
v0000017cf9321920_0 .net "RD1", 31 0, L_0000017cf9274260;  1 drivers
v0000017cf9321880_0 .net "RD2", 31 0, L_0000017cf9273cb0;  1 drivers
v0000017cf9320660 .array "ROM", 0 31, 31 0;
v0000017cf9320d40_0 .net "RegWrite", 0 0, v0000017cf931ce60_0;  alias, 1 drivers
v0000017cf9320de0_0 .net "WD3", 31 0, L_0000017cf9323890;  alias, 1 drivers
v0000017cf9321a60_0 .net *"_ivl_0", 31 0, L_0000017cf9322850;  1 drivers
v0000017cf9320e80_0 .net *"_ivl_10", 6 0, L_0000017cf9322030;  1 drivers
L_0000017cf9342948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017cf93214c0_0 .net *"_ivl_13", 1 0, L_0000017cf9342948;  1 drivers
v0000017cf9321240_0 .net *"_ivl_2", 6 0, L_0000017cf93228f0;  1 drivers
L_0000017cf9342900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017cf9320f20_0 .net *"_ivl_5", 1 0, L_0000017cf9342900;  1 drivers
v0000017cf9321060_0 .net *"_ivl_8", 31 0, L_0000017cf9322df0;  1 drivers
v0000017cf9321100_0 .net "clk", 0 0, v0000017cf9322cb0_0;  alias, 1 drivers
L_0000017cf9322850 .array/port v0000017cf9320660, L_0000017cf93228f0;
L_0000017cf93228f0 .concat [ 5 2 0 0], L_0000017cf93220d0, L_0000017cf9342900;
L_0000017cf9322df0 .array/port v0000017cf9320660, L_0000017cf9322030;
L_0000017cf9322030 .concat [ 5 2 0 0], L_0000017cf9322210, L_0000017cf9342948;
    .scope S_0000017cf92725a0;
T_0 ;
    %wait E_0000017cf92cc900;
    %load/vec4 v0000017cf93202a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0000017cf93211a0_0;
    %store/vec4 v0000017cf9320a20_0, 0, 32;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0000017cf9320700_0;
    %store/vec4 v0000017cf9320a20_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000017cf9320ca0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000017cf9320020_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000017cf9320a20_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017cf92725a0;
T_1 ;
    %wait E_0000017cf92cb080;
    %load/vec4 v0000017cf9320840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017cf9320ca0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017cf9320ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017cf9320a20_0;
    %assign/vec4 v0000017cf9320ca0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017cf92bbc30;
T_2 ;
    %vpi_call 8 39 "$readmemh", "./memfile.dat", v0000017cf931d040, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001000111 {0 0 0};
    %vpi_func 8 40 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v0000017cf9321600_0, 0, 32;
    %delay 1400, 0;
    %vpi_call 8 42 "$fclose", v0000017cf9321600_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000017cf92bbc30;
T_3 ;
    %wait E_0000017cf92cb080;
    %load/vec4 v0000017cf931bf60_0;
    %assign/vec4 v0000017cf931dcc0_0, 0;
    %load/vec4 v0000017cf931cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000017cf931bf60_0;
    %assign/vec4 v0000017cf931cfa0_0, 0;
T_3.0 ;
    %load/vec4 v0000017cf931d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000017cf931d720_0;
    %split/vec4 8;
    %load/vec4 v0000017cf931de00_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf931d040, 0, 4;
    %split/vec4 8;
    %load/vec4 v0000017cf931de00_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf931d040, 0, 4;
    %split/vec4 8;
    %load/vec4 v0000017cf931de00_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf931d040, 0, 4;
    %ix/getv 3, v0000017cf931de00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf931d040, 0, 4;
    %vpi_call 8 55 "$fdisplay", v0000017cf9321600_0, "The Write Address A is %h", v0000017cf931de00_0 {0 0 0};
    %vpi_call 8 56 "$fdisplay", v0000017cf9321600_0, "DATA_MEM[A] is %h", v0000017cf931d720_0 {0 0 0};
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017cf9277130;
T_4 ;
    %wait E_0000017cf92cc5c0;
    %load/vec4 v0000017cf931c640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ca00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017cf931c5a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017cf931d540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017cf931cd20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ca00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017cf931c5a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017cf931d540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931ca00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017cf931c5a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017cf931d540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931ca00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017cf931c5a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017cf931d540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931d360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931ca00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017cf931c5a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017cf931d540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017cf931cd20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931ca00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017cf931c5a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017cf931d540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017cf931cd20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931c6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017cf931caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017cf931ce60_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017cf9277130;
T_5 ;
    %wait E_0000017cf92cc0c0;
    %load/vec4 v0000017cf931c640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.1 ;
    %load/vec4 v0000017cf931c8c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.19;
T_5.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.12;
T_5.2 ;
    %load/vec4 v0000017cf931c8c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %jmp T_5.23;
T_5.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.23;
T_5.21 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017cf931c820_0, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017cf9277130;
T_6 ;
    %wait E_0000017cf92cb080;
    %load/vec4 v0000017cf931d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017cf931c640_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017cf931c820_0;
    %assign/vec4 v0000017cf931c640_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017cf9272730;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
    %end;
    .thread T_7;
    .scope S_0000017cf9272730;
T_8 ;
    %wait E_0000017cf92cb080;
    %load/vec4 v0000017cf9321920_0;
    %assign/vec4 v0000017cf93205c0_0, 0;
    %load/vec4 v0000017cf9321880_0;
    %assign/vec4 v0000017cf9320c00_0, 0;
    %load/vec4 v0000017cf9320d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000017cf9320de0_0;
    %load/vec4 v0000017cf9321420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017cf9320660, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017cf9276fa0;
T_9 ;
    %wait E_0000017cf92cac80;
    %load/vec4 v0000017cf931da40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017cf931d900_0, 0, 3;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0000017cf931c780_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017cf931d900_0, 0, 3;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000017cf931d900_0, 0, 3;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017cf931d900_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017cf931d900_0, 0, 3;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000017cf931d900_0, 0, 3;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000017cf931d900_0, 0, 3;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000017cf9226e10;
T_10 ;
    %wait E_0000017cf92cb440;
    %load/vec4 v0000017cf931dae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0000017cf92c17a0_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0000017cf931d9a0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0000017cf931c3c0_0, 0, 32;
    %load/vec4 v0000017cf931c460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0000017cf931c280_0;
    %store/vec4 v0000017cf931d2c0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017cf931d2c0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0000017cf931d400_0;
    %store/vec4 v0000017cf931d2c0_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0000017cf931d400_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000017cf931d2c0_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000017cf9226e10;
T_11 ;
    %wait E_0000017cf92cb380;
    %load/vec4 v0000017cf92c1520_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0000017cf931c3c0_0;
    %load/vec4 v0000017cf931d2c0_0;
    %add;
    %store/vec4 v0000017cf931c320_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0000017cf931c3c0_0;
    %load/vec4 v0000017cf931d2c0_0;
    %sub;
    %store/vec4 v0000017cf931c320_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0000017cf931c3c0_0;
    %load/vec4 v0000017cf931d2c0_0;
    %and;
    %store/vec4 v0000017cf931c320_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0000017cf931c3c0_0;
    %load/vec4 v0000017cf931d2c0_0;
    %or;
    %store/vec4 v0000017cf931c320_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0000017cf931c3c0_0;
    %load/vec4 v0000017cf931d2c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.8, 8;
T_11.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.8, 8;
 ; End of false expr.
    %blend;
T_11.8;
    %store/vec4 v0000017cf931c320_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000017cf9226e10;
T_12 ;
    %wait E_0000017cf92cb080;
    %load/vec4 v0000017cf931c320_0;
    %assign/vec4 v0000017cf92c10c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017cf92d8b30;
T_13 ;
    %vpi_call 2 29 "$dumpfile", "MIPS_wave.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017cf92d8b30 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000017cf92d8b30;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cf9322cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cf93237f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017cf9322490_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017cf9322cb0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cf9322cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017cf93237f0_0, 0;
T_14.0 ;
    %delay 10, 0;
    %load/vec4 v0000017cf9322cb0_0;
    %inv;
    %assign/vec4 v0000017cf9322cb0_0, 0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0000017cf92d8b30;
T_15 ;
    %wait E_0000017cf92caec0;
    %load/vec4 v0000017cf9322490_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017cf9322490_0, 0;
    %load/vec4 v0000017cf9322490_0;
    %cmpi/u 72, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.0, 5;
    %vpi_call 2 53 "$stop" {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_MIPS_Multi_Cycle.v";
    ".//MIPS_Multi_Cycle.v";
    ".//ALU.v";
    ".//ALU_Control_Unit.v";
    ".//Control_Unit.v";
    ".//Imm_Sign_Extend.v";
    ".//Instr_Data_Memory.v";
    ".//PC_Counter.v";
    ".//Reg_File.v";
