###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:26 2015
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Recovery Check with Pin SDController/\state_reg[3] /CLK 
Endpoint:   SDController/\state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.642
= Slack Time                   97.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.805 |       |   1.468 |   98.944 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.524 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.971 | 
     | SDController/\state_reg[3] | R ^        | DFFSR | 0.661 | 0.148 |   2.642 |  100.118 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -97.476 | 
     | SDController/\state_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.476 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.642
= Slack Time                   97.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.805 |       |   1.468 |   98.945 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.525 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.971 | 
     | SDController/\state_reg[0] | R ^        | DFFSR | 0.661 | 0.147 |   2.642 |  100.118 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -97.476 | 
     | SDController/\state_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.476 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.641
= Slack Time                   97.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.805 |       |   1.468 |   98.945 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.525 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.971 | 
     | SDController/\state_reg[4] | R ^        | DFFSR | 0.661 | 0.147 |   2.641 |  100.118 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -97.477 | 
     | SDController/\state_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.477 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[2] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.640
= Slack Time                   97.478
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.946 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.526 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.973 | 
     | SDController/LoadFIFO/\count_out_reg[2] | R ^        | DFFSR | 0.662 | 0.146 |   2.640 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.478 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.478 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[1] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.637
= Slack Time                   97.480
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.949 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.529 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.975 | 
     | SDController/LoadFIFO/\count_out_reg[1] | R ^        | DFFSR | 0.662 | 0.143 |   2.637 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.480 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.480 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[0] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.637
= Slack Time                   97.480
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.949 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.529 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.975 | 
     | SDController/LoadFIFO/\count_out_reg[0] | R ^        | DFFSR | 0.662 | 0.143 |   2.637 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.480 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.480 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin SDController/LoadFIFO/rollover_flag_reg/CLK 
Endpoint:   SDController/LoadFIFO/rollover_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.635
= Slack Time                   97.482
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.951 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.531 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.977 | 
     | SDController/LoadFIFO/rollover_flag_reg | R ^        | DFFSR | 0.662 | 0.141 |   2.635 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.482 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.482 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[4] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.632
= Slack Time                   97.486
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.954 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.534 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.981 | 
     | SDController/LoadFIFO/\count_out_reg[4] | R ^        | DFFSR | 0.663 | 0.137 |   2.632 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.486 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.486 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[3] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.626
= Slack Time                   97.492
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.960 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.540 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.987 | 
     | SDController/LoadFIFO/\count_out_reg[3] | R ^        | DFFSR | 0.664 | 0.131 |   2.626 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.492 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.492 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[5] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.624
= Slack Time                   97.494
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.962 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.542 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.988 | 
     | SDController/LoadFIFO/\count_out_reg[5] | R ^        | DFFSR | 0.664 | 0.129 |   2.624 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.494 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.494 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[6] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.618
= Slack Time                   97.499
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.968 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.548 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.994 | 
     | SDController/LoadFIFO/\count_out_reg[6] | R ^        | DFFSR | 0.664 | 0.124 |   2.618 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.499 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.499 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[7] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[7] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.616
= Slack Time                   97.501
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   98.969 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.550 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |   99.996 | 
     | SDController/LoadFIFO/\count_out_reg[7] | R ^        | DFFSR | 0.664 | 0.122 |   2.616 |  100.118 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.501 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.501 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[15] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.602
= Slack Time                   97.516
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.805 |       |   1.468 |   98.984 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.564 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.011 | 
     | SDController/LoadFIFO/\count_out_reg[15] | R ^        | DFFSR | 0.661 | 0.108 |   2.602 |  100.118 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -97.516 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.516 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[13] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[13] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.118
+ Phase Shift                 100.000
= Required Time               100.118
- Arrival Time                  2.596
= Slack Time                   97.522
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.805 |       |   1.468 |   98.990 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.570 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.017 | 
     | SDController/LoadFIFO/\count_out_reg[13] | R ^        | DFFSR | 0.660 | 0.102 |   2.596 |  100.118 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -97.522 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.522 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.173
+ Phase Shift                 100.000
= Required Time                99.827
- Arrival Time                  2.304
= Slack Time                   97.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.523 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.746 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.527 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.954 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.151 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.650 | 
     | myFIFO/ReadCnt/U80               | A ^ -> Y v    | OAI22X1 | 0.355 | 0.176 |   2.303 |   99.826 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | D v           | DFFSR   | 0.355 | 0.000 |   2.304 |   99.827 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.523 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.523 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.173
+ Phase Shift                 100.000
= Required Time                99.827
- Arrival Time                  2.302
= Slack Time                   97.525
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.525 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.747 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.528 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.956 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.153 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.651 | 
     | myFIFO/ReadCnt/U74               | A ^ -> Y v    | OAI22X1 | 0.355 | 0.175 |   2.301 |   99.826 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | D v           | DFFSR   | 0.355 | 0.000 |   2.302 |   99.827 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.525 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.525 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[12] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[12] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.119
+ Phase Shift                 100.000
= Required Time               100.119
- Arrival Time                  2.593
= Slack Time                   97.526
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.805 |       |   1.468 |   98.994 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.574 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.020 | 
     | SDController/LoadFIFO/\count_out_reg[12] | R ^        | DFFSR | 0.659 | 0.099 |   2.593 |  100.119 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -97.526 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.526 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                 100.000
= Required Time                99.828
- Arrival Time                  2.296
= Slack Time                   97.532
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.532 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.536 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.963 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.160 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.659 | 
     | myFIFO/ReadCnt/U72               | A ^ -> Y v    | OAI22X1 | 0.350 | 0.169 |   2.296 |   99.828 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | D v           | DFFSR   | 0.350 | 0.000 |   2.296 |   99.828 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.532 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.532 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                 100.000
= Required Time                99.828
- Arrival Time                  2.296
= Slack Time                   97.532
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.532 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.536 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.964 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.160 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.659 | 
     | myFIFO/ReadCnt/U91               | A ^ -> Y v    | OAI22X1 | 0.351 | 0.168 |   2.295 |   99.827 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | D v           | DFFSR   | 0.351 | 0.000 |   2.296 |   99.828 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.532 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.532 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                 100.000
= Required Time                99.829
- Arrival Time                  2.297
= Slack Time                   97.532
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.532 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.536 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.964 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.161 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.659 | 
     | myFIFO/ReadCnt/U84               | A ^ -> Y v    | OAI22X1 | 0.348 | 0.169 |   2.296 |   99.828 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | D v           | DFFSR   | 0.348 | 0.000 |   2.297 |   99.829 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.532 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.532 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                 100.000
= Required Time                99.828
- Arrival Time                  2.296
= Slack Time                   97.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.533 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.537 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.964 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.161 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.660 | 
     | myFIFO/ReadCnt/U76               | A ^ -> Y v    | OAI22X1 | 0.350 | 0.168 |   2.295 |   99.828 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | D v           | DFFSR   | 0.350 | 0.000 |   2.296 |   99.828 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.533 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.533 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                 100.000
= Required Time                99.829
- Arrival Time                  2.296
= Slack Time                   97.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.534 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.757 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.538 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.965 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.162 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.661 | 
     | myFIFO/ReadCnt/U86               | A ^ -> Y v    | OAI22X1 | 0.347 | 0.169 |   2.295 |   99.829 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v           | DFFSR   | 0.347 | 0.000 |   2.296 |   99.829 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.534 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.534 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[14] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.120
+ Phase Shift                 100.000
= Required Time               100.120
- Arrival Time                  2.586
= Slack Time                   97.534
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.805 |       |   1.468 |   99.002 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.582 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.029 | 
     | SDController/LoadFIFO/\count_out_reg[14] | R ^        | DFFSR | 0.655 | 0.091 |   2.586 |  100.120 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -97.534 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.534 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[2] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.120
+ Phase Shift                 100.000
= Required Time               100.120
- Arrival Time                  2.585
= Slack Time                   97.534
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.805 |       |   1.468 |   99.002 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.583 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.029 | 
     | myTimer/smallCounter/\count_out_reg[2] | R ^        | DFFSR | 0.655 | 0.091 |   2.585 |  100.120 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                        | clk ^ |       | 0.000 |       |   0.000 |  -97.534 | 
     | myTimer/smallCounter/\count_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.534 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[11] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.120
+ Phase Shift                 100.000
= Required Time               100.120
- Arrival Time                  2.584
= Slack Time                   97.536
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.805 |       |   1.468 |   99.004 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.584 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.030 | 
     | SDController/LoadFIFO/\count_out_reg[11] | R ^        | DFFSR | 0.655 | 0.089 |   2.584 |  100.120 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -97.536 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.536 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[3] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.120
+ Phase Shift                 100.000
= Required Time               100.120
- Arrival Time                  2.581
= Slack Time                   97.539
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.805 |       |   1.468 |   99.007 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.587 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.033 | 
     | myTimer/smallCounter/\count_out_reg[3] | R ^        | DFFSR | 0.653 | 0.087 |   2.581 |  100.120 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                        | clk ^ |       | 0.000 |       |   0.000 |  -97.539 | 
     | myTimer/smallCounter/\count_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.539 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                 100.000
= Required Time                99.832
- Arrival Time                  2.289
= Slack Time                   97.543
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.543 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.766 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.547 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.974 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.171 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.670 | 
     | myFIFO/ReadCnt/U83               | A ^ -> Y v    | OAI22X1 | 0.340 | 0.162 |   2.288 |   99.831 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | D v           | DFFSR   | 0.340 | 0.000 |   2.289 |   99.832 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.543 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.543 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                 100.000
= Required Time                99.833
- Arrival Time                  2.285
= Slack Time                   97.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.548 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.770 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.551 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.979 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.176 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.674 | 
     | myFIFO/ReadCnt/U87               | A ^ -> Y v    | OAI22X1 | 0.337 | 0.158 |   2.285 |   99.833 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v           | DFFSR   | 0.337 | 0.000 |   2.285 |   99.833 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.548 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.548 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                          (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                 100.000
= Required Time                99.833
- Arrival Time                  2.283
= Slack Time                   97.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |               |         |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                   | tx_r_enable v |         | 0.120 |       |   0.000 |   97.550 | 
     | U22                               | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.772 | 
     | myFIFO/ReadCnt/U48                | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.554 | 
     | myFIFO/ReadCnt/U24                | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.981 | 
     | myFIFO/ReadCnt/U70                | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.178 | 
     | myFIFO/ReadCnt/U49                | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.677 | 
     | myFIFO/ReadCnt/U89                | A ^ -> Y v    | OAI22X1 | 0.338 | 0.156 |   2.283 |   99.832 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | D v           | DFFSR   | 0.338 | 0.000 |   2.283 |   99.833 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -97.550 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.550 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                 100.000
= Required Time                99.833
- Arrival Time                  2.278
= Slack Time                   97.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.555 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.115 | 0.223 |   0.223 |   97.778 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 0.946 | 0.781 |   1.004 |   98.559 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.303 | 0.427 |   1.431 |   98.986 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.169 | 0.197 |   1.628 |   99.183 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.666 | 0.499 |   2.127 |   99.682 | 
     | myFIFO/ReadCnt/U78               | A ^ -> Y v    | OAI22X1 | 0.336 | 0.151 |   2.278 |   99.833 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | D v           | DFFSR   | 0.336 | 0.000 |   2.278 |   99.833 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -97.555 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.555 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[8] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.123
+ Phase Shift                 100.000
= Required Time               100.123
- Arrival Time                  2.564
= Slack Time                   97.559
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.805 |       |   1.468 |   99.027 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.608 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.054 | 
     | SDController/LoadFIFO/\count_out_reg[8] | R ^        | DFFSR | 0.641 | 0.069 |   2.564 |  100.123 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -97.559 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.559 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[3] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.123
+ Phase Shift                 100.000
= Required Time               100.123
- Arrival Time                  2.563
= Slack Time                   97.559
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.805 |       |   1.468 |   99.028 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.608 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.054 | 
     | myTimer/bigCounter/\count_out_reg[3] | R ^        | DFFSR | 0.640 | 0.069 |   2.563 |  100.123 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Instance               |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |       |       |       |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                      | clk ^ |       | 0.000 |       |   0.000 |  -97.559 | 
     | myTimer/bigCounter/\count_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.559 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[10] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.123
+ Phase Shift                 100.000
= Required Time               100.123
- Arrival Time                  2.563
= Slack Time                   97.560
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.805 |       |   1.468 |   99.028 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.608 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.054 | 
     | SDController/LoadFIFO/\count_out_reg[10] | R ^        | DFFSR | 0.640 | 0.069 |   2.563 |  100.123 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -97.560 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.560 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[2] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.125
+ Phase Shift                 100.000
= Required Time               100.125
- Arrival Time                  2.551
= Slack Time                   97.574
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.805 |       |   1.468 |   99.042 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.622 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.069 | 
     | myTimer/bigCounter/\count_out_reg[2] | R ^        | DFFSR | 0.629 | 0.057 |   2.551 |  100.125 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Instance               |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |       |       |       |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                      | clk ^ |       | 0.000 |       |   0.000 |  -97.574 | 
     | myTimer/bigCounter/\count_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.574 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[1] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.127
+ Phase Shift                 100.000
= Required Time               100.127
- Arrival Time                  2.537
= Slack Time                   97.590
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.805 |       |   1.468 |   99.058 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.638 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.084 | 
     | myTimer/smallCounter/\count_out_reg[1] | R ^        | DFFSR | 0.622 | 0.043 |   2.537 |  100.127 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                        | clk ^ |       | 0.000 |       |   0.000 |  -97.590 | 
     | myTimer/smallCounter/\count_out_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.590 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[0] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.127
+ Phase Shift                 100.000
= Required Time               100.127
- Arrival Time                  2.537
= Slack Time                   97.590
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.805 |       |   1.468 |   99.058 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.638 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.084 | 
     | myTimer/smallCounter/\count_out_reg[0] | R ^        | DFFSR | 0.622 | 0.043 |   2.537 |  100.127 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                        | clk ^ |       | 0.000 |       |   0.000 |  -97.590 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.590 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin myTimer/smallCounter/rollover_flag_reg/CLK 
Endpoint:   myTimer/smallCounter/rollover_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                 100.000
= Required Time               100.128
- Arrival Time                  2.533
= Slack Time                   97.594
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.805 |       |   1.468 |   99.062 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.643 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.089 | 
     | myTimer/smallCounter/rollover_flag_reg | R ^        | DFFSR | 0.620 | 0.039 |   2.533 |  100.128 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                        | clk ^ |       | 0.000 |       |   0.000 |  -97.594 | 
     | myTimer/smallCounter/rollover_flag_reg | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.594 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[0] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  2.522
= Slack Time                   97.607
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.805 |       |   1.468 |   99.075 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.655 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.101 | 
     | myTimer/bigCounter/\count_out_reg[0] | R ^        | DFFSR | 0.613 | 0.028 |   2.522 |  100.129 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Instance               |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |       |       |       |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                      | clk ^ |       | 0.000 |       |   0.000 |  -97.607 | 
     | myTimer/bigCounter/\count_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.607 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin myFIFO/WriteCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[9] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                 100.000
= Required Time               100.130
- Arrival Time                  2.520
= Slack Time                   97.610
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^    |       | 0.805 |       |   1.468 |   99.078 | 
     | FE_OFC10_n_rst                    | A ^ -> Y v | INVX1 | 0.527 | 0.580 |   2.048 |   99.658 | 
     | FE_OFC11_n_rst                    | A v -> Y ^ | INVX8 | 0.582 | 0.446 |   2.495 |  100.104 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | R ^        | DFFSR | 0.611 | 0.025 |   2.520 |  100.130 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -97.610 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -97.610 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time                99.813
- Arrival Time                  1.615
= Slack Time                   98.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read v  |         | 0.120 |       |  -0.000 |   98.198 | 
     | SDController/U191          | A v -> Y ^ | NOR2X1  | 0.127 | 0.115 |   0.115 |   98.314 | 
     | SDController/U194          | A ^ -> Y v | NAND3X1 | 0.163 | 0.098 |   0.214 |   98.412 | 
     | SDController/U196          | A v -> Y ^ | NAND3X1 | 0.220 | 0.206 |   0.420 |   98.618 | 
     | SDController/U198          | A ^ -> Y v | OAI21X1 | 0.562 | 0.428 |   0.848 |   99.046 | 
     | SDController/U23           | A v -> Y ^ | INVX2   | 0.254 | 0.268 |   1.116 |   99.314 | 
     | SDController/U373          | A ^ -> Y ^ | OR2X1   | 0.135 | 0.240 |   1.356 |   99.555 | 
     | SDController/U374          | A ^ -> Y v | OAI21X1 | 0.215 | 0.118 |   1.474 |   99.673 | 
     | SDController/U375          | B v -> Y ^ | NAND2X1 | 0.156 | 0.140 |   1.614 |   99.812 | 
     | SDController/\state_reg[4] | D ^        | DFFSR   | 0.156 | 0.000 |   1.615 |   99.813 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -98.198 | 
     | SDController/\state_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.198 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.207
+ Phase Shift                 100.000
= Required Time                99.793
- Arrival Time                  1.520
= Slack Time                   98.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read ^  |         | 0.120 |       |   0.000 |   98.273 | 
     | SDController/U191          | A ^ -> Y v | NOR2X1  | 0.171 | 0.185 |   0.185 |   98.457 | 
     | SDController/U194          | A v -> Y ^ | NAND3X1 | 0.217 | 0.218 |   0.402 |   98.675 | 
     | SDController/U196          | A ^ -> Y v | NAND3X1 | 0.229 | 0.081 |   0.484 |   98.756 | 
     | SDController/U198          | A v -> Y ^ | OAI21X1 | 0.688 | 0.478 |   0.962 |   99.234 | 
     | SDController/U321          | C ^ -> Y v | OAI21X1 | 0.246 | 0.121 |   1.083 |   99.355 | 
     | SDController/U58           | A v -> Y ^ | INVX2   | 0.123 | 0.125 |   1.208 |   99.480 | 
     | SDController/U322          | B ^ -> Y v | NOR2X1  | 0.204 | 0.165 |   1.373 |   99.646 | 
     | SDController/U323          | C v -> Y ^ | AOI22X1 | 0.293 | 0.147 |   1.520 |   99.793 | 
     | SDController/\state_reg[0] | D ^        | DFFSR   | 0.293 | 0.000 |   1.520 |   99.793 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -98.273 | 
     | SDController/\state_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.273 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin SDController/\state_reg[1] /CLK 
Endpoint:   SDController/\state_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.184
+ Phase Shift                 100.000
= Required Time                99.816
- Arrival Time                  1.452
= Slack Time                   98.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read v  |         | 0.120 |       |   0.000 |   98.364 | 
     | SDController/U191          | A v -> Y ^ | NOR2X1  | 0.127 | 0.115 |   0.115 |   98.479 | 
     | SDController/U194          | A ^ -> Y v | NAND3X1 | 0.163 | 0.098 |   0.214 |   98.578 | 
     | SDController/U196          | A v -> Y ^ | NAND3X1 | 0.220 | 0.206 |   0.420 |   98.784 | 
     | SDController/U198          | A ^ -> Y v | OAI21X1 | 0.562 | 0.428 |   0.848 |   99.212 | 
     | SDController/U222          | B v -> Y ^ | NAND2X1 | 0.313 | 0.365 |   1.213 |   99.577 | 
     | SDController/U348          | B ^ -> Y v | OAI21X1 | 0.229 | 0.092 |   1.305 |   99.669 | 
     | SDController/U362          | B v -> Y ^ | NAND2X1 | 0.141 | 0.147 |   1.451 |   99.816 | 
     | SDController/\state_reg[1] | D ^        | DFFSR   | 0.141 | 0.000 |   1.452 |   99.816 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -98.364 | 
     | SDController/\state_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.364 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin SDController/\state_reg[2] /CLK 
Endpoint:   SDController/\state_reg[2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.182
+ Phase Shift                 100.000
= Required Time                99.818
- Arrival Time                  1.423
= Slack Time                   98.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read v  |         | 0.120 |       |   0.000 |   98.395 | 
     | SDController/U191          | A v -> Y ^ | NOR2X1  | 0.127 | 0.115 |   0.115 |   98.511 | 
     | SDController/U194          | A ^ -> Y v | NAND3X1 | 0.163 | 0.098 |   0.214 |   98.609 | 
     | SDController/U196          | A v -> Y ^ | NAND3X1 | 0.220 | 0.206 |   0.420 |   98.815 | 
     | SDController/U198          | A ^ -> Y v | OAI21X1 | 0.562 | 0.428 |   0.848 |   99.243 | 
     | SDController/U222          | B v -> Y ^ | NAND2X1 | 0.313 | 0.365 |   1.213 |   99.608 | 
     | SDController/U230          | B ^ -> Y v | OAI21X1 | 0.175 | 0.089 |   1.302 |   99.697 | 
     | SDController/U304          | B v -> Y ^ | NAND2X1 | 0.131 | 0.121 |   1.423 |   99.818 | 
     | SDController/\state_reg[2] | D ^        | DFFSR   | 0.131 | 0.000 |   1.423 |   99.818 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -98.395 | 
     | SDController/\state_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.395 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin eDetect/f_reg/CLK 
Endpoint:   eDetect/f_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: n_rst           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.046
+ Phase Shift                 100.000
= Required Time                99.954
- Arrival Time                  1.547
= Slack Time                   98.407
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |               |         |       |       |       |  Time   |   Time   | 
     |---------------+---------+-------+-------+-------+---------+----------| 
     |               | n_rst ^ |       | 0.805 |       |   1.468 |   99.876 | 
     | eDetect/f_reg | S ^     | DFFSR | 0.837 | 0.079 |   1.547 |   99.954 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Instance    |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     |               | clk ^ |       | 0.000 |       |   0.000 |  -98.407 | 
     | eDetect/f_reg | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.407 | 
     +--------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin eDetect/d_reg/CLK 
Endpoint:   eDetect/d_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: n_rst           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.046
+ Phase Shift                 100.000
= Required Time                99.954
- Arrival Time                  1.545
= Slack Time                   98.409
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |               |         |       |       |       |  Time   |   Time   | 
     |---------------+---------+-------+-------+-------+---------+----------| 
     |               | n_rst ^ |       | 0.805 |       |   1.468 |   99.877 | 
     | eDetect/d_reg | S ^     | DFFSR | 0.837 | 0.077 |   1.545 |   99.954 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Instance    |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     |               | clk ^ |       | 0.000 |       |   0.000 |  -98.409 | 
     | eDetect/d_reg | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.409 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[0] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[0] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.046
+ Phase Shift                 100.000
= Required Time                99.954
- Arrival Time                  1.545
= Slack Time                   98.409
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.805 |       |   1.468 |   99.878 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | S ^     | DFFSR | 0.837 | 0.076 |   1.545 |   99.954 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |       |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                             | clk ^ |       | 0.000 |       |   0.000 |  -98.409 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.409 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[1] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[1] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.046
+ Phase Shift                 100.000
= Required Time                99.954
- Arrival Time                  1.540
= Slack Time                   98.415
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.805 |       |   1.468 |   99.883 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | S ^     | DFFSR | 0.838 | 0.071 |   1.540 |   99.954 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |       |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                             | clk ^ |       | 0.000 |       |   0.000 |  -98.415 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.415 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[2] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[2] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.046
+ Phase Shift                 100.000
= Required Time                99.954
- Arrival Time                  1.536
= Slack Time                   98.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.805 |       |   1.468 |   99.886 | 
     | ShiftRegister/shift_in/\parallel_out_reg[2] | S ^     | DFFSR | 0.838 | 0.068 |   1.536 |   99.954 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |       |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                             | clk ^ |       | 0.000 |       |   0.000 |  -98.418 | 
     | ShiftRegister/shift_in/\parallel_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.418 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[3] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[3] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.046
+ Phase Shift                 100.000
= Required Time                99.954
- Arrival Time                  1.533
= Slack Time                   98.421
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.805 |       |   1.468 |   99.889 | 
     | ShiftRegister/shift_in/\parallel_out_reg[3] | S ^     | DFFSR | 0.838 | 0.065 |   1.533 |   99.954 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |       |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                             | clk ^ |       | 0.000 |       |   0.000 |  -98.421 | 
     | ShiftRegister/shift_in/\parallel_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.421 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[4] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[4] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.046
+ Phase Shift                 100.000
= Required Time                99.954
- Arrival Time                  1.530
= Slack Time                   98.424
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.468
     = Beginpoint Arrival Time            1.468
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.805 |       |   1.468 |   99.892 | 
     | ShiftRegister/shift_in/\parallel_out_reg[4] | S ^     | DFFSR | 0.837 | 0.062 |   1.530 |   99.954 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |       |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                             | clk ^ |       | 0.000 |       |   0.000 |  -98.424 | 
     | ShiftRegister/shift_in/\parallel_out_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -98.424 | 
     +--------------------------------------------------------------------------------------------------+ 

