

================================================================
== Vitis HLS Report for 'compute_rope'
================================================================
* Date:           Thu Apr 24 21:16:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_rope
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      672|      672|  6.720 us|  6.720 us|  672|  672|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_compute_rope_Pipeline_VITIS_LOOP_30_1_fu_78   |compute_rope_Pipeline_VITIS_LOOP_30_1  |      290|      290|  2.900 us|  2.900 us|  289|  289|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_rope_Pipeline_VITIS_LOOP_35_2_fu_88   |compute_rope_Pipeline_VITIS_LOOP_35_2  |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_rope_Pipeline_VITIS_LOOP_40_3_fu_98   |compute_rope_Pipeline_VITIS_LOOP_40_3  |       58|       58|  0.580 us|  0.580 us|   49|   49|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_rope_Pipeline_VITIS_LOOP_60_4_fu_109  |compute_rope_Pipeline_VITIS_LOOP_60_4  |      290|      290|  2.900 us|  2.900 us|  289|  289|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    32|    2725|    2364|    -|
|Memory           |        8|     -|      64|      24|    0|
|Multiplexer      |        -|     -|       0|     348|    -|
|Register         |        -|     -|      23|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    32|    2812|    2738|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_compute_rope_Pipeline_VITIS_LOOP_30_1_fu_78   |compute_rope_Pipeline_VITIS_LOOP_30_1  |        0|   0|    21|    92|    0|
    |grp_compute_rope_Pipeline_VITIS_LOOP_35_2_fu_88   |compute_rope_Pipeline_VITIS_LOOP_35_2  |        0|   0|    13|    84|    0|
    |grp_compute_rope_Pipeline_VITIS_LOOP_40_3_fu_98   |compute_rope_Pipeline_VITIS_LOOP_40_3  |        0|  32|  2679|  2096|    0|
    |grp_compute_rope_Pipeline_VITIS_LOOP_60_4_fu_109  |compute_rope_Pipeline_VITIS_LOOP_60_4  |        0|   0|    12|    92|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        0|  32|  2725|  2364|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |cos_local_U    |compute_rope_cos_local_RAM_AUTO_1R1W    |        0|  32|  12|    0|    24|   32|     1|          768|
    |sin_local_U    |compute_rope_cos_local_RAM_AUTO_1R1W    |        0|  32|  12|    0|    24|   32|     1|          768|
    |q_local_U      |compute_rope_q_local_RAM_AUTO_1R1W      |        2|   0|   0|    0|   288|   32|     1|         9216|
    |k_local_U      |compute_rope_q_local_RAM_AUTO_1R1W      |        2|   0|   0|    0|   288|   32|     1|         9216|
    |q_out_local_U  |compute_rope_q_out_local_RAM_AUTO_1R1W  |        2|   0|   0|    0|   288|   32|     1|         9216|
    |k_out_local_U  |compute_rope_q_out_local_RAM_AUTO_1R1W  |        2|   0|   0|    0|   288|   32|     1|         9216|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |        8|  64|  24|    0|  1200|  192|     6|        38400|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  54|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |cos_local_address0    |  14|          3|    5|         15|
    |cos_local_ce0         |  14|          3|    1|          3|
    |cos_local_we0         |   9|          2|    1|          2|
    |head_begin_blk_n      |   9|          2|    1|          2|
    |k_local_address0      |  14|          3|    9|         27|
    |k_local_ce0           |  14|          3|    1|          3|
    |k_local_ce1           |   9|          2|    1|          2|
    |k_local_we0           |   9|          2|    1|          2|
    |k_out_local_address0  |  14|          3|    9|         27|
    |k_out_local_ce0       |  14|          3|    1|          3|
    |k_out_local_ce1       |   9|          2|    1|          2|
    |k_out_local_we0       |   9|          2|    1|          2|
    |k_out_local_we1       |   9|          2|    1|          2|
    |q_local_address0      |  14|          3|    9|         27|
    |q_local_ce0           |  14|          3|    1|          3|
    |q_local_ce1           |   9|          2|    1|          2|
    |q_local_we0           |   9|          2|    1|          2|
    |q_out_local_address0  |  14|          3|    9|         27|
    |q_out_local_ce0       |  14|          3|    1|          3|
    |q_out_local_ce1       |   9|          2|    1|          2|
    |q_out_local_we0       |   9|          2|    1|          2|
    |q_out_local_we1       |   9|          2|    1|          2|
    |sin_local_address0    |  14|          3|    5|         15|
    |sin_local_ce0         |  14|          3|    1|          3|
    |sin_local_we0         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 348|         74|   67|        194|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  9|   0|    9|          0|
    |ap_done_reg                                                    |  1|   0|    1|          0|
    |grp_compute_rope_Pipeline_VITIS_LOOP_30_1_fu_78_ap_start_reg   |  1|   0|    1|          0|
    |grp_compute_rope_Pipeline_VITIS_LOOP_35_2_fu_88_ap_start_reg   |  1|   0|    1|          0|
    |grp_compute_rope_Pipeline_VITIS_LOOP_40_3_fu_98_ap_start_reg   |  1|   0|    1|          0|
    |grp_compute_rope_Pipeline_VITIS_LOOP_60_4_fu_109_ap_start_reg  |  1|   0|    1|          0|
    |trunc_ln40_reg_223                                             |  9|   0|    9|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          | 23|   0|   23|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|    compute_rope|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|    compute_rope|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|    compute_rope|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|    compute_rope|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|    compute_rope|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|    compute_rope|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|    compute_rope|  return value|
|head_begin_dout                |   in|   32|     ap_fifo|      head_begin|       pointer|
|head_begin_empty_n             |   in|    1|     ap_fifo|      head_begin|       pointer|
|head_begin_read                |  out|    1|     ap_fifo|      head_begin|       pointer|
|head_begin_num_data_valid      |   in|    3|     ap_fifo|      head_begin|       pointer|
|head_begin_fifo_cap            |   in|    3|     ap_fifo|      head_begin|       pointer|
|q_in_stream_dout               |   in|   32|     ap_fifo|     q_in_stream|       pointer|
|q_in_stream_empty_n            |   in|    1|     ap_fifo|     q_in_stream|       pointer|
|q_in_stream_read               |  out|    1|     ap_fifo|     q_in_stream|       pointer|
|q_in_stream_num_data_valid     |   in|    3|     ap_fifo|     q_in_stream|       pointer|
|q_in_stream_fifo_cap           |   in|    3|     ap_fifo|     q_in_stream|       pointer|
|k_in_stream_dout               |   in|   32|     ap_fifo|     k_in_stream|       pointer|
|k_in_stream_empty_n            |   in|    1|     ap_fifo|     k_in_stream|       pointer|
|k_in_stream_read               |  out|    1|     ap_fifo|     k_in_stream|       pointer|
|k_in_stream_num_data_valid     |   in|    3|     ap_fifo|     k_in_stream|       pointer|
|k_in_stream_fifo_cap           |   in|    3|     ap_fifo|     k_in_stream|       pointer|
|cos_vec_stream_dout            |   in|   32|     ap_fifo|  cos_vec_stream|       pointer|
|cos_vec_stream_empty_n         |   in|    1|     ap_fifo|  cos_vec_stream|       pointer|
|cos_vec_stream_read            |  out|    1|     ap_fifo|  cos_vec_stream|       pointer|
|cos_vec_stream_num_data_valid  |   in|    3|     ap_fifo|  cos_vec_stream|       pointer|
|cos_vec_stream_fifo_cap        |   in|    3|     ap_fifo|  cos_vec_stream|       pointer|
|sin_vec_stream_dout            |   in|   32|     ap_fifo|  sin_vec_stream|       pointer|
|sin_vec_stream_empty_n         |   in|    1|     ap_fifo|  sin_vec_stream|       pointer|
|sin_vec_stream_read            |  out|    1|     ap_fifo|  sin_vec_stream|       pointer|
|sin_vec_stream_num_data_valid  |   in|    3|     ap_fifo|  sin_vec_stream|       pointer|
|sin_vec_stream_fifo_cap        |   in|    3|     ap_fifo|  sin_vec_stream|       pointer|
|q_out_stream_din               |  out|   32|     ap_fifo|    q_out_stream|       pointer|
|q_out_stream_full_n            |   in|    1|     ap_fifo|    q_out_stream|       pointer|
|q_out_stream_write             |  out|    1|     ap_fifo|    q_out_stream|       pointer|
|q_out_stream_num_data_valid    |   in|   32|     ap_fifo|    q_out_stream|       pointer|
|q_out_stream_fifo_cap          |   in|   32|     ap_fifo|    q_out_stream|       pointer|
|k_out_stream_din               |  out|   32|     ap_fifo|    k_out_stream|       pointer|
|k_out_stream_full_n            |   in|    1|     ap_fifo|    k_out_stream|       pointer|
|k_out_stream_write             |  out|    1|     ap_fifo|    k_out_stream|       pointer|
|k_out_stream_num_data_valid    |   in|   32|     ap_fifo|    k_out_stream|       pointer|
|k_out_stream_fifo_cap          |   in|   32|     ap_fifo|    k_out_stream|       pointer|
+-------------------------------+-----+-----+------------+----------------+--------------+

