{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652336262688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652336262689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 15:17:42 2022 " "Processing started: Thu May 12 15:17:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652336262689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652336262689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_08_combine -c lab_08_combine " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_08_combine -c lab_08_combine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652336262689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652336263001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_combine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_combine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_combine-dataflow " "Found design unit 1: lab_08_combine-dataflow" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652336263319 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_combine " "Found entity 1: lab_08_combine" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652336263319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652336263319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_08_combine " "Elaborating entity \"lab_08_combine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652336263340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y lab_08_combine.vhd(23) " "Verilog HDL or VHDL warning at lab_08_combine.vhd(23): object \"y\" assigned a value but never read" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652336263342 "|lab_08_combine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data lab_08_combine.vhd(30) " "VHDL Process Statement warning at lab_08_combine.vhd(30): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652336263342 "|lab_08_combine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_sel lab_08_combine.vhd(41) " "VHDL Process Statement warning at lab_08_combine.vhd(41): signal \"out_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652336263342 "|lab_08_combine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data lab_08_combine.vhd(43) " "VHDL Process Statement warning at lab_08_combine.vhd(43): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652336263342 "|lab_08_combine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dp_out lab_08_combine.vhd(27) " "VHDL Process Statement warning at lab_08_combine.vhd(27): inferring latch(es) for signal or variable \"dp_out\", which holds its previous value in one or more paths through the process" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1652336263343 "|lab_08_combine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[0\] lab_08_combine.vhd(27) " "Inferred latch for \"dp_out\[0\]\" at lab_08_combine.vhd(27)" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652336263343 "|lab_08_combine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[1\] lab_08_combine.vhd(27) " "Inferred latch for \"dp_out\[1\]\" at lab_08_combine.vhd(27)" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652336263343 "|lab_08_combine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[2\] lab_08_combine.vhd(27) " "Inferred latch for \"dp_out\[2\]\" at lab_08_combine.vhd(27)" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652336263343 "|lab_08_combine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[3\] lab_08_combine.vhd(27) " "Inferred latch for \"dp_out\[3\]\" at lab_08_combine.vhd(27)" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652336263343 "|lab_08_combine"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "y " "Can't recognize finite state machine \"y\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1652336263344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dp_out\[0\]\$latch " "Latch dp_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[0\] " "Ports D and ENA on the latch are fed by the same signal data\[0\]" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652336263838 ""}  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652336263838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dp_out\[1\]\$latch " "Latch dp_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[1\] " "Ports D and ENA on the latch are fed by the same signal data\[1\]" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652336263839 ""}  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652336263839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dp_out\[2\]\$latch " "Latch dp_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[2\] " "Ports D and ENA on the latch are fed by the same signal data\[2\]" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652336263839 ""}  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652336263839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dp_out\[3\]\$latch " "Latch dp_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data\[3\] " "Ports D and ENA on the latch are fed by the same signal data\[3\]" {  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652336263839 ""}  } { { "lab_08_combine.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_combine.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652336263839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652336263953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652336264177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652336264177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652336264217 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652336264217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652336264217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652336264217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652336264237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 15:17:44 2022 " "Processing ended: Thu May 12 15:17:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652336264237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652336264237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652336264237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652336264237 ""}
