<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: repos_for_Dox/cFDK/SRA/LIB/ROLE/TMPL/Kale/Role.vhdl Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Role.vhdl</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">-- /*******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--  * Copyright 2016 -- 2021 IBM Corporation</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">--  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">--  * you may not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">--  * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">--  *     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--  * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">--  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">--  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">--  * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">--  * limitations under the License.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">-- *******************************************************************************/</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">-- *                             cloudFPGA</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">-- *----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">-- * Title : Role for the bring-up of the FMKU2595 when equipped with a XCKU060.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">-- * File    : Role.vhdl</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">-- * Created : Feb 2018</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-- * Authors : Francois Abel &lt;fab@zurich.ibm.com&gt;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">-- *           Beat Weiss &lt;wei@zurich.ibm.com&gt;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">-- *           Burkhard Ringlein &lt;ngl@zurich.ibm.com&gt;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-- * Devices : xcku060-ffva1156-2-i</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">-- * Tools   : Vivado v2016.4, 2017.4 (64-bit)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">-- * Depends : None</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">-- * Description : In cloudFPGA, the user application is referred to as a &#39;ROLE&#39;    </span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">-- *    and is integrated along with a &#39;SHELL&#39; that abstracts the HW components</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">-- *    of the FPGA module. </span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">-- *    The current module contains the boot Flash application of the FPGA card</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">-- *    that is specified here as a &#39;ROLE&#39;. Such a role is referred to as a</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">-- *    &quot;superuser&quot; role because it cannot be instantiated by a non-priviledged</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">-- *    cloudFPGA user. </span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">-- *    As the name of the entity indicates, this ROLE implements the following</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">-- *    interfaces with the SHELL:</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">-- *      - one UDP port interface (based on the AXI4-Stream interface), </span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">-- *      - one TCP port interface (based on the AXI4-Stream interface),</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">-- *      - two Memory Port interfaces (based on the MM2S and S2MM AXI4-Stream</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">-- *        interfaces described in PG022-AXI-DataMover).</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">-- * Parameters: None.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">--**  CONTEXT CLAUSE  **  FMKU60 ROLE(Flash)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a2354d70b59d6b7e13e57502233642bf4">   59</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a1aa8dbcdf416ed917d4bf66c45046995">   60</a></span>&#160;<span class="vhdlkeyword">use     </span>IEEE.std_logic_1164.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a90a8e897df3e019f576a2d3caa12f7ea">   61</a></span>&#160;<span class="vhdlkeyword">use     </span>IEEE.numeric_std.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classRole__Kale.html#af26ea8becacf34b2a1399b044ae1729c">   63</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">UNISIM</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac66bae911838fcdb86d54ad14ed2236a">   64</a></span>&#160;<span class="vhdlkeyword">use     </span>UNISIM.vcomponents.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">-- library XIL_DEFAULTLIB;</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">-- use     XIL_DEFAULTLIB.all;</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">--**  ENTITY  **  FMKU60 ROLE</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classRole__Kale.html">   74</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classRole__Kale.html">Role_Kale</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">    -- SHELL / Clock, Reset and Enable Interface</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">   80</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">   81</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">piSHL_156_25Rst</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">    -- SHELL / Nts / Udp Interface</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    -- Input UDP Data (AXI4S) ----------</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">   87</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">siSHL_Nts_Udp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">   88</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">siSHL_Nts_Udp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">   89</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">siSHL_Nts_Udp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">   90</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">siSHL_Nts_Udp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;  </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">   91</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">siSHL_Nts_Udp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    -- Output UDP Data (AXI4S) ---------</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">   93</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">soSHL_Nts_Udp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">   94</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">soSHL_Nts_Udp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">   95</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">soSHL_Nts_Udp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">   96</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">soSHL_Nts_Udp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">   97</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">soSHL_Nts_Udp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;       </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / TxP Data Flow Interfaces</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    -- FPGA Transmit Path (ROLE--&gt;SHELL) ---------</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    ---- Stream TCP Data ---------------</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">  104</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">soSHL_Nts_Tcp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">  105</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">soSHL_Nts_Tcp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">  106</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">soSHL_Nts_Tcp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">  107</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">soSHL_Nts_Tcp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">  108</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">soSHL_Nts_Tcp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">    ---- Stream TCP Metadata -----------</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a8ca3cca874ba509a76d9ef4fcada4441">  110</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a8ca3cca874ba509a76d9ef4fcada4441">soSHL_Nts_Tcp_Meta_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a81a631ba0936e726d5eed8ddd8e42994">  111</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a81a631ba0936e726d5eed8ddd8e42994">soSHL_Nts_Tcp_Meta_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a2b80ba14f9ca7b5c0a587176d06780bf">  112</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2b80ba14f9ca7b5c0a587176d06780bf">soSHL_Nts_Tcp_Meta_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">    ---- Stream TCP Data Status --------</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classRole__Kale.html#acf9baf447e7ef95748c2ea9bfe9cbad0">  114</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#acf9baf447e7ef95748c2ea9bfe9cbad0">siSHL_Nts_Tcp_DSts_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classRole__Kale.html#acb5c9523177eeb1a258c274e6cf581fe">  115</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#acb5c9523177eeb1a258c274e6cf581fe">siSHL_Nts_Tcp_DSts_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a17a98cc025788db6609f0f036f1c9037">  116</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a17a98cc025788db6609f0f036f1c9037">siSHL_Nts_Tcp_DSts_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / RxP Data Flow Interfaces</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    -- FPGA Receive Path (SHELL--&gt;ROLE) ----------</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    ---- Stream TCP Data ---------------</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">  123</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">siSHL_Nts_Tcp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">  124</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">siSHL_Nts_Tcp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">  125</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">siSHL_Nts_Tcp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">  126</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">siSHL_Nts_Tcp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">  127</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">siSHL_Nts_Tcp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    ---- Stream TCP Meta ---------------</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">  129</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">siSHL_Nts_Tcp_Meta_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9961b2f47be9c06ddd3be636f6db20fc">  130</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9961b2f47be9c06ddd3be636f6db20fc">siSHL_Nts_Tcp_Meta_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a7b9de2b8ab768c2f386f15fcb5e3494c">  131</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a7b9de2b8ab768c2f386f15fcb5e3494c">siSHL_Nts_Tcp_Meta_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">  132</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">siSHL_Nts_Tcp_Meta_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">  133</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">siSHL_Nts_Tcp_Meta_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    ---- Stream TCP Data Notification --</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">  135</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">siSHL_Nts_Tcp_Notif_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7+96</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">  136</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">siSHL_Nts_Tcp_Notif_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">  137</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">siSHL_Nts_Tcp_Notif_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">    ---- Stream TCP Data Request -------</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">  139</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">soSHL_Nts_Tcp_DReq_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">  140</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">soSHL_Nts_Tcp_DReq_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;       </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">  141</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">soSHL_Nts_Tcp_DReq_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / TxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    -- FPGA Transmit Path (ROLE--&gt;SHELL) ---------</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">    ---- Stream TCP Open Session Request</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">  148</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">soSHL_Nts_Tcp_OpnReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;  </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">  149</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">soSHL_Nts_Tcp_OpnReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">  150</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">soSHL_Nts_Tcp_OpnReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">    ---- Stream TCP Open Session Reply -  </span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">  152</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">siSHL_Nts_Tcp_OpnRep_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">  153</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">siSHL_Nts_Tcp_OpnRep_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">  154</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">siSHL_Nts_Tcp_OpnRep_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    ---- Stream TCP Close Request ------</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">  156</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">soSHL_Nts_Tcp_ClsReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;  </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">  157</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">soSHL_Nts_Tcp_ClsReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">  158</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">soSHL_Nts_Tcp_ClsReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / RxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">    -- FPGA Receive Path (SHELL--&gt;ROLE) ----------</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    ---- Stream TCP Listen Request -----</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">  165</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">soSHL_Nts_Tcp_LsnReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;  </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">  166</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">soSHL_Nts_Tcp_LsnReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">  167</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">soSHL_Nts_Tcp_LsnReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">    ---- Stream TCP Listen Acknnoledge -</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ab5f418d1c2c78ac7325490af72dfe1cc">  169</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab5f418d1c2c78ac7325490af72dfe1cc">siSHL_Nts_Tcp_LsnAck_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a3f9f9a982506fe2e8d42c2b258564e05">  170</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3f9f9a982506fe2e8d42c2b258564e05">siSHL_Nts_Tcp_LsnAck_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ad7d1980befdcdd3e98876ddcc919c711">  171</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad7d1980befdcdd3e98876ddcc919c711">siSHL_Nts_Tcp_LsnAck_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    -- SHELL / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">    ---- Memory Port #0 / S2MM-AXIS ----------------   </span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">    ------ Stream Read Command ---------</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">  178</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">soSHL_Mem_Mp0_RdCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">  179</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">soSHL_Mem_Mp0_RdCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">  180</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">soSHL_Mem_Mp0_RdCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    ------ Stream Read Status ----------</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">  182</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">siSHL_Mem_Mp0_RdSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">  183</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">siSHL_Mem_Mp0_RdSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">  184</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">siSHL_Mem_Mp0_RdSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">    ------ Stream Read Data ------------</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">  186</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">siSHL_Mem_Mp0_Read_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">  187</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">siSHL_Mem_Mp0_Read_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">  188</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">siSHL_Mem_Mp0_Read_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">  189</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">siSHL_Mem_Mp0_Read_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">  190</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">siSHL_Mem_Mp0_Read_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">    ------ Stream Write Command --------</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">  192</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">soSHL_Mem_Mp0_WrCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">  193</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">soSHL_Mem_Mp0_WrCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">  194</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">soSHL_Mem_Mp0_WrCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">    ------ Stream Write Status ---------</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">  196</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">siSHL_Mem_Mp0_WrSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">  197</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">siSHL_Mem_Mp0_WrSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">  198</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">siSHL_Mem_Mp0_WrSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    ------ Stream Write Data -----------</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">  200</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">soSHL_Mem_Mp0_Write_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">  201</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">soSHL_Mem_Mp0_Write_tkeep</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">  202</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">soSHL_Mem_Mp0_Write_tlast</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">  203</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">soSHL_Mem_Mp0_Write_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">  204</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">soSHL_Mem_Mp0_Write_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">    -- SHELL / Mem / Mp1 Interface</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">    ---- Memory Port #1 / S2MM-AXIS ------------------   </span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">    ------ Stream Read Command ---------</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classRole__Kale.html#afeacf8921b2bd2cf3d78b27a36489921">  211</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afeacf8921b2bd2cf3d78b27a36489921">soSHL_Mem_Mp1_RdCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aa3fc22fa85c91b84eea4525e4ad3d79c">  212</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa3fc22fa85c91b84eea4525e4ad3d79c">soSHL_Mem_Mp1_RdCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ae301410a0535046dc83feecbec1452da">  213</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae301410a0535046dc83feecbec1452da">soSHL_Mem_Mp1_RdCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">    ------ Stream Read Status ----------</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac2a954c2e0c4d3bf0d995b1e653d5872">  215</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac2a954c2e0c4d3bf0d995b1e653d5872">siSHL_Mem_Mp1_RdSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a692b78e33a8d8c75e78d9c085c98c28b">  216</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a692b78e33a8d8c75e78d9c085c98c28b">siSHL_Mem_Mp1_RdSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ae8aa596c8e59b4ea82f1354e70b3ac60">  217</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae8aa596c8e59b4ea82f1354e70b3ac60">siSHL_Mem_Mp1_RdSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">    ------ Stream Data Input Channel ---</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aea3fbfc062ff3a7162dbbe80fe001b36">  219</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aea3fbfc062ff3a7162dbbe80fe001b36">siSHL_Mem_Mp1_Read_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a7a68da08f01d1a09139d7a8445c97a59">  220</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a7a68da08f01d1a09139d7a8445c97a59">siSHL_Mem_Mp1_Read_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aeef59f120ad7772197dffb1eeaf8d7ac">  221</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aeef59f120ad7772197dffb1eeaf8d7ac">siSHL_Mem_Mp1_Read_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac2359170031d9c410e35cbf414afc612">  222</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac2359170031d9c410e35cbf414afc612">siSHL_Mem_Mp1_Read_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9fdc0aefb0b077ec977f27e4337a2022">  223</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9fdc0aefb0b077ec977f27e4337a2022">siSHL_Mem_Mp1_Read_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">    ------ Stream Write Command --------</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classRole__Kale.html#af334e1ff354657a77a8945601c1b4def">  225</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af334e1ff354657a77a8945601c1b4def">soSHL_Mem_Mp1_WrCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a1a43bba961794c0360b064dfdac7a8b6">  226</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1a43bba961794c0360b064dfdac7a8b6">soSHL_Mem_Mp1_WrCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a70c44cea2ab977344ec051b2858b3bd1">  227</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a70c44cea2ab977344ec051b2858b3bd1">soSHL_Mem_Mp1_WrCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">    ------ Stream Write Status ---------</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9c87952376f43129a6905cda4cce7b75">  229</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9c87952376f43129a6905cda4cce7b75">siSHL_Mem_Mp1_WrSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ae8d78de9893afdb42575e2c5cb523fb1">  230</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae8d78de9893afdb42575e2c5cb523fb1">siSHL_Mem_Mp1_WrSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a681083b80792cf2c9108663ad0ebc32a">  231</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a681083b80792cf2c9108663ad0ebc32a">siSHL_Mem_Mp1_WrSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">    ------ Stream Data Output Channel --</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a4e487b5908a52971b465c293965181d9">  233</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a4e487b5908a52971b465c293965181d9">soSHL_Mem_Mp1_Write_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9791dec25515cf1882d396d8c3e24ede">  234</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9791dec25515cf1882d396d8c3e24ede">soSHL_Mem_Mp1_Write_tkeep</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a23fd537ad91bfd7d61d42b19ca4b2776">  235</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a23fd537ad91bfd7d61d42b19ca4b2776">soSHL_Mem_Mp1_Write_tlast</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classRole__Kale.html#afd35162e5dbc0d9f983965529c835a5f">  236</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afd35162e5dbc0d9f983965529c835a5f">soSHL_Mem_Mp1_Write_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a13a4929760cf1d7c097007afb32996cf">  237</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a13a4929760cf1d7c097007afb32996cf">soSHL_Mem_Mp1_Write_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">    -- SHELL / Mmio / AppFlash Interface</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">    ---- [PHY_RESET] -------------------</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">  243</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">piSHL_Mmio_Ly7Rst</a></span>                   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">    ---- [PHY_ENABLE] ------------------</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">  245</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a></span>                    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">    ---- [DIAG_CTRL_1] -----------------</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">  247</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">piSHL_Mmio_Mc1_MemTestCtrl</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">    ---- [DIAG_STAT_1] -----------------</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">  249</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">poSHL_Mmio_Mc1_MemTestStat</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">    ---- [DIAG_CTRL_2] -----------------</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classRole__Kale.html#abf513f01f44344d8c5458017752b2782">  251</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#abf513f01f44344d8c5458017752b2782">piSHL_Mmio_UdpEchoCtrl</a></span>              <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a1d7c0a8bd691fb05fbf988d43974f9a1">  252</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1d7c0a8bd691fb05fbf988d43974f9a1">piSHL_Mmio_UdpPostDgmEn</a></span>             <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a56ede198624fb145a06064a6031ca4b8">  253</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a56ede198624fb145a06064a6031ca4b8">piSHL_Mmio_UdpCaptDgmEn</a></span>             <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac6fee104b064385c7285213a6afa5d61">  254</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac6fee104b064385c7285213a6afa5d61">piSHL_Mmio_TcpEchoCtrl</a></span>              <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aa37e385850a459fea62c68223275744c">  255</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa37e385850a459fea62c68223275744c">piSHL_Mmio_TcpPostSegEn</a></span>             <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a254bee5f6b844e19267fd0196d3c9800">  256</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a254bee5f6b844e19267fd0196d3c9800">piSHL_Mmio_TcpCaptSegEn</a></span>             <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">    ---- [APP_RDROL] -------------------</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">  258</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">poSHL_Mmio_RdReg</a></span>                    <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">    --- [APP_WRROL] --------------------</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aee04c425ce053b0ef65235724b8249a5">  260</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aee04c425ce053b0ef65235724b8249a5">piSHL_Mmio_WrReg</a></span>                    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">    -- TOP : Secondary Clock (Asynchronous)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ae9d7714dbed59d89385aeba4847bbfea">  265</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae9d7714dbed59d89385aeba4847bbfea">piTOP_250_00Clk</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;<span class="comment">  -- Freerunning</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9b4aae35feefc0f12c4993bf6d1090b5">poVoid</a></span>                              <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9b4aae35feefc0f12c4993bf6d1090b5">  269</a></span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classRole__Kale.html">Role_Kale</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="ttc" id="aclassRole__Kale_html"><div class="ttname"><a href="classRole__Kale.html">Role_Kale</a></div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00074">Role.vhdl:74</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a00327f126bde022d61f7a8f67f78cdab"><div class="ttname"><a href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">Role_Kale.soSHL_Mem_Mp0_RdCmd_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp0_RdCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00179">Role.vhdl:179</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a04a200fd84c8fa140b737aac44ec290d"><div class="ttname"><a href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">Role_Kale.siSHL_Nts_Tcp_Data_tkeep</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00124">Role.vhdl:124</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a05d3a91ed7340cdce295709bc3efb935"><div class="ttname"><a href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">Role_Kale.siSHL_Nts_Tcp_Notif_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Notif_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00136">Role.vhdl:136</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a0be8f7b63eba1eceaf3cd7ff8d05e281"><div class="ttname"><a href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">Role_Kale.siSHL_Mem_Mp0_Read_tlast</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00188">Role.vhdl:188</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a0d0416f6d09e8b78a2dea0af67fd2798"><div class="ttname"><a href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">Role_Kale.soSHL_Nts_Tcp_Data_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00107">Role.vhdl:107</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1277f23d8c86c5b318cf79adc5d12684"><div class="ttname"><a href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">Role_Kale.siSHL_Nts_Tcp_OpnRep_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_OpnRep_tdatastd_ulogic_vector(23 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00152">Role.vhdl:152</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a13a4929760cf1d7c097007afb32996cf"><div class="ttname"><a href="classRole__Kale.html#a13a4929760cf1d7c097007afb32996cf">Role_Kale.soSHL_Mem_Mp1_Write_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp1_Write_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00237">Role.vhdl:237</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a144743eead9e13c06a1c6633f1cfa229"><div class="ttname"><a href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">Role_Kale.siSHL_Mem_Mp0_WrSts_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp0_WrSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00197">Role.vhdl:197</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1518305eb7785cbbb40ed785a616eda2"><div class="ttname"><a href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">Role_Kale.poSHL_Mmio_RdReg</a></div><div class="ttdeci">out poSHL_Mmio_RdRegstd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00258">Role.vhdl:258</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a177c7195d2318cc1728a64c9a671f5ca"><div class="ttname"><a href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">Role_Kale.piSHL_156_25Rst</a></div><div class="ttdeci">in piSHL_156_25Rststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00081">Role.vhdl:81</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a17a98cc025788db6609f0f036f1c9037"><div class="ttname"><a href="classRole__Kale.html#a17a98cc025788db6609f0f036f1c9037">Role_Kale.siSHL_Nts_Tcp_DSts_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_DSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00116">Role.vhdl:116</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a197ed183a45c5e813181f308be5f0310"><div class="ttname"><a href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">Role_Kale.siSHL_Nts_Udp_Data_tlast</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00089">Role.vhdl:89</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a19d50ab0401deb837ba125bf9e5aa3e9"><div class="ttname"><a href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">Role_Kale.siSHL_Mem_Mp0_Read_tkeep</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00187">Role.vhdl:187</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1a43bba961794c0360b064dfdac7a8b6"><div class="ttname"><a href="classRole__Kale.html#a1a43bba961794c0360b064dfdac7a8b6">Role_Kale.soSHL_Mem_Mp1_WrCmd_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp1_WrCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00226">Role.vhdl:226</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1d7c0a8bd691fb05fbf988d43974f9a1"><div class="ttname"><a href="classRole__Kale.html#a1d7c0a8bd691fb05fbf988d43974f9a1">Role_Kale.piSHL_Mmio_UdpPostDgmEn</a></div><div class="ttdeci">in piSHL_Mmio_UdpPostDgmEnstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00252">Role.vhdl:252</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1e240f23f3ae8eb3e383bb29147357d0"><div class="ttname"><a href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">Role_Kale.soSHL_Nts_Tcp_DReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_DReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00140">Role.vhdl:140</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a219fe9ac6d668d2506b6f78e5cb9358f"><div class="ttname"><a href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">Role_Kale.soSHL_Nts_Tcp_OpnReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_OpnReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00150">Role.vhdl:150</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a23fd537ad91bfd7d61d42b19ca4b2776"><div class="ttname"><a href="classRole__Kale.html#a23fd537ad91bfd7d61d42b19ca4b2776">Role_Kale.soSHL_Mem_Mp1_Write_tlast</a></div><div class="ttdeci">out soSHL_Mem_Mp1_Write_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00235">Role.vhdl:235</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a253e1e591dec1ab00ff7a8e3f4f88c4e"><div class="ttname"><a href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">Role_Kale.siSHL_Mem_Mp0_RdSts_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp0_RdSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00183">Role.vhdl:183</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a254bee5f6b844e19267fd0196d3c9800"><div class="ttname"><a href="classRole__Kale.html#a254bee5f6b844e19267fd0196d3c9800">Role_Kale.piSHL_Mmio_TcpCaptSegEn</a></div><div class="ttdeci">in piSHL_Mmio_TcpCaptSegEnstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00256">Role.vhdl:256</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2a8ae5bc56ebf5cd82cfecebbc5c45ff"><div class="ttname"><a href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">Role_Kale.soSHL_Mem_Mp0_WrCmd_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp0_WrCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00193">Role.vhdl:193</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2b1bbc4f170f85d998a5d5c76568cb87"><div class="ttname"><a href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">Role_Kale.piSHL_Mmio_Ly7En</a></div><div class="ttdeci">in piSHL_Mmio_Ly7Enstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00245">Role.vhdl:245</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2b80ba14f9ca7b5c0a587176d06780bf"><div class="ttname"><a href="classRole__Kale.html#a2b80ba14f9ca7b5c0a587176d06780bf">Role_Kale.soSHL_Nts_Tcp_Meta_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_Meta_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00112">Role.vhdl:112</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2df486050a4376b6829566b6b46a23c7"><div class="ttname"><a href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">Role_Kale.soSHL_Nts_Tcp_Data_tlast</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00106">Role.vhdl:106</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3350658933caf74c89bef907cdf2c0ee"><div class="ttname"><a href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">Role_Kale.siSHL_Mem_Mp0_Read_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp0_Read_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00190">Role.vhdl:190</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a341e0e90854b7fc9d5418a716b7bdf75"><div class="ttname"><a href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">Role_Kale.soSHL_Nts_Tcp_ClsReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_ClsReq_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00156">Role.vhdl:156</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a37c4443e4b69969410eb4de866ec5bea"><div class="ttname"><a href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">Role_Kale.siSHL_Nts_Udp_Data_tready</a></div><div class="ttdeci">out siSHL_Nts_Udp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00091">Role.vhdl:91</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3aafbc590e01a1a91204bd00ff88a0f9"><div class="ttname"><a href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">Role_Kale.siSHL_Mem_Mp0_WrSts_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp0_WrSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00196">Role.vhdl:196</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3cdd5eca7a4c77c5c0bf7cfc22657c2c"><div class="ttname"><a href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">Role_Kale.soSHL_Nts_Tcp_DReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_DReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00141">Role.vhdl:141</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3f9f9a982506fe2e8d42c2b258564e05"><div class="ttname"><a href="classRole__Kale.html#a3f9f9a982506fe2e8d42c2b258564e05">Role_Kale.siSHL_Nts_Tcp_LsnAck_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_LsnAck_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00170">Role.vhdl:170</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a415c5d8a4c1cb083c2f5d3166cfd5937"><div class="ttname"><a href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">Role_Kale.piSHL_156_25Clk</a></div><div class="ttdeci">in piSHL_156_25Clkstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00080">Role.vhdl:80</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a42427a300b480f95ac78654400a556cf"><div class="ttname"><a href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">Role_Kale.soSHL_Nts_Tcp_LsnReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_LsnReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00166">Role.vhdl:166</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a42a03fbbf17745dec6667b431a3572a5"><div class="ttname"><a href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">Role_Kale.siSHL_Nts_Tcp_Meta_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_Meta_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00133">Role.vhdl:133</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a4e487b5908a52971b465c293965181d9"><div class="ttname"><a href="classRole__Kale.html#a4e487b5908a52971b465c293965181d9">Role_Kale.soSHL_Mem_Mp1_Write_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp1_Write_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00233">Role.vhdl:233</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a4ec00ed012a3c0cb0ea3ec4dc3463c51"><div class="ttname"><a href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">Role_Kale.soSHL_Nts_Udp_Data_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00096">Role.vhdl:96</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a51d6445f03638f51ff0d9a66ec275d78"><div class="ttname"><a href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">Role_Kale.siSHL_Nts_Tcp_Data_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00127">Role.vhdl:127</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5265414d8be0e292828176cb6ffcbd9d"><div class="ttname"><a href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">Role_Kale.siSHL_Nts_Udp_Data_tdata</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00087">Role.vhdl:87</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a52b122f882610a309d858b837d5a2228"><div class="ttname"><a href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">Role_Kale.poSHL_Mmio_Mc1_MemTestStat</a></div><div class="ttdeci">out poSHL_Mmio_Mc1_MemTestStatstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00249">Role.vhdl:249</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a55e8b05bf1ef2c377c0a36262d84044c"><div class="ttname"><a href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">Role_Kale.soSHL_Nts_Tcp_Data_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00108">Role.vhdl:108</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a56ede198624fb145a06064a6031ca4b8"><div class="ttname"><a href="classRole__Kale.html#a56ede198624fb145a06064a6031ca4b8">Role_Kale.piSHL_Mmio_UdpCaptDgmEn</a></div><div class="ttdeci">in piSHL_Mmio_UdpCaptDgmEnstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00253">Role.vhdl:253</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a57084017ce2d4f553a9e861ef6b8f933"><div class="ttname"><a href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">Role_Kale.soSHL_Mem_Mp0_Write_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp0_Write_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00204">Role.vhdl:204</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5e9e749c78b650934344d02160c9355e"><div class="ttname"><a href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">Role_Kale.siSHL_Nts_Tcp_Notif_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_Notif_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00137">Role.vhdl:137</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5ef409e15fe6d8359f0db42f4e78823c"><div class="ttname"><a href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">Role_Kale.siSHL_Nts_Tcp_OpnRep_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_OpnRep_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00153">Role.vhdl:153</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5f4c247f95ffa38bec91cf75a98b8e2e"><div class="ttname"><a href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">Role_Kale.soSHL_Mem_Mp0_WrCmd_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp0_WrCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00192">Role.vhdl:192</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a64c234d0b7133f5a31cd08b54e70c23d"><div class="ttname"><a href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">Role_Kale.siSHL_Nts_Tcp_OpnRep_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_OpnRep_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00154">Role.vhdl:154</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a6528339ae0044cd3d011a1e3f1bd9e23"><div class="ttname"><a href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">Role_Kale.siSHL_Nts_Tcp_Data_tlast</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00125">Role.vhdl:125</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a65990f7b198c0499734b72c79624c882"><div class="ttname"><a href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">Role_Kale.soSHL_Nts_Udp_Data_tready</a></div><div class="ttdeci">in soSHL_Nts_Udp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00097">Role.vhdl:97</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a67d6e0d8f124cbd457526ff22d7014bd"><div class="ttname"><a href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">Role_Kale.soSHL_Mem_Mp0_Write_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00200">Role.vhdl:200</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a681083b80792cf2c9108663ad0ebc32a"><div class="ttname"><a href="classRole__Kale.html#a681083b80792cf2c9108663ad0ebc32a">Role_Kale.siSHL_Mem_Mp1_WrSts_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp1_WrSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00231">Role.vhdl:231</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a692b78e33a8d8c75e78d9c085c98c28b"><div class="ttname"><a href="classRole__Kale.html#a692b78e33a8d8c75e78d9c085c98c28b">Role_Kale.siSHL_Mem_Mp1_RdSts_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp1_RdSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00216">Role.vhdl:216</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a6f655ee5cd66fdcc7dcf307f0f4b966f"><div class="ttname"><a href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">Role_Kale.siSHL_Mem_Mp0_RdSts_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp0_RdSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00182">Role.vhdl:182</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a70c44cea2ab977344ec051b2858b3bd1"><div class="ttname"><a href="classRole__Kale.html#a70c44cea2ab977344ec051b2858b3bd1">Role_Kale.soSHL_Mem_Mp1_WrCmd_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp1_WrCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00227">Role.vhdl:227</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a72889e6680d26844bc75bd261cb883ad"><div class="ttname"><a href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">Role_Kale.soSHL_Nts_Tcp_LsnReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_LsnReq_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00165">Role.vhdl:165</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a78cdf6cfeee94d340101b59478d5e3f8"><div class="ttname"><a href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">Role_Kale.soSHL_Mem_Mp0_RdCmd_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp0_RdCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00180">Role.vhdl:180</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a7a68da08f01d1a09139d7a8445c97a59"><div class="ttname"><a href="classRole__Kale.html#a7a68da08f01d1a09139d7a8445c97a59">Role_Kale.siSHL_Mem_Mp1_Read_tkeep</a></div><div class="ttdeci">in siSHL_Mem_Mp1_Read_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00220">Role.vhdl:220</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a7b9de2b8ab768c2f386f15fcb5e3494c"><div class="ttname"><a href="classRole__Kale.html#a7b9de2b8ab768c2f386f15fcb5e3494c">Role_Kale.siSHL_Nts_Tcp_Meta_tlast</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Meta_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00131">Role.vhdl:131</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a81a631ba0936e726d5eed8ddd8e42994"><div class="ttname"><a href="classRole__Kale.html#a81a631ba0936e726d5eed8ddd8e42994">Role_Kale.soSHL_Nts_Tcp_Meta_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Meta_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00111">Role.vhdl:111</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a81aa771cd3b89fcabcd9a24744080f48"><div class="ttname"><a href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">Role_Kale.piSHL_Mmio_Mc1_MemTestCtrl</a></div><div class="ttdeci">in piSHL_Mmio_Mc1_MemTestCtrlstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00247">Role.vhdl:247</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a85922cac0740399abba28f49c5f856e1"><div class="ttname"><a href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">Role_Kale.soSHL_Nts_Udp_Data_tlast</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00095">Role.vhdl:95</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a874d0ed6137f6f4b686a59df8bc08eaf"><div class="ttname"><a href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">Role_Kale.soSHL_Nts_Tcp_OpnReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_OpnReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00149">Role.vhdl:149</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a8c7bbe1f26afad690f6601634e764ca0"><div class="ttname"><a href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">Role_Kale.soSHL_Nts_Tcp_OpnReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_OpnReq_tdatastd_ulogic_vector(47 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00148">Role.vhdl:148</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a8ca3cca874ba509a76d9ef4fcada4441"><div class="ttname"><a href="classRole__Kale.html#a8ca3cca874ba509a76d9ef4fcada4441">Role_Kale.soSHL_Nts_Tcp_Meta_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Meta_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00110">Role.vhdl:110</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a958d8ab78ba0c822fb985b2a1d6da81d"><div class="ttname"><a href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">Role_Kale.soSHL_Nts_Tcp_ClsReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_ClsReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00157">Role.vhdl:157</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9791dec25515cf1882d396d8c3e24ede"><div class="ttname"><a href="classRole__Kale.html#a9791dec25515cf1882d396d8c3e24ede">Role_Kale.soSHL_Mem_Mp1_Write_tkeep</a></div><div class="ttdeci">out soSHL_Mem_Mp1_Write_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00234">Role.vhdl:234</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9859e942f77ad438d39e96fa9c538fdc"><div class="ttname"><a href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">Role_Kale.soSHL_Mem_Mp0_Write_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00203">Role.vhdl:203</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9961b2f47be9c06ddd3be636f6db20fc"><div class="ttname"><a href="classRole__Kale.html#a9961b2f47be9c06ddd3be636f6db20fc">Role_Kale.siSHL_Nts_Tcp_Meta_tkeep</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Meta_tkeepstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00130">Role.vhdl:130</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9a812cb0caa7b79e0376a57f467918d5"><div class="ttname"><a href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">Role_Kale.siSHL_Nts_Udp_Data_tkeep</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00088">Role.vhdl:88</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9af2ba32db864a375e365d7d7c3e1729"><div class="ttname"><a href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">Role_Kale.soSHL_Nts_Tcp_LsnReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_LsnReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00167">Role.vhdl:167</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9b4aae35feefc0f12c4993bf6d1090b5"><div class="ttname"><a href="classRole__Kale.html#a9b4aae35feefc0f12c4993bf6d1090b5">Role_Kale.poVoid</a></div><div class="ttdeci">out poVoidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00269">Role.vhdl:269</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9c87952376f43129a6905cda4cce7b75"><div class="ttname"><a href="classRole__Kale.html#a9c87952376f43129a6905cda4cce7b75">Role_Kale.siSHL_Mem_Mp1_WrSts_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp1_WrSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00229">Role.vhdl:229</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9fdc0aefb0b077ec977f27e4337a2022"><div class="ttname"><a href="classRole__Kale.html#a9fdc0aefb0b077ec977f27e4337a2022">Role_Kale.siSHL_Mem_Mp1_Read_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp1_Read_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00223">Role.vhdl:223</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa37e385850a459fea62c68223275744c"><div class="ttname"><a href="classRole__Kale.html#aa37e385850a459fea62c68223275744c">Role_Kale.piSHL_Mmio_TcpPostSegEn</a></div><div class="ttdeci">in piSHL_Mmio_TcpPostSegEnstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00255">Role.vhdl:255</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa3fc22fa85c91b84eea4525e4ad3d79c"><div class="ttname"><a href="classRole__Kale.html#aa3fc22fa85c91b84eea4525e4ad3d79c">Role_Kale.soSHL_Mem_Mp1_RdCmd_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp1_RdCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00212">Role.vhdl:212</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa7d3497b536d87e9d47e6e1089875f70"><div class="ttname"><a href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">Role_Kale.soSHL_Mem_Mp0_WrCmd_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp0_WrCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00194">Role.vhdl:194</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa87f1e66a3112b2da861f4b5d156b1c3"><div class="ttname"><a href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">Role_Kale.soSHL_Mem_Mp0_Write_tlast</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00202">Role.vhdl:202</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa8d4f6326fed3b469fde6f7cae29041e"><div class="ttname"><a href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">Role_Kale.siSHL_Nts_Tcp_Notif_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Notif_tdatastd_ulogic_vector(7+96 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00135">Role.vhdl:135</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aab5176554478375ce04b221497df1a69"><div class="ttname"><a href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">Role_Kale.soSHL_Nts_Tcp_Data_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00104">Role.vhdl:104</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab5f418d1c2c78ac7325490af72dfe1cc"><div class="ttname"><a href="classRole__Kale.html#ab5f418d1c2c78ac7325490af72dfe1cc">Role_Kale.siSHL_Nts_Tcp_LsnAck_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_LsnAck_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00169">Role.vhdl:169</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab977fa2254cf68e1175abbf7bd69f31e"><div class="ttname"><a href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">Role_Kale.soSHL_Nts_Tcp_Data_tkeep</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00105">Role.vhdl:105</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab9de17b55306f47f4038e0d059590393"><div class="ttname"><a href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">Role_Kale.soSHL_Nts_Udp_Data_tdata</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00093">Role.vhdl:93</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_abd0998bc52537eb50a09c24744842eac"><div class="ttname"><a href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">Role_Kale.siSHL_Nts_Tcp_Meta_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Meta_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00129">Role.vhdl:129</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_abf513f01f44344d8c5458017752b2782"><div class="ttname"><a href="classRole__Kale.html#abf513f01f44344d8c5458017752b2782">Role_Kale.piSHL_Mmio_UdpEchoCtrl</a></div><div class="ttdeci">in piSHL_Mmio_UdpEchoCtrlstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00251">Role.vhdl:251</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac0af17813e01efc79ff60571c25d3699"><div class="ttname"><a href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">Role_Kale.soSHL_Mem_Mp0_RdCmd_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp0_RdCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00178">Role.vhdl:178</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac195be684008a66327e353ba850889e8"><div class="ttname"><a href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">Role_Kale.siSHL_Nts_Tcp_Data_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00123">Role.vhdl:123</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac2359170031d9c410e35cbf414afc612"><div class="ttname"><a href="classRole__Kale.html#ac2359170031d9c410e35cbf414afc612">Role_Kale.siSHL_Mem_Mp1_Read_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp1_Read_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00222">Role.vhdl:222</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac2a954c2e0c4d3bf0d995b1e653d5872"><div class="ttname"><a href="classRole__Kale.html#ac2a954c2e0c4d3bf0d995b1e653d5872">Role_Kale.siSHL_Mem_Mp1_RdSts_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp1_RdSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00215">Role.vhdl:215</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac6fee104b064385c7285213a6afa5d61"><div class="ttname"><a href="classRole__Kale.html#ac6fee104b064385c7285213a6afa5d61">Role_Kale.piSHL_Mmio_TcpEchoCtrl</a></div><div class="ttdeci">in piSHL_Mmio_TcpEchoCtrlstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00254">Role.vhdl:254</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_acb5c9523177eeb1a258c274e6cf581fe"><div class="ttname"><a href="classRole__Kale.html#acb5c9523177eeb1a258c274e6cf581fe">Role_Kale.siSHL_Nts_Tcp_DSts_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_DSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00115">Role.vhdl:115</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_acee87f62cdacaa0ca0dd8c4caa23a2ce"><div class="ttname"><a href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">Role_Kale.soSHL_Nts_Tcp_DReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_DReq_tdatastd_ulogic_vector(31 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00139">Role.vhdl:139</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_acf9baf447e7ef95748c2ea9bfe9cbad0"><div class="ttname"><a href="classRole__Kale.html#acf9baf447e7ef95748c2ea9bfe9cbad0">Role_Kale.siSHL_Nts_Tcp_DSts_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_DSts_tdatastd_ulogic_vector(23 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00114">Role.vhdl:114</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad5ad4af806436f0e6ae9c9bb042b6a4a"><div class="ttname"><a href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">Role_Kale.soSHL_Nts_Udp_Data_tkeep</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00094">Role.vhdl:94</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad7d1980befdcdd3e98876ddcc919c711"><div class="ttname"><a href="classRole__Kale.html#ad7d1980befdcdd3e98876ddcc919c711">Role_Kale.siSHL_Nts_Tcp_LsnAck_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_LsnAck_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00171">Role.vhdl:171</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad8594f444a785cca12f00a4f53e567f2"><div class="ttname"><a href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">Role_Kale.siSHL_Mem_Mp0_Read_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00189">Role.vhdl:189</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_adeb783015d5f5f02d6e57f324df6791d"><div class="ttname"><a href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">Role_Kale.soSHL_Mem_Mp0_Write_tkeep</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00201">Role.vhdl:201</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae301410a0535046dc83feecbec1452da"><div class="ttname"><a href="classRole__Kale.html#ae301410a0535046dc83feecbec1452da">Role_Kale.soSHL_Mem_Mp1_RdCmd_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp1_RdCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00213">Role.vhdl:213</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae5469a887986d07681eab83cc6006be4"><div class="ttname"><a href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">Role_Kale.siSHL_Nts_Udp_Data_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00090">Role.vhdl:90</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae8aa596c8e59b4ea82f1354e70b3ac60"><div class="ttname"><a href="classRole__Kale.html#ae8aa596c8e59b4ea82f1354e70b3ac60">Role_Kale.siSHL_Mem_Mp1_RdSts_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp1_RdSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00217">Role.vhdl:217</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae8d78de9893afdb42575e2c5cb523fb1"><div class="ttname"><a href="classRole__Kale.html#ae8d78de9893afdb42575e2c5cb523fb1">Role_Kale.siSHL_Mem_Mp1_WrSts_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp1_WrSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00230">Role.vhdl:230</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae9d7714dbed59d89385aeba4847bbfea"><div class="ttname"><a href="classRole__Kale.html#ae9d7714dbed59d89385aeba4847bbfea">Role_Kale.piTOP_250_00Clk</a></div><div class="ttdeci">in piTOP_250_00Clkstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00265">Role.vhdl:265</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aea3fbfc062ff3a7162dbbe80fe001b36"><div class="ttname"><a href="classRole__Kale.html#aea3fbfc062ff3a7162dbbe80fe001b36">Role_Kale.siSHL_Mem_Mp1_Read_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp1_Read_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00219">Role.vhdl:219</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aecfdd8fdee95d6646cef62f9801e1ba1"><div class="ttname"><a href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">Role_Kale.siSHL_Nts_Tcp_Meta_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Meta_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00132">Role.vhdl:132</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aee04c425ce053b0ef65235724b8249a5"><div class="ttname"><a href="classRole__Kale.html#aee04c425ce053b0ef65235724b8249a5">Role_Kale.piSHL_Mmio_WrReg</a></div><div class="ttdeci">in piSHL_Mmio_WrRegstd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00260">Role.vhdl:260</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aeef59f120ad7772197dffb1eeaf8d7ac"><div class="ttname"><a href="classRole__Kale.html#aeef59f120ad7772197dffb1eeaf8d7ac">Role_Kale.siSHL_Mem_Mp1_Read_tlast</a></div><div class="ttdeci">in siSHL_Mem_Mp1_Read_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00221">Role.vhdl:221</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aefa930bc8821cfe87cab47240561f5ce"><div class="ttname"><a href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">Role_Kale.soSHL_Nts_Tcp_ClsReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_ClsReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00158">Role.vhdl:158</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af334e1ff354657a77a8945601c1b4def"><div class="ttname"><a href="classRole__Kale.html#af334e1ff354657a77a8945601c1b4def">Role_Kale.soSHL_Mem_Mp1_WrCmd_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp1_WrCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00225">Role.vhdl:225</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af4c4b4a595f0fc5ef6e40f462e604310"><div class="ttname"><a href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">Role_Kale.siSHL_Mem_Mp0_WrSts_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp0_WrSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00198">Role.vhdl:198</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af6210d38cebae37c92617efa753fc98e"><div class="ttname"><a href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">Role_Kale.siSHL_Mem_Mp0_RdSts_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp0_RdSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00184">Role.vhdl:184</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af946ae2b5aaba740201c7068ca023b90"><div class="ttname"><a href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">Role_Kale.siSHL_Mem_Mp0_Read_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00186">Role.vhdl:186</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_afcc1980a6d8a775fc70a5c9bb23c9124"><div class="ttname"><a href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">Role_Kale.piSHL_Mmio_Ly7Rst</a></div><div class="ttdeci">in piSHL_Mmio_Ly7Rststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00243">Role.vhdl:243</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_afd35162e5dbc0d9f983965529c835a5f"><div class="ttname"><a href="classRole__Kale.html#afd35162e5dbc0d9f983965529c835a5f">Role_Kale.soSHL_Mem_Mp1_Write_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp1_Write_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00236">Role.vhdl:236</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_afeacf8921b2bd2cf3d78b27a36489921"><div class="ttname"><a href="classRole__Kale.html#afeacf8921b2bd2cf3d78b27a36489921">Role_Kale.soSHL_Mem_Mp1_RdCmd_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp1_RdCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00211">Role.vhdl:211</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_afed3a5bb54168a8459420a760352f8e7"><div class="ttname"><a href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">Role_Kale.siSHL_Nts_Tcp_Data_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00126">Role.vhdl:126</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b7e1ac749c44ea1caea8cb543e7af8e2.html">repos_for_Dox</a></li><li class="navelem"><a class="el" href="dir_c763309d04da4bd0478ffd28b96eadab.html">cFDK</a></li><li class="navelem"><a class="el" href="dir_9d865a21f5e2fdf7044a2785351debc3.html">SRA</a></li><li class="navelem"><a class="el" href="dir_15c79a36c562404a975a80299d4bf8df.html">LIB</a></li><li class="navelem"><a class="el" href="dir_6477502c9de9e24b11acda65ad6cf9b2.html">ROLE</a></li><li class="navelem"><a class="el" href="dir_1dcf7082ae14f48b82af5dca72c301fa.html">TMPL</a></li><li class="navelem"><a class="el" href="dir_9cb9e38bdf2fa4b256e61686a67b6484.html">Kale</a></li><li class="navelem"><a class="el" href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl.html">Role.vhdl</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:02:57 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
