// Seed: 3112287669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  id_7(
      .id_0(-1)
  );
endmodule
module module_1;
  bit id_1;
  tri id_2;
  initial id_1 <= id_1;
  id_3(
      id_1
  );
  localparam id_4 = id_2;
  wire id_5;
  supply0 id_6, id_7, id_8, id_9;
  always begin : LABEL_0
    if (id_8 && -1) id_8 = 1;
  end
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_6
  );
endmodule
