ARM GAS  C:\Temp\ccr3vGFX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f30x_usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c"
  20              		.section	.text.usart_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	usart_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	usart_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
   2:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \file    gd32f30x_usart.c
   3:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief   USART driver
   4:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
   5:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \version 2023-12-30, V2.2.0, firmware for GD32F30x
   6:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
   7:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
   8:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*
   9:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  10:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  11:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** are permitted provided that the following conditions are met:
  13:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  14:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        list of conditions and the following disclaimer.
  16:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        this list of conditions and the following disclaimer in the documentation 
  18:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        and/or other materials provided with the distribution.
  19:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        may be used to endorse or promote products derived from this software without 
  21:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****        specific prior written permission.
  22:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  23:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Temp\ccr3vGFX.s 			page 2


  30:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** OF SUCH DAMAGE.
  33:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
  34:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  35:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #include "gd32f30x_usart.h"
  36:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  37:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /* USART register bit offset */
  38:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #define GP_GUAT_OFFSET            ((uint32_t)8U)       /* bit offset of GUAT in USART_GP */
  39:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #define CTL3_SCRTNUM_OFFSET       ((uint32_t)1U)       /* bit offset of SCRTNUM in USART_CTL3 */
  40:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** #define RT_BL_OFFSET              ((uint32_t)24U)      /* bit offset of BL in USART_RT */
  41:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  42:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
  43:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      reset USART/UART 
  44:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
  46:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
  47:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_deinit(uint32_t usart_periph)
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
  30              		.loc 1 49 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 49 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     switch(usart_periph){
  40              		.loc 1 50 5 is_stmt 1 view .LVU2
  41 0002 204B     		ldr	r3, .L10
  42 0004 9842     		cmp	r0, r3
  43 0006 2AD0     		beq	.L2
  44 0008 0FD9     		bls	.L9
  45 000a 1F4B     		ldr	r3, .L10+4
  46 000c 9842     		cmp	r0, r3
  47 000e 2FD0     		beq	.L7
  48 0010 03F56843 		add	r3, r3, #59392
  49 0014 9842     		cmp	r0, r3
  50 0016 07D1     		bne	.L1
  51:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART0:
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset USART0 */
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  51              		.loc 1 53 9 view .LVU3
  52 0018 40F20E30 		movw	r0, #782
  53              	.LVL1:
  54              		.loc 1 53 9 is_stmt 0 view .LVU4
  55 001c FFF7FEFF 		bl	rcu_periph_reset_enable
  56              	.LVL2:
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  57              		.loc 1 54 9 is_stmt 1 view .LVU5
  58 0020 40F20E30 		movw	r0, #782
  59 0024 FFF7FEFF 		bl	rcu_periph_reset_disable
  60              	.LVL3:
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
ARM GAS  C:\Temp\ccr3vGFX.s 			page 3


  61              		.loc 1 55 9 view .LVU6
  62              	.L1:
  56:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART1:
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset USART1 */
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  61:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
  62:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset USART2 */
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_USART2RST);
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
  67:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset UART3 */
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_UART3RST);
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
  72:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* reset UART4 */
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_enable(RCU_UART4RST);
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  76:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
  77:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
  63              		.loc 1 79 1 is_stmt 0 view .LVU7
  64 0028 08BD     		pop	{r3, pc}
  65              	.LVL4:
  66              	.L9:
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART0:
  67              		.loc 1 50 5 view .LVU8
  68 002a A3F50063 		sub	r3, r3, #2048
  69 002e 9842     		cmp	r0, r3
  70 0030 0CD0     		beq	.L4
  71 0032 03F58063 		add	r3, r3, #1024
  72 0036 9842     		cmp	r0, r3
  73 0038 F6D1     		bne	.L1
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  74              		.loc 1 63 9 is_stmt 1 view .LVU9
  75 003a 40F21240 		movw	r0, #1042
  76              	.LVL5:
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  77              		.loc 1 63 9 is_stmt 0 view .LVU10
  78 003e FFF7FEFF 		bl	rcu_periph_reset_enable
  79              	.LVL6:
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  80              		.loc 1 64 9 is_stmt 1 view .LVU11
  81 0042 40F21240 		movw	r0, #1042
  82 0046 FFF7FEFF 		bl	rcu_periph_reset_disable
  83              	.LVL7:
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
  84              		.loc 1 65 9 view .LVU12
  85 004a EDE7     		b	.L1
  86              	.LVL8:
  87              	.L4:
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
ARM GAS  C:\Temp\ccr3vGFX.s 			page 4


  88              		.loc 1 58 9 view .LVU13
  89 004c 40F21140 		movw	r0, #1041
  90              	.LVL9:
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  91              		.loc 1 58 9 is_stmt 0 view .LVU14
  92 0050 FFF7FEFF 		bl	rcu_periph_reset_enable
  93              	.LVL10:
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
  94              		.loc 1 59 9 is_stmt 1 view .LVU15
  95 0054 40F21140 		movw	r0, #1041
  96 0058 FFF7FEFF 		bl	rcu_periph_reset_disable
  97              	.LVL11:
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
  98              		.loc 1 60 9 view .LVU16
  99 005c E4E7     		b	.L1
 100              	.LVL12:
 101              	.L2:
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 102              		.loc 1 68 9 view .LVU17
 103 005e 40F21340 		movw	r0, #1043
 104              	.LVL13:
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
 105              		.loc 1 68 9 is_stmt 0 view .LVU18
 106 0062 FFF7FEFF 		bl	rcu_periph_reset_enable
 107              	.LVL14:
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 108              		.loc 1 69 9 is_stmt 1 view .LVU19
 109 0066 40F21340 		movw	r0, #1043
 110 006a FFF7FEFF 		bl	rcu_periph_reset_disable
 111              	.LVL15:
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
 112              		.loc 1 70 9 view .LVU20
 113 006e DBE7     		b	.L1
 114              	.LVL16:
 115              	.L7:
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
 116              		.loc 1 73 9 view .LVU21
 117 0070 40F21440 		movw	r0, #1044
 118              	.LVL17:
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
 119              		.loc 1 73 9 is_stmt 0 view .LVU22
 120 0074 FFF7FEFF 		bl	rcu_periph_reset_enable
 121              	.LVL18:
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 122              		.loc 1 74 9 is_stmt 1 view .LVU23
 123 0078 40F21440 		movw	r0, #1044
 124 007c FFF7FEFF 		bl	rcu_periph_reset_disable
 125              	.LVL19:
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 126              		.loc 1 75 9 view .LVU24
 127              		.loc 1 79 1 is_stmt 0 view .LVU25
 128 0080 D2E7     		b	.L1
 129              	.L11:
 130 0082 00BF     		.align	2
 131              	.L10:
 132 0084 004C0040 		.word	1073761280
 133 0088 00500040 		.word	1073762304
ARM GAS  C:\Temp\ccr3vGFX.s 			page 5


 134              		.cfi_endproc
 135              	.LFE116:
 137              		.section	.text.usart_baudrate_set,"ax",%progbits
 138              		.align	1
 139              		.global	usart_baudrate_set
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 144              	usart_baudrate_set:
 145              	.LVL20:
 146              	.LFB117:
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
  82:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART baud rate value
  83:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  84:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  baudval: baud rate value
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
  86:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
  87:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */ 
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 147              		.loc 1 89 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		.loc 1 89 1 is_stmt 0 view .LVU27
 152 0000 38B5     		push	{r3, r4, r5, lr}
 153              	.LCFI1:
 154              		.cfi_def_cfa_offset 16
 155              		.cfi_offset 3, -16
 156              		.cfi_offset 4, -12
 157              		.cfi_offset 5, -8
 158              		.cfi_offset 14, -4
 159 0002 0446     		mov	r4, r0
 160 0004 0D46     		mov	r5, r1
  90:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 161              		.loc 1 90 5 is_stmt 1 view .LVU28
 162              	.LVL21:
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     switch(usart_periph){
 163              		.loc 1 91 5 view .LVU29
 164 0006 184B     		ldr	r3, .L23
 165 0008 9842     		cmp	r0, r3
 166 000a 23D0     		beq	.L13
 167 000c 10D9     		bls	.L21
 168 000e 174B     		ldr	r3, .L23+4
 169 0010 9842     		cmp	r0, r3
 170 0012 23D0     		beq	.L18
 171 0014 03F56843 		add	r3, r3, #59392
 172 0018 9842     		cmp	r0, r3
 173 001a 23D1     		bne	.L19
  92:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get clock frequency */
  93:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART0:
  94:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get USART0 clock */
  95:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB2);
 174              		.loc 1 95 10 view .LVU30
 175              		.loc 1 95 17 is_stmt 0 view .LVU31
 176 001c 0320     		movs	r0, #3
ARM GAS  C:\Temp\ccr3vGFX.s 			page 6


 177              	.LVL22:
 178              		.loc 1 95 17 view .LVU32
 179 001e FFF7FEFF 		bl	rcu_clock_freq_get
 180              	.LVL23:
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 181              		.loc 1 96 10 is_stmt 1 view .LVU33
 182              	.L17:
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART1:
  98:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get USART1 clock */
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 101:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
 102:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get USART2 clock */
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 105:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
 106:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get UART3 clock */
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
 110:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get UART4 clock */
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          uclk = rcu_clock_freq_get(CK_APB1);
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 113:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 114:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 115:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* oversampling by 16, configure the value of USART_BAUD */
 117:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     udiv = (uclk + baudval / 2U) / baudval;
 183              		.loc 1 117 5 view .LVU34
 184              		.loc 1 117 18 is_stmt 0 view .LVU35
 185 0022 00EB5503 		add	r3, r0, r5, lsr #1
 186              		.loc 1 117 10 view .LVU36
 187 0026 B3FBF5F3 		udiv	r3, r3, r5
 188              	.LVL24:
 118:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     intdiv = udiv & 0xfff0U;
 189              		.loc 1 118 5 is_stmt 1 view .LVU37
 119:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     fradiv = udiv & 0xfU;
 190              		.loc 1 119 5 view .LVU38
 120:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 191              		.loc 1 120 5 view .LVU39
 192              		.loc 1 120 83 is_stmt 0 view .LVU40
 193 002a 9BB2     		uxth	r3, r3
 194              	.LVL25:
 195              		.loc 1 120 30 view .LVU41
 196 002c A360     		str	r3, [r4, #8]
 121:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 197              		.loc 1 121 1 view .LVU42
 198 002e 38BD     		pop	{r3, r4, r5, pc}
 199              	.LVL26:
 200              	.L21:
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get clock frequency */
 201              		.loc 1 91 5 view .LVU43
 202 0030 A3F50063 		sub	r3, r3, #2048
 203 0034 9842     		cmp	r0, r3
 204 0036 09D0     		beq	.L15
 205 0038 03F58063 		add	r3, r3, #1024
 206 003c 9842     		cmp	r0, r3
ARM GAS  C:\Temp\ccr3vGFX.s 			page 7


 207 003e 03D1     		bne	.L22
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 208              		.loc 1 103 10 is_stmt 1 view .LVU44
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 209              		.loc 1 103 17 is_stmt 0 view .LVU45
 210 0040 0220     		movs	r0, #2
 211              	.LVL27:
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 212              		.loc 1 103 17 view .LVU46
 213 0042 FFF7FEFF 		bl	rcu_clock_freq_get
 214              	.LVL28:
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART3:
 215              		.loc 1 104 10 is_stmt 1 view .LVU47
 216 0046 ECE7     		b	.L17
 217              	.LVL29:
 218              	.L22:
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get clock frequency */
 219              		.loc 1 91 5 is_stmt 0 view .LVU48
 220 0048 0020     		movs	r0, #0
 221              	.LVL30:
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get clock frequency */
 222              		.loc 1 91 5 view .LVU49
 223 004a EAE7     		b	.L17
 224              	.LVL31:
 225              	.L15:
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 226              		.loc 1 99 10 is_stmt 1 view .LVU50
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 227              		.loc 1 99 17 is_stmt 0 view .LVU51
 228 004c 0220     		movs	r0, #2
 229              	.LVL32:
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 230              		.loc 1 99 17 view .LVU52
 231 004e FFF7FEFF 		bl	rcu_clock_freq_get
 232              	.LVL33:
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART2:
 233              		.loc 1 100 10 is_stmt 1 view .LVU53
 234 0052 E6E7     		b	.L17
 235              	.LVL34:
 236              	.L13:
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 237              		.loc 1 107 10 view .LVU54
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 238              		.loc 1 107 17 is_stmt 0 view .LVU55
 239 0054 0220     		movs	r0, #2
 240              	.LVL35:
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 241              		.loc 1 107 17 view .LVU56
 242 0056 FFF7FEFF 		bl	rcu_clock_freq_get
 243              	.LVL36:
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case UART4:
 244              		.loc 1 108 10 is_stmt 1 view .LVU57
 245 005a E2E7     		b	.L17
 246              	.LVL37:
 247              	.L18:
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 248              		.loc 1 111 10 view .LVU58
ARM GAS  C:\Temp\ccr3vGFX.s 			page 8


 111:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 249              		.loc 1 111 17 is_stmt 0 view .LVU59
 250 005c 0220     		movs	r0, #2
 251              	.LVL38:
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          break;
 252              		.loc 1 111 17 view .LVU60
 253 005e FFF7FEFF 		bl	rcu_clock_freq_get
 254              	.LVL39:
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 255              		.loc 1 112 10 is_stmt 1 view .LVU61
 256 0062 DEE7     		b	.L17
 257              	.LVL40:
 258              	.L19:
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get clock frequency */
 259              		.loc 1 91 5 is_stmt 0 view .LVU62
 260 0064 0020     		movs	r0, #0
 261              	.LVL41:
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****          /* get clock frequency */
 262              		.loc 1 91 5 view .LVU63
 263 0066 DCE7     		b	.L17
 264              	.L24:
 265              		.align	2
 266              	.L23:
 267 0068 004C0040 		.word	1073761280
 268 006c 00500040 		.word	1073762304
 269              		.cfi_endproc
 270              	.LFE117:
 272              		.section	.text.usart_parity_config,"ax",%progbits
 273              		.align	1
 274              		.global	usart_parity_config
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	usart_parity_config:
 280              	.LVL42:
 281              	.LFB118:
 122:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 123:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 124:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART parity
 125:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 126:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  paritycfg: configure USART parity
 127:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 128:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_PM_NONE: no parity
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_PM_ODD:  odd parity
 130:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_PM_EVEN: even parity 
 131:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 132:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 133:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 134:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 135:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 282              		.loc 1 135 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 136:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* clear USART_CTL0 PM,PCEN bits */
 137:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
ARM GAS  C:\Temp\ccr3vGFX.s 			page 9


 287              		.loc 1 137 5 view .LVU65
 288 0000 C368     		ldr	r3, [r0, #12]
 289              		.loc 1 137 30 is_stmt 0 view .LVU66
 290 0002 23F4C063 		bic	r3, r3, #1536
 291 0006 C360     		str	r3, [r0, #12]
 138:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* configure USART parity mode */
 139:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= paritycfg ;
 292              		.loc 1 139 5 is_stmt 1 view .LVU67
 293 0008 C368     		ldr	r3, [r0, #12]
 294              		.loc 1 139 30 is_stmt 0 view .LVU68
 295 000a 0B43     		orrs	r3, r3, r1
 296 000c C360     		str	r3, [r0, #12]
 140:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 297              		.loc 1 140 1 view .LVU69
 298 000e 7047     		bx	lr
 299              		.cfi_endproc
 300              	.LFE118:
 302              		.section	.text.usart_word_length_set,"ax",%progbits
 303              		.align	1
 304              		.global	usart_word_length_set
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	usart_word_length_set:
 310              	.LVL43:
 311              	.LFB119:
 141:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 142:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART word length
 144:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 145:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  wlen: USART word length configure
 146:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 147:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WL_8BIT: 8 bits
 148:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WL_9BIT: 9 bits
 149:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 150:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 151:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 152:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 153:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 312              		.loc 1 153 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 154:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* clear USART_CTL0 WL bit */
 155:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 317              		.loc 1 155 5 view .LVU71
 318 0000 C368     		ldr	r3, [r0, #12]
 319              		.loc 1 155 30 is_stmt 0 view .LVU72
 320 0002 23F48053 		bic	r3, r3, #4096
 321 0006 C360     		str	r3, [r0, #12]
 156:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* configure USART word length */
 157:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 322              		.loc 1 157 5 is_stmt 1 view .LVU73
 323 0008 C368     		ldr	r3, [r0, #12]
 324              		.loc 1 157 30 is_stmt 0 view .LVU74
 325 000a 0B43     		orrs	r3, r3, r1
ARM GAS  C:\Temp\ccr3vGFX.s 			page 10


 326 000c C360     		str	r3, [r0, #12]
 158:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 327              		.loc 1 158 1 view .LVU75
 328 000e 7047     		bx	lr
 329              		.cfi_endproc
 330              	.LFE119:
 332              		.section	.text.usart_stop_bit_set,"ax",%progbits
 333              		.align	1
 334              		.global	usart_stop_bit_set
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	usart_stop_bit_set:
 340              	.LVL44:
 341              	.LFB120:
 159:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 160:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 161:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART stop bit length
 162:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 163:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  stblen: USART stop bit configure
 164:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_1BIT:   1 bit
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_0_5BIT: 0.5 bit, not available for UARTx(x=3,4)
 167:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_2BIT:   2 bits
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_STB_1_5BIT: 1.5 bits, not available for UARTx(x=3,4)
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 171:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 342              		.loc 1 173 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346              		@ link register save eliminated.
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* clear USART_CTL1 STB bits */
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB; 
 347              		.loc 1 175 5 view .LVU77
 348 0000 0369     		ldr	r3, [r0, #16]
 349              		.loc 1 175 30 is_stmt 0 view .LVU78
 350 0002 23F44053 		bic	r3, r3, #12288
 351 0006 0361     		str	r3, [r0, #16]
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* configure USART stop bits */
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 352              		.loc 1 177 5 is_stmt 1 view .LVU79
 353 0008 0369     		ldr	r3, [r0, #16]
 354              		.loc 1 177 30 is_stmt 0 view .LVU80
 355 000a 0B43     		orrs	r3, r3, r1
 356 000c 0361     		str	r3, [r0, #16]
 178:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 357              		.loc 1 178 1 view .LVU81
 358 000e 7047     		bx	lr
 359              		.cfi_endproc
 360              	.LFE120:
 362              		.section	.text.usart_enable,"ax",%progbits
 363              		.align	1
 364              		.global	usart_enable
ARM GAS  C:\Temp\ccr3vGFX.s 			page 11


 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 369              	usart_enable:
 370              	.LVL45:
 371              	.LFB121:
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 180:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable USART
 182:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 183:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_enable(uint32_t usart_periph)
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 372              		.loc 1 187 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		@ link register save eliminated.
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 377              		.loc 1 188 5 view .LVU83
 378 0000 C368     		ldr	r3, [r0, #12]
 379              		.loc 1 188 30 is_stmt 0 view .LVU84
 380 0002 43F40053 		orr	r3, r3, #8192
 381 0006 C360     		str	r3, [r0, #12]
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 382              		.loc 1 189 1 view .LVU85
 383 0008 7047     		bx	lr
 384              		.cfi_endproc
 385              	.LFE121:
 387              		.section	.text.usart_disable,"ax",%progbits
 388              		.align	1
 389              		.global	usart_disable
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	usart_disable:
 395              	.LVL46:
 396              	.LFB122:
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable USART
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 196:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_disable(uint32_t usart_periph)
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 397              		.loc 1 198 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 402              		.loc 1 199 5 view .LVU87
 403 0000 C368     		ldr	r3, [r0, #12]
ARM GAS  C:\Temp\ccr3vGFX.s 			page 12


 404              		.loc 1 199 30 is_stmt 0 view .LVU88
 405 0002 23F40053 		bic	r3, r3, #8192
 406 0006 C360     		str	r3, [r0, #12]
 200:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 407              		.loc 1 200 1 view .LVU89
 408 0008 7047     		bx	lr
 409              		.cfi_endproc
 410              	.LFE122:
 412              		.section	.text.usart_transmit_config,"ax",%progbits
 413              		.align	1
 414              		.global	usart_transmit_config
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	usart_transmit_config:
 420              	.LVL47:
 421              	.LFB123:
 201:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 202:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART transmitter
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_DISABLE: enable USART transmission
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 211:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 213:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 422              		.loc 1 213 1 is_stmt 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		@ link register save eliminated.
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_TEN);
 427              		.loc 1 214 5 view .LVU91
 428 0000 C368     		ldr	r3, [r0, #12]
 429              		.loc 1 214 30 is_stmt 0 view .LVU92
 430 0002 23F00803 		bic	r3, r3, #8
 431 0006 C360     		str	r3, [r0, #12]
 215:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= (USART_CTL0_TEN & txconfig);
 432              		.loc 1 215 5 is_stmt 1 view .LVU93
 433 0008 C368     		ldr	r3, [r0, #12]
 434              		.loc 1 215 49 is_stmt 0 view .LVU94
 435 000a 01F00801 		and	r1, r1, #8
 436              	.LVL48:
 437              		.loc 1 215 30 view .LVU95
 438 000e 0B43     		orrs	r3, r3, r1
 439 0010 C360     		str	r3, [r0, #12]
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 440              		.loc 1 216 1 view .LVU96
 441 0012 7047     		bx	lr
 442              		.cfi_endproc
 443              	.LFE123:
 445              		.section	.text.usart_receive_config,"ax",%progbits
 446              		.align	1
ARM GAS  C:\Temp\ccr3vGFX.s 			page 13


 447              		.global	usart_receive_config
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	usart_receive_config:
 453              	.LVL49:
 454              	.LFB124:
 217:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART receiver
 220:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 221:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 223:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 224:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 225:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 226:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 227:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 228:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 229:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 455              		.loc 1 229 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		@ link register save eliminated.
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_REN);
 460              		.loc 1 230 5 view .LVU98
 461 0000 C368     		ldr	r3, [r0, #12]
 462              		.loc 1 230 30 is_stmt 0 view .LVU99
 463 0002 23F00403 		bic	r3, r3, #4
 464 0006 C360     		str	r3, [r0, #12]
 231:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= (USART_CTL0_REN & rxconfig);
 465              		.loc 1 231 5 is_stmt 1 view .LVU100
 466 0008 C368     		ldr	r3, [r0, #12]
 467              		.loc 1 231 49 is_stmt 0 view .LVU101
 468 000a 01F00401 		and	r1, r1, #4
 469              	.LVL50:
 470              		.loc 1 231 30 view .LVU102
 471 000e 0B43     		orrs	r3, r3, r1
 472 0010 C360     		str	r3, [r0, #12]
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 473              		.loc 1 232 1 view .LVU103
 474 0012 7047     		bx	lr
 475              		.cfi_endproc
 476              	.LFE124:
 478              		.section	.text.usart_data_first_config,"ax",%progbits
 479              		.align	1
 480              		.global	usart_data_first_config
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 485              	usart_data_first_config:
 486              	.LVL51:
 487              	.LFB125:
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 234:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      data is transmitted/received with the LSB/MSB first
ARM GAS  C:\Temp\ccr3vGFX.s 			page 14


 236:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 237:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  msbf: LSB/MSB
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 239:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_MSBF_LSB: LSB first
 240:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_MSBF_MSB: MSB first
 241:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 242:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 244:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 488              		.loc 1 245 1 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_MSBF); 
 493              		.loc 1 246 5 view .LVU105
 494 0000 D0F88030 		ldr	r3, [r0, #128]
 495              		.loc 1 246 30 is_stmt 0 view .LVU106
 496 0004 23F40063 		bic	r3, r3, #2048
 497 0008 C0F88030 		str	r3, [r0, #128]
 247:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) |= msbf;
 498              		.loc 1 247 5 is_stmt 1 view .LVU107
 499 000c D0F88030 		ldr	r3, [r0, #128]
 500              		.loc 1 247 30 is_stmt 0 view .LVU108
 501 0010 0B43     		orrs	r3, r3, r1
 502 0012 C0F88030 		str	r3, [r0, #128]
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 503              		.loc 1 248 1 view .LVU109
 504 0016 7047     		bx	lr
 505              		.cfi_endproc
 506              	.LFE125:
 508              		.section	.text.usart_invert_config,"ax",%progbits
 509              		.align	1
 510              		.global	usart_invert_config
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 515              	usart_invert_config:
 516              	.LVL52:
 517              	.LFB126:
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 250:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART inversion
 252:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  invertpara: refer to enum usart_invert_enum
 254:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 255:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_DINV_ENABLE: data bit level inversion
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_DINV_DISABLE: data bit level not inversion
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TXPIN_ENABLE: TX pin level inversion
 258:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TXPIN_DISABLE: TX pin level not inversion
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RXPIN_ENABLE: RX pin level inversion
 260:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RXPIN_DISABLE: RX pin level not inversion
 261:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 263:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)
ARM GAS  C:\Temp\ccr3vGFX.s 			page 15


 265:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 518              		.loc 1 265 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		@ link register save eliminated.
 266:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* inverted or not the specified siginal */ 
 267:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     switch(invertpara){
 523              		.loc 1 267 5 view .LVU111
 524 0000 0529     		cmp	r1, #5
 525 0002 2DD8     		bhi	.L33
 526 0004 DFE801F0 		tbb	[pc, r1]
 527              	.L36:
 528 0008 03       		.byte	(.L41-.L36)/2
 529 0009 18       		.byte	(.L40-.L36)/2
 530 000a 0A       		.byte	(.L39-.L36)/2
 531 000b 1F       		.byte	(.L38-.L36)/2
 532 000c 11       		.byte	(.L37-.L36)/2
 533 000d 26       		.byte	(.L35-.L36)/2
 534              		.p2align 1
 535              	.L41:
 268:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_DINV_ENABLE:
 269:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* data bit level inversion */
 270:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_DINV;
 536              		.loc 1 270 9 view .LVU112
 537 000e D0F88030 		ldr	r3, [r0, #128]
 538              		.loc 1 270 34 is_stmt 0 view .LVU113
 539 0012 43F48063 		orr	r3, r3, #1024
 540 0016 C0F88030 		str	r3, [r0, #128]
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 541              		.loc 1 271 9 is_stmt 1 view .LVU114
 542 001a 7047     		bx	lr
 543              	.L39:
 272:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_TXPIN_ENABLE:
 273:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* TX pin level inversion */
 274:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_TINV;
 544              		.loc 1 274 9 view .LVU115
 545 001c D0F88030 		ldr	r3, [r0, #128]
 546              		.loc 1 274 34 is_stmt 0 view .LVU116
 547 0020 43F40073 		orr	r3, r3, #512
 548 0024 C0F88030 		str	r3, [r0, #128]
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 549              		.loc 1 275 9 is_stmt 1 view .LVU117
 550 0028 7047     		bx	lr
 551              	.L37:
 276:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_RXPIN_ENABLE:
 277:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* RX pin level inversion */
 278:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) |= USART_CTL3_RINV;
 552              		.loc 1 278 9 view .LVU118
 553 002a D0F88030 		ldr	r3, [r0, #128]
 554              		.loc 1 278 34 is_stmt 0 view .LVU119
 555 002e 43F48073 		orr	r3, r3, #256
 556 0032 C0F88030 		str	r3, [r0, #128]
 279:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 557              		.loc 1 279 9 is_stmt 1 view .LVU120
 558 0036 7047     		bx	lr
 559              	.L40:
ARM GAS  C:\Temp\ccr3vGFX.s 			page 16


 280:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_DINV_DISABLE:
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* data bit level not inversion */
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_DINV);
 560              		.loc 1 282 9 view .LVU121
 561 0038 D0F88030 		ldr	r3, [r0, #128]
 562              		.loc 1 282 34 is_stmt 0 view .LVU122
 563 003c 23F48063 		bic	r3, r3, #1024
 564 0040 C0F88030 		str	r3, [r0, #128]
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 565              		.loc 1 283 9 is_stmt 1 view .LVU123
 566 0044 7047     		bx	lr
 567              	.L38:
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_TXPIN_DISABLE:
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* TX pin level not inversion */
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_TINV);
 568              		.loc 1 286 9 view .LVU124
 569 0046 D0F88030 		ldr	r3, [r0, #128]
 570              		.loc 1 286 34 is_stmt 0 view .LVU125
 571 004a 23F40073 		bic	r3, r3, #512
 572 004e C0F88030 		str	r3, [r0, #128]
 287:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 573              		.loc 1 287 9 is_stmt 1 view .LVU126
 574 0052 7047     		bx	lr
 575              	.L35:
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     case USART_RXPIN_DISABLE:
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         /* RX pin level not inversion */
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         USART_CTL3(usart_periph) &= ~(USART_CTL3_RINV);
 576              		.loc 1 290 9 view .LVU127
 577 0054 D0F88030 		ldr	r3, [r0, #128]
 578              		.loc 1 290 34 is_stmt 0 view .LVU128
 579 0058 23F48073 		bic	r3, r3, #256
 580 005c C0F88030 		str	r3, [r0, #128]
 291:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 581              		.loc 1 291 9 is_stmt 1 view .LVU129
 582              	.L33:
 292:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     default:
 293:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         break;
 294:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 295:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 583              		.loc 1 295 1 is_stmt 0 view .LVU130
 584 0060 7047     		bx	lr
 585              		.cfi_endproc
 586              	.LFE126:
 588              		.section	.text.usart_receiver_timeout_enable,"ax",%progbits
 589              		.align	1
 590              		.global	usart_receiver_timeout_enable
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 595              	usart_receiver_timeout_enable:
 596              	.LVL53:
 597              	.LFB127:
 296:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 297:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 298:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable receiver timeout of USART
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 300:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
ARM GAS  C:\Temp\ccr3vGFX.s 			page 17


 301:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 302:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 303:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receiver_timeout_enable(uint32_t usart_periph)
 304:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 598              		.loc 1 304 1 is_stmt 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		@ link register save eliminated.
 305:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) |= USART_CTL3_RTEN;
 603              		.loc 1 305 5 view .LVU132
 604 0000 D0F88030 		ldr	r3, [r0, #128]
 605              		.loc 1 305 30 is_stmt 0 view .LVU133
 606 0004 43F00103 		orr	r3, r3, #1
 607 0008 C0F88030 		str	r3, [r0, #128]
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 608              		.loc 1 306 1 view .LVU134
 609 000c 7047     		bx	lr
 610              		.cfi_endproc
 611              	.LFE127:
 613              		.section	.text.usart_receiver_timeout_disable,"ax",%progbits
 614              		.align	1
 615              		.global	usart_receiver_timeout_disable
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 620              	usart_receiver_timeout_disable:
 621              	.LVL54:
 622              	.LFB128:
 307:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 309:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable receiver timeout of USART
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 312:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receiver_timeout_disable(uint32_t usart_periph)
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 623              		.loc 1 315 1 is_stmt 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 316:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_RTEN);
 628              		.loc 1 316 5 view .LVU136
 629 0000 D0F88030 		ldr	r3, [r0, #128]
 630              		.loc 1 316 30 is_stmt 0 view .LVU137
 631 0004 23F00103 		bic	r3, r3, #1
 632 0008 C0F88030 		str	r3, [r0, #128]
 317:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 633              		.loc 1 317 1 view .LVU138
 634 000c 7047     		bx	lr
 635              		.cfi_endproc
 636              	.LFE128:
 638              		.section	.text.usart_receiver_timeout_threshold_config,"ax",%progbits
 639              		.align	1
 640              		.global	usart_receiver_timeout_threshold_config
ARM GAS  C:\Temp\ccr3vGFX.s 			page 18


 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 645              	usart_receiver_timeout_threshold_config:
 646              	.LVL55:
 647              	.LFB129:
 318:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 319:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 320:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      set the receiver timeout threshold of USART
 321:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 322:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  rtimeout: 0-0xFFFFFF
 323:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 324:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 325:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 326:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)
 327:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 648              		.loc 1 327 1 is_stmt 1 view -0
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 0
 651              		@ frame_needed = 0, uses_anonymous_args = 0
 652              		@ link register save eliminated.
 328:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_RT);
 653              		.loc 1 328 5 view .LVU140
 654 0000 D0F88430 		ldr	r3, [r0, #132]
 655              		.loc 1 328 28 is_stmt 0 view .LVU141
 656 0004 03F07F43 		and	r3, r3, #-16777216
 657 0008 C0F88430 		str	r3, [r0, #132]
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) |= rtimeout;
 658              		.loc 1 329 5 is_stmt 1 view .LVU142
 659 000c D0F88430 		ldr	r3, [r0, #132]
 660              		.loc 1 329 28 is_stmt 0 view .LVU143
 661 0010 0B43     		orrs	r3, r3, r1
 662 0012 C0F88430 		str	r3, [r0, #132]
 330:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 663              		.loc 1 330 1 view .LVU144
 664 0016 7047     		bx	lr
 665              		.cfi_endproc
 666              	.LFE129:
 668              		.section	.text.usart_data_transmit,"ax",%progbits
 669              		.align	1
 670              		.global	usart_data_transmit
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 675              	usart_data_transmit:
 676              	.LVL56:
 677              	.LFB130:
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      USART transmit data function
 334:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  data: data of transmission 
 336:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 339:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint16_t data)
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
ARM GAS  C:\Temp\ccr3vGFX.s 			page 19


 678              		.loc 1 340 1 is_stmt 1 view -0
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 0
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 682              		@ link register save eliminated.
 341:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_DATA(usart_periph) = USART_DATA_DATA & (uint32_t)data;
 683              		.loc 1 341 5 view .LVU146
 684              		.loc 1 341 48 is_stmt 0 view .LVU147
 685 0000 C1F30801 		ubfx	r1, r1, #0, #9
 686              	.LVL57:
 687              		.loc 1 341 30 view .LVU148
 688 0004 4160     		str	r1, [r0, #4]
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 689              		.loc 1 342 1 view .LVU149
 690 0006 7047     		bx	lr
 691              		.cfi_endproc
 692              	.LFE130:
 694              		.section	.text.usart_data_receive,"ax",%progbits
 695              		.align	1
 696              		.global	usart_data_receive
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 701              	usart_data_receive:
 702              	.LVL58:
 703              	.LFB131:
 343:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 344:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      USART receive data function
 346:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 348:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     data of received
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 351:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 704              		.loc 1 351 1 is_stmt 1 view -0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708              		@ link register save eliminated.
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     return (uint16_t)(GET_BITS(USART_DATA(usart_periph), 0U, 8U));
 709              		.loc 1 352 5 view .LVU151
 710              		.loc 1 352 23 is_stmt 0 view .LVU152
 711 0000 4068     		ldr	r0, [r0, #4]
 712              	.LVL59:
 353:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 713              		.loc 1 353 1 view .LVU153
 714 0002 C0F30800 		ubfx	r0, r0, #0, #9
 715 0006 7047     		bx	lr
 716              		.cfi_endproc
 717              	.LFE131:
 719              		.section	.text.usart_address_config,"ax",%progbits
 720              		.align	1
 721              		.global	usart_address_config
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
ARM GAS  C:\Temp\ccr3vGFX.s 			page 20


 726              	usart_address_config:
 727              	.LVL60:
 728              	.LFB132:
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 355:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 356:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure the address of the USART in wake up by address match mode
 357:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  addr: address of USART/UART
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 729              		.loc 1 363 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 734              		.loc 1 364 5 view .LVU155
 735 0000 0369     		ldr	r3, [r0, #16]
 736              		.loc 1 364 30 is_stmt 0 view .LVU156
 737 0002 23F00F03 		bic	r3, r3, #15
 738 0006 0361     		str	r3, [r0, #16]
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & (uint32_t)addr);
 739              		.loc 1 365 5 is_stmt 1 view .LVU157
 740 0008 0369     		ldr	r3, [r0, #16]
 741              		.loc 1 365 50 is_stmt 0 view .LVU158
 742 000a 01F00F01 		and	r1, r1, #15
 743              	.LVL61:
 744              		.loc 1 365 30 view .LVU159
 745 000e 0B43     		orrs	r3, r3, r1
 746 0010 0361     		str	r3, [r0, #16]
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 747              		.loc 1 366 1 view .LVU160
 748 0012 7047     		bx	lr
 749              		.cfi_endproc
 750              	.LFE132:
 752              		.section	.text.usart_mute_mode_enable,"ax",%progbits
 753              		.align	1
 754              		.global	usart_mute_mode_enable
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 759              	usart_mute_mode_enable:
 760              	.LVL62:
 761              	.LFB133:
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 368:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 369:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      receiver in mute mode
 370:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 371:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 372:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 373:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 374:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 375:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 762              		.loc 1 375 1 is_stmt 1 view -0
ARM GAS  C:\Temp\ccr3vGFX.s 			page 21


 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766              		@ link register save eliminated.
 376:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_RWU;
 767              		.loc 1 376 5 view .LVU162
 768 0000 C368     		ldr	r3, [r0, #12]
 769              		.loc 1 376 30 is_stmt 0 view .LVU163
 770 0002 43F00203 		orr	r3, r3, #2
 771 0006 C360     		str	r3, [r0, #12]
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 772              		.loc 1 377 1 view .LVU164
 773 0008 7047     		bx	lr
 774              		.cfi_endproc
 775              	.LFE133:
 777              		.section	.text.usart_mute_mode_disable,"ax",%progbits
 778              		.align	1
 779              		.global	usart_mute_mode_disable
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	usart_mute_mode_disable:
 785              	.LVL63:
 786              	.LFB134:
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      receiver in active mode
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 787              		.loc 1 386 1 is_stmt 1 view -0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 0
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791              		@ link register save eliminated.
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_RWU);
 792              		.loc 1 387 5 view .LVU166
 793 0000 C368     		ldr	r3, [r0, #12]
 794              		.loc 1 387 30 is_stmt 0 view .LVU167
 795 0002 23F00203 		bic	r3, r3, #2
 796 0006 C360     		str	r3, [r0, #12]
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 797              		.loc 1 388 1 view .LVU168
 798 0008 7047     		bx	lr
 799              		.cfi_endproc
 800              	.LFE134:
 802              		.section	.text.usart_mute_mode_wakeup_config,"ax",%progbits
 803              		.align	1
 804              		.global	usart_mute_mode_wakeup_config
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 809              	usart_mute_mode_wakeup_config:
 810              	.LVL64:
ARM GAS  C:\Temp\ccr3vGFX.s 			page 22


 811              	.LFB135:
 389:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure wakeup method in mute mode
 392:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  wmethod: two methods be used to enter or exit the mute mode
 394:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WM_IDLE: idle line
 396:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_WM_ADDR: address mask
 397:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 399:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmethod)
 401:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 812              		.loc 1 401 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 817              		.loc 1 402 5 view .LVU170
 818 0000 C368     		ldr	r3, [r0, #12]
 819              		.loc 1 402 30 is_stmt 0 view .LVU171
 820 0002 23F40063 		bic	r3, r3, #2048
 821 0006 C360     		str	r3, [r0, #12]
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= wmethod;
 822              		.loc 1 403 5 is_stmt 1 view .LVU172
 823 0008 C368     		ldr	r3, [r0, #12]
 824              		.loc 1 403 30 is_stmt 0 view .LVU173
 825 000a 0B43     		orrs	r3, r3, r1
 826 000c C360     		str	r3, [r0, #12]
 404:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 827              		.loc 1 404 1 view .LVU174
 828 000e 7047     		bx	lr
 829              		.cfi_endproc
 830              	.LFE135:
 832              		.section	.text.usart_lin_mode_enable,"ax",%progbits
 833              		.align	1
 834              		.global	usart_lin_mode_enable
 835              		.syntax unified
 836              		.thumb
 837              		.thumb_func
 839              	usart_lin_mode_enable:
 840              	.LVL65:
 841              	.LFB136:
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 406:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable LIN mode
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 409:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 410:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 412:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {   
 842              		.loc 1 413 1 is_stmt 1 view -0
 843              		.cfi_startproc
 844              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Temp\ccr3vGFX.s 			page 23


 845              		@ frame_needed = 0, uses_anonymous_args = 0
 846              		@ link register save eliminated.
 414:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 847              		.loc 1 414 5 view .LVU176
 848 0000 0369     		ldr	r3, [r0, #16]
 849              		.loc 1 414 30 is_stmt 0 view .LVU177
 850 0002 43F48043 		orr	r3, r3, #16384
 851 0006 0361     		str	r3, [r0, #16]
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 852              		.loc 1 415 1 view .LVU178
 853 0008 7047     		bx	lr
 854              		.cfi_endproc
 855              	.LFE136:
 857              		.section	.text.usart_lin_mode_disable,"ax",%progbits
 858              		.align	1
 859              		.global	usart_lin_mode_disable
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 864              	usart_lin_mode_disable:
 865              	.LVL66:
 866              	.LFB137:
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 417:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable LIN mode
 419:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 422:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 423:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 424:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {   
 867              		.loc 1 424 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871              		@ link register save eliminated.
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 872              		.loc 1 425 5 view .LVU180
 873 0000 0369     		ldr	r3, [r0, #16]
 874              		.loc 1 425 30 is_stmt 0 view .LVU181
 875 0002 23F48043 		bic	r3, r3, #16384
 876 0006 0361     		str	r3, [r0, #16]
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 877              		.loc 1 426 1 view .LVU182
 878 0008 7047     		bx	lr
 879              		.cfi_endproc
 880              	.LFE137:
 882              		.section	.text.usart_lin_break_detection_length_config,"ax",%progbits
 883              		.align	1
 884              		.global	usart_lin_break_detection_length_config
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	usart_lin_break_detection_length_config:
 890              	.LVL67:
 891              	.LFB138:
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
ARM GAS  C:\Temp\ccr3vGFX.s 			page 24


 428:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure lin break frame length
 430:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 431:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  lblen: lin break frame length
 432:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 433:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_LBLEN_10B: 10 bits
 434:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_LBLEN_11B: 11 bits
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 436:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 892              		.loc 1 439 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 440:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 897              		.loc 1 440 5 view .LVU184
 898 0000 0369     		ldr	r3, [r0, #16]
 899              		.loc 1 440 30 is_stmt 0 view .LVU185
 900 0002 23F02003 		bic	r3, r3, #32
 901 0006 0361     		str	r3, [r0, #16]
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_LBLEN & lblen);
 902              		.loc 1 441 5 is_stmt 1 view .LVU186
 903 0008 0369     		ldr	r3, [r0, #16]
 904              		.loc 1 441 51 is_stmt 0 view .LVU187
 905 000a 01F02001 		and	r1, r1, #32
 906              	.LVL68:
 907              		.loc 1 441 30 view .LVU188
 908 000e 0B43     		orrs	r3, r3, r1
 909 0010 0361     		str	r3, [r0, #16]
 442:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 910              		.loc 1 442 1 view .LVU189
 911 0012 7047     		bx	lr
 912              		.cfi_endproc
 913              	.LFE138:
 915              		.section	.text.usart_send_break,"ax",%progbits
 916              		.align	1
 917              		.global	usart_send_break
 918              		.syntax unified
 919              		.thumb
 920              		.thumb_func
 922              	usart_send_break:
 923              	.LVL69:
 924              	.LFB139:
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 445:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      send break frame
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 447:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 449:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 450:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_send_break(uint32_t usart_periph)
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 925              		.loc 1 451 1 is_stmt 1 view -0
 926              		.cfi_startproc
ARM GAS  C:\Temp\ccr3vGFX.s 			page 25


 927              		@ args = 0, pretend = 0, frame = 0
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_SBKCMD;
 930              		.loc 1 452 5 view .LVU191
 931 0000 C368     		ldr	r3, [r0, #12]
 932              		.loc 1 452 30 is_stmt 0 view .LVU192
 933 0002 43F00103 		orr	r3, r3, #1
 934 0006 C360     		str	r3, [r0, #12]
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 935              		.loc 1 453 1 view .LVU193
 936 0008 7047     		bx	lr
 937              		.cfi_endproc
 938              	.LFE139:
 940              		.section	.text.usart_halfduplex_enable,"ax",%progbits
 941              		.align	1
 942              		.global	usart_halfduplex_enable
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 947              	usart_halfduplex_enable:
 948              	.LVL70:
 949              	.LFB140:
 454:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable half duplex mode
 457:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 459:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 461:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {   
 950              		.loc 1 462 1 is_stmt 1 view -0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 954              		@ link register save eliminated.
 463:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 955              		.loc 1 463 5 view .LVU195
 956 0000 4369     		ldr	r3, [r0, #20]
 957              		.loc 1 463 30 is_stmt 0 view .LVU196
 958 0002 43F00803 		orr	r3, r3, #8
 959 0006 4361     		str	r3, [r0, #20]
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 960              		.loc 1 464 1 view .LVU197
 961 0008 7047     		bx	lr
 962              		.cfi_endproc
 963              	.LFE140:
 965              		.section	.text.usart_halfduplex_disable,"ax",%progbits
 966              		.align	1
 967              		.global	usart_halfduplex_disable
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 972              	usart_halfduplex_disable:
 973              	.LVL71:
 974              	.LFB141:
ARM GAS  C:\Temp\ccr3vGFX.s 			page 26


 465:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 467:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable half duplex mode
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 470:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 472:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {  
 975              		.loc 1 473 1 is_stmt 1 view -0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 0
 978              		@ frame_needed = 0, uses_anonymous_args = 0
 979              		@ link register save eliminated.
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 980              		.loc 1 474 5 view .LVU199
 981 0000 4369     		ldr	r3, [r0, #20]
 982              		.loc 1 474 30 is_stmt 0 view .LVU200
 983 0002 23F00803 		bic	r3, r3, #8
 984 0006 4361     		str	r3, [r0, #20]
 475:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 985              		.loc 1 475 1 view .LVU201
 986 0008 7047     		bx	lr
 987              		.cfi_endproc
 988              	.LFE141:
 990              		.section	.text.usart_synchronous_clock_enable,"ax",%progbits
 991              		.align	1
 992              		.global	usart_synchronous_clock_enable
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 997              	usart_synchronous_clock_enable:
 998              	.LVL72:
 999              	.LFB142:
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable CK pin in synchronous mode
 479:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 480:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 481:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 482:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 483:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_synchronous_clock_enable(uint32_t usart_periph)
 484:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1000              		.loc 1 484 1 is_stmt 1 view -0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004              		@ link register save eliminated.
 485:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 1005              		.loc 1 485 5 view .LVU203
 1006 0000 0369     		ldr	r3, [r0, #16]
 1007              		.loc 1 485 30 is_stmt 0 view .LVU204
 1008 0002 43F40063 		orr	r3, r3, #2048
 1009 0006 0361     		str	r3, [r0, #16]
 486:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1010              		.loc 1 486 1 view .LVU205
 1011 0008 7047     		bx	lr
ARM GAS  C:\Temp\ccr3vGFX.s 			page 27


 1012              		.cfi_endproc
 1013              	.LFE142:
 1015              		.section	.text.usart_synchronous_clock_disable,"ax",%progbits
 1016              		.align	1
 1017              		.global	usart_synchronous_clock_disable
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	usart_synchronous_clock_disable:
 1023              	.LVL73:
 1024              	.LFB143:
 487:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 488:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 489:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable CK pin in synchronous mode
 490:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 491:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 492:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 493:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 494:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_synchronous_clock_disable(uint32_t usart_periph)
 495:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1025              		.loc 1 495 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 496:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 1030              		.loc 1 496 5 view .LVU207
 1031 0000 0369     		ldr	r3, [r0, #16]
 1032              		.loc 1 496 30 is_stmt 0 view .LVU208
 1033 0002 23F40063 		bic	r3, r3, #2048
 1034 0006 0361     		str	r3, [r0, #16]
 497:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1035              		.loc 1 497 1 view .LVU209
 1036 0008 7047     		bx	lr
 1037              		.cfi_endproc
 1038              	.LFE143:
 1040              		.section	.text.usart_synchronous_clock_config,"ax",%progbits
 1041              		.align	1
 1042              		.global	usart_synchronous_clock_config
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1047              	usart_synchronous_clock_config:
 1048              	.LVL74:
 1049              	.LFB144:
 498:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 499:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 500:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART synchronous mode parameters
 501:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 502:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  clen: CK length
 503:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 504:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CLEN_NONE: there are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9
 505:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CLEN_EN:   there are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9
 506:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  cph: clock phase
 507:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 508:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge 
 509:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
ARM GAS  C:\Temp\ccr3vGFX.s 			page 28


 510:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  cpl: clock polarity
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 512:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPL_LOW:  steady low value on CK pin 
 513:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
 514:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 517:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1050              		.loc 1 518 1 is_stmt 1 view -0
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 0
 1053              		@ frame_needed = 0, uses_anonymous_args = 0
 1054              		@ link register save eliminated.
 1055              		.loc 1 518 1 is_stmt 0 view .LVU211
 1056 0000 10B4     		push	{r4}
 1057              	.LCFI2:
 1058              		.cfi_def_cfa_offset 4
 1059              		.cfi_offset 4, -4
 519:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1060              		.loc 1 519 5 is_stmt 1 view .LVU212
 1061 0002 0469     		ldr	r4, [r0, #16]
 1062              		.loc 1 519 30 is_stmt 0 view .LVU213
 1063 0004 24F4E064 		bic	r4, r4, #1792
 1064 0008 0461     		str	r4, [r0, #16]
 520:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_CLEN & clen) | (USART_CTL1_CPH & cph) | (USART_CTL1_CPL
 1065              		.loc 1 520 5 is_stmt 1 view .LVU214
 1066 000a 0469     		ldr	r4, [r0, #16]
 1067              		.loc 1 520 50 is_stmt 0 view .LVU215
 1068 000c 01F48071 		and	r1, r1, #256
 1069              	.LVL75:
 1070              		.loc 1 520 76 view .LVU216
 1071 0010 02F40072 		and	r2, r2, #512
 1072              	.LVL76:
 1073              		.loc 1 520 58 view .LVU217
 1074 0014 1143     		orrs	r1, r1, r2
 1075              		.loc 1 520 101 view .LVU218
 1076 0016 03F48063 		and	r3, r3, #1024
 1077              	.LVL77:
 1078              		.loc 1 520 83 view .LVU219
 1079 001a 1943     		orrs	r1, r1, r3
 1080              		.loc 1 520 30 view .LVU220
 1081 001c 0C43     		orrs	r4, r4, r1
 1082 001e 0461     		str	r4, [r0, #16]
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1083              		.loc 1 521 1 view .LVU221
 1084 0020 5DF8044B 		ldr	r4, [sp], #4
 1085              	.LCFI3:
 1086              		.cfi_restore 4
 1087              		.cfi_def_cfa_offset 0
 1088 0024 7047     		bx	lr
 1089              		.cfi_endproc
 1090              	.LFE144:
 1092              		.section	.text.usart_guard_time_config,"ax",%progbits
 1093              		.align	1
 1094              		.global	usart_guard_time_config
 1095              		.syntax unified
ARM GAS  C:\Temp\ccr3vGFX.s 			page 29


 1096              		.thumb
 1097              		.thumb_func
 1099              	usart_guard_time_config:
 1100              	.LVL78:
 1101              	.LFB145:
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 523:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 524:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure guard time value in smartcard mode
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 526:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  guat: guard time value, 0-0xFF
 527:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 530:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_guard_time_config(uint32_t usart_periph, uint8_t guat)
 531:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1102              		.loc 1 531 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 1106              		@ link register save eliminated.
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 1107              		.loc 1 532 5 view .LVU223
 1108 0000 8369     		ldr	r3, [r0, #24]
 1109              		.loc 1 532 28 is_stmt 0 view .LVU224
 1110 0002 23F47F43 		bic	r3, r3, #65280
 1111 0006 8361     		str	r3, [r0, #24]
 533:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((uint32_t)guat << GP_GUAT_OFFSET));
 1112              		.loc 1 533 5 is_stmt 1 view .LVU225
 1113 0008 8369     		ldr	r3, [r0, #24]
 1114              		.loc 1 533 28 is_stmt 0 view .LVU226
 1115 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1116 000e 8361     		str	r3, [r0, #24]
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1117              		.loc 1 534 1 view .LVU227
 1118 0010 7047     		bx	lr
 1119              		.cfi_endproc
 1120              	.LFE145:
 1122              		.section	.text.usart_smartcard_mode_enable,"ax",%progbits
 1123              		.align	1
 1124              		.global	usart_smartcard_mode_enable
 1125              		.syntax unified
 1126              		.thumb
 1127              		.thumb_func
 1129              	usart_smartcard_mode_enable:
 1130              	.LVL79:
 1131              	.LFB146:
 535:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 537:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable smartcard mode
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 539:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 541:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1132              		.loc 1 543 1 is_stmt 1 view -0
 1133              		.cfi_startproc
ARM GAS  C:\Temp\ccr3vGFX.s 			page 30


 1134              		@ args = 0, pretend = 0, frame = 0
 1135              		@ frame_needed = 0, uses_anonymous_args = 0
 1136              		@ link register save eliminated.
 544:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 1137              		.loc 1 544 5 view .LVU229
 1138 0000 4369     		ldr	r3, [r0, #20]
 1139              		.loc 1 544 30 is_stmt 0 view .LVU230
 1140 0002 43F02003 		orr	r3, r3, #32
 1141 0006 4361     		str	r3, [r0, #20]
 545:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1142              		.loc 1 545 1 view .LVU231
 1143 0008 7047     		bx	lr
 1144              		.cfi_endproc
 1145              	.LFE146:
 1147              		.section	.text.usart_smartcard_mode_disable,"ax",%progbits
 1148              		.align	1
 1149              		.global	usart_smartcard_mode_disable
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1154              	usart_smartcard_mode_disable:
 1155              	.LVL80:
 1156              	.LFB147:
 546:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 547:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 548:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable smartcard mode
 549:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 551:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 552:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 553:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 554:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1157              		.loc 1 554 1 is_stmt 1 view -0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 555:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
 1162              		.loc 1 555 5 view .LVU233
 1163 0000 4369     		ldr	r3, [r0, #20]
 1164              		.loc 1 555 30 is_stmt 0 view .LVU234
 1165 0002 23F02003 		bic	r3, r3, #32
 1166 0006 4361     		str	r3, [r0, #20]
 556:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1167              		.loc 1 556 1 view .LVU235
 1168 0008 7047     		bx	lr
 1169              		.cfi_endproc
 1170              	.LFE147:
 1172              		.section	.text.usart_smartcard_mode_nack_enable,"ax",%progbits
 1173              		.align	1
 1174              		.global	usart_smartcard_mode_nack_enable
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1179              	usart_smartcard_mode_nack_enable:
 1180              	.LVL81:
 1181              	.LFB148:
ARM GAS  C:\Temp\ccr3vGFX.s 			page 31


 557:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 558:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 559:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable NACK in smartcard mode
 560:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 562:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 563:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1182              		.loc 1 565 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 566:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 1187              		.loc 1 566 5 view .LVU237
 1188 0000 4369     		ldr	r3, [r0, #20]
 1189              		.loc 1 566 30 is_stmt 0 view .LVU238
 1190 0002 43F01003 		orr	r3, r3, #16
 1191 0006 4361     		str	r3, [r0, #20]
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1192              		.loc 1 567 1 view .LVU239
 1193 0008 7047     		bx	lr
 1194              		.cfi_endproc
 1195              	.LFE148:
 1197              		.section	.text.usart_smartcard_mode_nack_disable,"ax",%progbits
 1198              		.align	1
 1199              		.global	usart_smartcard_mode_nack_disable
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	usart_smartcard_mode_nack_disable:
 1205              	.LVL82:
 1206              	.LFB149:
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable NACK in smartcard mode
 571:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 573:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 574:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 576:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1207              		.loc 1 576 1 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211              		@ link register save eliminated.
 577:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 1212              		.loc 1 577 5 view .LVU241
 1213 0000 4369     		ldr	r3, [r0, #20]
 1214              		.loc 1 577 30 is_stmt 0 view .LVU242
 1215 0002 23F01003 		bic	r3, r3, #16
 1216 0006 4361     		str	r3, [r0, #20]
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1217              		.loc 1 578 1 view .LVU243
 1218 0008 7047     		bx	lr
ARM GAS  C:\Temp\ccr3vGFX.s 			page 32


 1219              		.cfi_endproc
 1220              	.LFE149:
 1222              		.section	.text.usart_smartcard_autoretry_config,"ax",%progbits
 1223              		.align	1
 1224              		.global	usart_smartcard_autoretry_config
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1229              	usart_smartcard_autoretry_config:
 1230              	.LVL83:
 1231              	.LFB150:
 579:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 580:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure smartcard auto-retry number
 582:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  scrtnum: smartcard auto-retry number
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 585:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 586:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_smartcard_autoretry_config(uint32_t usart_periph, uint8_t scrtnum)
 588:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1232              		.loc 1 588 1 is_stmt 1 view -0
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 0
 1235              		@ frame_needed = 0, uses_anonymous_args = 0
 1236              		@ link register save eliminated.
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) &= ~(USART_CTL3_SCRTNUM);
 1237              		.loc 1 589 5 view .LVU245
 1238 0000 D0F88030 		ldr	r3, [r0, #128]
 1239              		.loc 1 589 30 is_stmt 0 view .LVU246
 1240 0004 23F00E03 		bic	r3, r3, #14
 1241 0008 C0F88030 		str	r3, [r0, #128]
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL3(usart_periph) |= (USART_CTL3_SCRTNUM & ((uint32_t)scrtnum << CTL3_SCRTNUM_OFFSET));
 1242              		.loc 1 590 5 is_stmt 1 view .LVU247
 1243 000c D0F88030 		ldr	r3, [r0, #128]
 1244              		.loc 1 590 74 is_stmt 0 view .LVU248
 1245 0010 4900     		lsls	r1, r1, #1
 1246              	.LVL84:
 1247              		.loc 1 590 53 view .LVU249
 1248 0012 01F00E01 		and	r1, r1, #14
 1249              		.loc 1 590 30 view .LVU250
 1250 0016 0B43     		orrs	r3, r3, r1
 1251 0018 C0F88030 		str	r3, [r0, #128]
 591:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1252              		.loc 1 591 1 view .LVU251
 1253 001c 7047     		bx	lr
 1254              		.cfi_endproc
 1255              	.LFE150:
 1257              		.section	.text.usart_block_length_config,"ax",%progbits
 1258              		.align	1
 1259              		.global	usart_block_length_config
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1264              	usart_block_length_config:
 1265              	.LVL85:
 1266              	.LFB151:
ARM GAS  C:\Temp\ccr3vGFX.s 			page 33


 592:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 594:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure block length in Smartcard T=1 reception
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  bl: block length
 597:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 598:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 600:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_block_length_config(uint32_t usart_periph, uint8_t bl)
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1267              		.loc 1 601 1 is_stmt 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271              		@ link register save eliminated.
 602:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_BL);
 1272              		.loc 1 602 5 view .LVU253
 1273 0000 D0F88430 		ldr	r3, [r0, #132]
 1274              		.loc 1 602 28 is_stmt 0 view .LVU254
 1275 0004 23F07F43 		bic	r3, r3, #-16777216
 1276 0008 C0F88430 		str	r3, [r0, #132]
 603:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_RT(usart_periph) |= (USART_RT_BL & ((uint32_t)bl << RT_BL_OFFSET));
 1277              		.loc 1 603 5 is_stmt 1 view .LVU255
 1278 000c D0F88430 		ldr	r3, [r0, #132]
 1279              		.loc 1 603 28 is_stmt 0 view .LVU256
 1280 0010 43EA0163 		orr	r3, r3, r1, lsl #24
 1281 0014 C0F88430 		str	r3, [r0, #132]
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1282              		.loc 1 604 1 view .LVU257
 1283 0018 7047     		bx	lr
 1284              		.cfi_endproc
 1285              	.LFE151:
 1287              		.section	.text.usart_irda_mode_enable,"ax",%progbits
 1288              		.align	1
 1289              		.global	usart_irda_mode_enable
 1290              		.syntax unified
 1291              		.thumb
 1292              		.thumb_func
 1294              	usart_irda_mode_enable:
 1295              	.LVL86:
 1296              	.LFB152:
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 606:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable IrDA mode
 608:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 610:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 611:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 612:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1297              		.loc 1 613 1 is_stmt 1 view -0
 1298              		.cfi_startproc
 1299              		@ args = 0, pretend = 0, frame = 0
 1300              		@ frame_needed = 0, uses_anonymous_args = 0
 1301              		@ link register save eliminated.
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 1302              		.loc 1 614 5 view .LVU259
ARM GAS  C:\Temp\ccr3vGFX.s 			page 34


 1303 0000 4369     		ldr	r3, [r0, #20]
 1304              		.loc 1 614 30 is_stmt 0 view .LVU260
 1305 0002 43F00203 		orr	r3, r3, #2
 1306 0006 4361     		str	r3, [r0, #20]
 615:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1307              		.loc 1 615 1 view .LVU261
 1308 0008 7047     		bx	lr
 1309              		.cfi_endproc
 1310              	.LFE152:
 1312              		.section	.text.usart_irda_mode_disable,"ax",%progbits
 1313              		.align	1
 1314              		.global	usart_irda_mode_disable
 1315              		.syntax unified
 1316              		.thumb
 1317              		.thumb_func
 1319              	usart_irda_mode_disable:
 1320              	.LVL87:
 1321              	.LFB153:
 616:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 618:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable IrDA mode
 619:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 621:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 622:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 623:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 624:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1322              		.loc 1 624 1 is_stmt 1 view -0
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 0
 1325              		@ frame_needed = 0, uses_anonymous_args = 0
 1326              		@ link register save eliminated.
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
 1327              		.loc 1 625 5 view .LVU263
 1328 0000 4369     		ldr	r3, [r0, #20]
 1329              		.loc 1 625 30 is_stmt 0 view .LVU264
 1330 0002 23F00203 		bic	r3, r3, #2
 1331 0006 4361     		str	r3, [r0, #20]
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1332              		.loc 1 626 1 view .LVU265
 1333 0008 7047     		bx	lr
 1334              		.cfi_endproc
 1335              	.LFE153:
 1337              		.section	.text.usart_prescaler_config,"ax",%progbits
 1338              		.align	1
 1339              		.global	usart_prescaler_config
 1340              		.syntax unified
 1341              		.thumb
 1342              		.thumb_func
 1344              	usart_prescaler_config:
 1345              	.LVL88:
 1346              	.LFB154:
 627:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure the peripheral clock prescaler in USART IrDA low-power mode
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 631:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  psc: 0x00-0xFF
ARM GAS  C:\Temp\ccr3vGFX.s 			page 35


 632:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 634:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)
 636:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1347              		.loc 1 636 1 is_stmt 1 view -0
 1348              		.cfi_startproc
 1349              		@ args = 0, pretend = 0, frame = 0
 1350              		@ frame_needed = 0, uses_anonymous_args = 0
 1351              		@ link register save eliminated.
 637:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 1352              		.loc 1 637 5 view .LVU267
 1353 0000 8369     		ldr	r3, [r0, #24]
 1354              		.loc 1 637 28 is_stmt 0 view .LVU268
 1355 0002 23F0FF03 		bic	r3, r3, #255
 1356 0006 8361     		str	r3, [r0, #24]
 638:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_GP(usart_periph) |= (uint32_t)psc;
 1357              		.loc 1 638 5 is_stmt 1 view .LVU269
 1358 0008 8369     		ldr	r3, [r0, #24]
 1359              		.loc 1 638 28 is_stmt 0 view .LVU270
 1360 000a 0B43     		orrs	r3, r3, r1
 1361 000c 8361     		str	r3, [r0, #24]
 639:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1362              		.loc 1 639 1 view .LVU271
 1363 000e 7047     		bx	lr
 1364              		.cfi_endproc
 1365              	.LFE154:
 1367              		.section	.text.usart_irda_lowpower_config,"ax",%progbits
 1368              		.align	1
 1369              		.global	usart_irda_lowpower_config
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1374              	usart_irda_lowpower_config:
 1375              	.LVL89:
 1376              	.LFB155:
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 641:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure IrDA low-power
 643:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 646:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_IRLP_LOW: low-power
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 648:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 650:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 651:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1377              		.loc 1 652 1 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 0
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              		@ link register save eliminated.
 653:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 1382              		.loc 1 653 5 view .LVU273
 1383 0000 4369     		ldr	r3, [r0, #20]
ARM GAS  C:\Temp\ccr3vGFX.s 			page 36


 1384              		.loc 1 653 30 is_stmt 0 view .LVU274
 1385 0002 23F00403 		bic	r3, r3, #4
 1386 0006 4361     		str	r3, [r0, #20]
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 1387              		.loc 1 654 5 is_stmt 1 view .LVU275
 1388 0008 4369     		ldr	r3, [r0, #20]
 1389              		.loc 1 654 50 is_stmt 0 view .LVU276
 1390 000a 01F00401 		and	r1, r1, #4
 1391              	.LVL90:
 1392              		.loc 1 654 30 view .LVU277
 1393 000e 0B43     		orrs	r3, r3, r1
 1394 0010 4361     		str	r3, [r0, #20]
 655:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1395              		.loc 1 655 1 view .LVU278
 1396 0012 7047     		bx	lr
 1397              		.cfi_endproc
 1398              	.LFE155:
 1400              		.section	.text.usart_hardware_flow_rts_config,"ax",%progbits
 1401              		.align	1
 1402              		.global	usart_hardware_flow_rts_config
 1403              		.syntax unified
 1404              		.thumb
 1405              		.thumb_func
 1407              	usart_hardware_flow_rts_config:
 1408              	.LVL91:
 1409              	.LFB156:
 656:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 658:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure hardware flow control RTS
 659:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 660:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 661:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 662:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 663:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 664:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 665:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 666:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 667:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
 668:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1410              		.loc 1 668 1 is_stmt 1 view -0
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 0
 1413              		@ frame_needed = 0, uses_anonymous_args = 0
 1414              		@ link register save eliminated.
 669:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_RTSEN);
 1415              		.loc 1 669 5 view .LVU280
 1416 0000 4369     		ldr	r3, [r0, #20]
 1417              		.loc 1 669 30 is_stmt 0 view .LVU281
 1418 0002 23F48073 		bic	r3, r3, #256
 1419 0006 4361     		str	r3, [r0, #20]
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_RTSEN & rtsconfig);
 1420              		.loc 1 670 5 is_stmt 1 view .LVU282
 1421 0008 4369     		ldr	r3, [r0, #20]
 1422              		.loc 1 670 51 is_stmt 0 view .LVU283
 1423 000a 01F48071 		and	r1, r1, #256
 1424              	.LVL92:
 1425              		.loc 1 670 30 view .LVU284
ARM GAS  C:\Temp\ccr3vGFX.s 			page 37


 1426 000e 0B43     		orrs	r3, r3, r1
 1427 0010 4361     		str	r3, [r0, #20]
 671:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1428              		.loc 1 671 1 view .LVU285
 1429 0012 7047     		bx	lr
 1430              		.cfi_endproc
 1431              	.LFE156:
 1433              		.section	.text.usart_hardware_flow_cts_config,"ax",%progbits
 1434              		.align	1
 1435              		.global	usart_hardware_flow_cts_config
 1436              		.syntax unified
 1437              		.thumb
 1438              		.thumb_func
 1440              	usart_hardware_flow_cts_config:
 1441              	.LVL93:
 1442              	.LFB157:
 672:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 673:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 674:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure hardware flow control CTS
 675:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 676:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  ctsconfig: enable or disable CTS
 677:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 678:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 679:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 681:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 682:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 683:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 684:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1443              		.loc 1 684 1 is_stmt 1 view -0
 1444              		.cfi_startproc
 1445              		@ args = 0, pretend = 0, frame = 0
 1446              		@ frame_needed = 0, uses_anonymous_args = 0
 1447              		@ link register save eliminated.
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_CTSEN);
 1448              		.loc 1 685 5 view .LVU287
 1449 0000 4369     		ldr	r3, [r0, #20]
 1450              		.loc 1 685 30 is_stmt 0 view .LVU288
 1451 0002 23F40073 		bic	r3, r3, #512
 1452 0006 4361     		str	r3, [r0, #20]
 686:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_CTSEN & ctsconfig);
 1453              		.loc 1 686 5 is_stmt 1 view .LVU289
 1454 0008 4369     		ldr	r3, [r0, #20]
 1455              		.loc 1 686 51 is_stmt 0 view .LVU290
 1456 000a 01F40071 		and	r1, r1, #512
 1457              	.LVL94:
 1458              		.loc 1 686 30 view .LVU291
 1459 000e 0B43     		orrs	r3, r3, r1
 1460 0010 4361     		str	r3, [r0, #20]
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1461              		.loc 1 687 1 view .LVU292
 1462 0012 7047     		bx	lr
 1463              		.cfi_endproc
 1464              	.LFE157:
 1466              		.section	.text.usart_dma_receive_config,"ax",%progbits
 1467              		.align	1
 1468              		.global	usart_dma_receive_config
ARM GAS  C:\Temp\ccr3vGFX.s 			page 38


 1469              		.syntax unified
 1470              		.thumb
 1471              		.thumb_func
 1473              	usart_dma_receive_config:
 1474              	.LVL95:
 1475              	.LFB158:
 688:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 690:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART DMA reception
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  dmaconfig: USART DMA mode
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 694:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_DMA_ENABLE: enable USART DMA for reception
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_RECEIVE_DMA_DISABLE: disable USART DMA for reception
 696:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 698:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint8_t dmacmd)
 700:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1476              		.loc 1 700 1 is_stmt 1 view -0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 0
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              		@ link register save eliminated.
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DENR);
 1481              		.loc 1 701 5 view .LVU294
 1482 0000 4369     		ldr	r3, [r0, #20]
 1483              		.loc 1 701 30 is_stmt 0 view .LVU295
 1484 0002 23F04003 		bic	r3, r3, #64
 1485 0006 4361     		str	r3, [r0, #20]
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_DENR & dmacmd);
 1486              		.loc 1 702 5 is_stmt 1 view .LVU296
 1487 0008 4369     		ldr	r3, [r0, #20]
 1488              		.loc 1 702 50 is_stmt 0 view .LVU297
 1489 000a 01F04001 		and	r1, r1, #64
 1490              	.LVL96:
 1491              		.loc 1 702 30 view .LVU298
 1492 000e 0B43     		orrs	r3, r3, r1
 1493 0010 4361     		str	r3, [r0, #20]
 703:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1494              		.loc 1 703 1 view .LVU299
 1495 0012 7047     		bx	lr
 1496              		.cfi_endproc
 1497              	.LFE158:
 1499              		.section	.text.usart_dma_transmit_config,"ax",%progbits
 1500              		.align	1
 1501              		.global	usart_dma_transmit_config
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1506              	usart_dma_transmit_config:
 1507              	.LVL97:
 1508              	.LFB159:
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 706:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      configure USART DMA transmission
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
ARM GAS  C:\Temp\ccr3vGFX.s 			page 39


 708:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  dmaconfig: USART DMA mode
 709:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_DMA_ENABLE: enable USART DMA for transmission
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_TRANSMIT_DMA_DISABLE: disable USART DMA for transmission
 712:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint8_t dmacmd)
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1509              		.loc 1 716 1 is_stmt 1 view -0
 1510              		.cfi_startproc
 1511              		@ args = 0, pretend = 0, frame = 0
 1512              		@ frame_needed = 0, uses_anonymous_args = 0
 1513              		@ link register save eliminated.
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DENT);
 1514              		.loc 1 717 5 view .LVU301
 1515 0000 4369     		ldr	r3, [r0, #20]
 1516              		.loc 1 717 30 is_stmt 0 view .LVU302
 1517 0002 23F08003 		bic	r3, r3, #128
 1518 0006 4361     		str	r3, [r0, #20]
 718:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_DENT & dmacmd);
 1519              		.loc 1 718 5 is_stmt 1 view .LVU303
 1520 0008 4369     		ldr	r3, [r0, #20]
 1521              		.loc 1 718 50 is_stmt 0 view .LVU304
 1522 000a 01F08001 		and	r1, r1, #128
 1523              	.LVL98:
 1524              		.loc 1 718 30 view .LVU305
 1525 000e 0B43     		orrs	r3, r3, r1
 1526 0010 4361     		str	r3, [r0, #20]
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1527              		.loc 1 719 1 view .LVU306
 1528 0012 7047     		bx	lr
 1529              		.cfi_endproc
 1530              	.LFE159:
 1532              		.section	.text.usart_flag_get,"ax",%progbits
 1533              		.align	1
 1534              		.global	usart_flag_get
 1535              		.syntax unified
 1536              		.thumb
 1537              		.thumb_func
 1539              	usart_flag_get:
 1540              	.LVL99:
 1541              	.LFB160:
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 721:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 722:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      get flag in STAT0/STAT1 register
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 724:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 726:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag 
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_TBE: transmit data buffer empty 
 729:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_TC: transmission complete 
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty 
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_IDLE: IDLE frame detected flag 
 732:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_ORERR: overrun error 
 733:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_NERR: noise error flag 
ARM GAS  C:\Temp\ccr3vGFX.s 			page 40


 734:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_FERR: frame error flag 
 735:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_PERR: parity error flag 
 736:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_BSY: busy flag 
 737:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_EB: end of block flag 
 738:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag 
 739:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 740:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     FlagStatus: SET or RESET
 741:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 742:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
 743:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1542              		.loc 1 743 1 is_stmt 1 view -0
 1543              		.cfi_startproc
 1544              		@ args = 0, pretend = 0, frame = 0
 1545              		@ frame_needed = 0, uses_anonymous_args = 0
 1546              		@ link register save eliminated.
 744:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))){
 1547              		.loc 1 744 5 view .LVU308
 1548              		.loc 1 744 18 is_stmt 0 view .LVU309
 1549 0000 8B09     		lsrs	r3, r1, #6
 1550 0002 1B58     		ldr	r3, [r3, r0]
 1551              		.loc 1 744 54 view .LVU310
 1552 0004 01F01F01 		and	r1, r1, #31
 1553              	.LVL100:
 1554              		.loc 1 744 14 view .LVU311
 1555 0008 CB40     		lsrs	r3, r3, r1
 1556              		.loc 1 744 7 view .LVU312
 1557 000a 13F0010F 		tst	r3, #1
 1558 000e 01D0     		beq	.L79
 745:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return SET;
 1559              		.loc 1 745 16 view .LVU313
 1560 0010 0120     		movs	r0, #1
 1561              	.LVL101:
 1562              		.loc 1 745 16 view .LVU314
 1563 0012 7047     		bx	lr
 1564              	.LVL102:
 1565              	.L79:
 746:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }else{
 747:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return RESET;
 1566              		.loc 1 747 16 view .LVU315
 1567 0014 0020     		movs	r0, #0
 1568              	.LVL103:
 748:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 749:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1569              		.loc 1 749 1 view .LVU316
 1570 0016 7047     		bx	lr
 1571              		.cfi_endproc
 1572              	.LFE160:
 1574              		.section	.text.usart_flag_clear,"ax",%progbits
 1575              		.align	1
 1576              		.global	usart_flag_clear
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1581              	usart_flag_clear:
 1582              	.LVL104:
 1583              	.LFB161:
 750:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
ARM GAS  C:\Temp\ccr3vGFX.s 			page 41


 751:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 752:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      clear flag in STAT0/STAT1 register
 753:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 754:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 755:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 756:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 757:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 758:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 759:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 760:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_EB: end of block flag
 761:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
 762:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 763:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 764:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
 766:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1584              		.loc 1 766 1 is_stmt 1 view -0
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 0
 1587              		@ frame_needed = 0, uses_anonymous_args = 0
 1588              		@ link register save eliminated.
 767:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL(usart_periph, flag) = ~BIT(USART_BIT_POS(flag));
 1589              		.loc 1 767 5 view .LVU318
 1590              		.loc 1 767 42 is_stmt 0 view .LVU319
 1591 0000 01F01F02 		and	r2, r1, #31
 1592 0004 0123     		movs	r3, #1
 1593 0006 9340     		lsls	r3, r3, r2
 1594              		.loc 1 767 5 view .LVU320
 1595 0008 8909     		lsrs	r1, r1, #6
 1596              	.LVL105:
 1597              		.loc 1 767 41 view .LVU321
 1598 000a DB43     		mvns	r3, r3
 1599              		.loc 1 767 39 view .LVU322
 1600 000c 0B50     		str	r3, [r1, r0]
 768:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1601              		.loc 1 768 1 view .LVU323
 1602 000e 7047     		bx	lr
 1603              		.cfi_endproc
 1604              	.LFE161:
 1606              		.section	.text.usart_interrupt_enable,"ax",%progbits
 1607              		.align	1
 1608              		.global	usart_interrupt_enable
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1613              	usart_interrupt_enable:
 1614              	.LVL106:
 1615              	.LFB162:
 769:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 771:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      enable USART interrupt
 772:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 776:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 777:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
ARM GAS  C:\Temp\ccr3vGFX.s 			page 42


 778:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 780:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 781:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_ERR: error interrupt
 782:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 783:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 784:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 785:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 789:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1616              		.loc 1 789 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 1621              		.loc 1 790 5 view .LVU325
 1622 0000 4FEA911C 		lsr	ip, r1, #6
 1623 0004 5CF80030 		ldr	r3, [ip, r0]
 1624              		.loc 1 790 47 is_stmt 0 view .LVU326
 1625 0008 01F01F01 		and	r1, r1, #31
 1626              	.LVL107:
 1627              		.loc 1 790 47 view .LVU327
 1628 000c 0122     		movs	r2, #1
 1629 000e 8A40     		lsls	r2, r2, r1
 1630              		.loc 1 790 44 view .LVU328
 1631 0010 1343     		orrs	r3, r3, r2
 1632 0012 4CF80030 		str	r3, [ip, r0]
 791:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1633              		.loc 1 791 1 view .LVU329
 1634 0016 7047     		bx	lr
 1635              		.cfi_endproc
 1636              	.LFE162:
 1638              		.section	.text.usart_interrupt_disable,"ax",%progbits
 1639              		.align	1
 1640              		.global	usart_interrupt_disable
 1641              		.syntax unified
 1642              		.thumb
 1643              		.thumb_func
 1645              	usart_interrupt_disable:
 1646              	.LVL108:
 1647              	.LFB163:
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 793:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 794:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      disable USART interrupt
 795:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 796:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  interrupt: USART interrupts, refer to usart_interrupt_enum
 797:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 798:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 802:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 803:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 804:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_ERR: error interrupt
ARM GAS  C:\Temp\ccr3vGFX.s 			page 43


 805:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 806:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_RT: interrupt enable bit of receive timeout event
 807:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_EB: interrupt enable bit of end of block event
 808:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 809:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
 810:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1648              		.loc 1 812 1 is_stmt 1 view -0
 1649              		.cfi_startproc
 1650              		@ args = 0, pretend = 0, frame = 0
 1651              		@ frame_needed = 0, uses_anonymous_args = 0
 1652              		@ link register save eliminated.
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL(usart_periph, interrupt) &= ~BIT(USART_BIT_POS(interrupt));
 1653              		.loc 1 813 5 view .LVU331
 1654 0000 4FEA911C 		lsr	ip, r1, #6
 1655 0004 5CF80030 		ldr	r3, [ip, r0]
 1656              		.loc 1 813 48 is_stmt 0 view .LVU332
 1657 0008 01F01F01 		and	r1, r1, #31
 1658              	.LVL109:
 1659              		.loc 1 813 48 view .LVU333
 1660 000c 0122     		movs	r2, #1
 1661 000e 8A40     		lsls	r2, r2, r1
 1662              		.loc 1 813 44 view .LVU334
 1663 0010 23EA0203 		bic	r3, r3, r2
 1664 0014 4CF80030 		str	r3, [ip, r0]
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1665              		.loc 1 814 1 view .LVU335
 1666 0018 7047     		bx	lr
 1667              		.cfi_endproc
 1668              	.LFE163:
 1670              		.section	.text.usart_interrupt_flag_get,"ax",%progbits
 1671              		.align	1
 1672              		.global	usart_interrupt_flag_get
 1673              		.syntax unified
 1674              		.thumb
 1675              		.thumb_func
 1677              	usart_interrupt_flag_get:
 1678              	.LVL110:
 1679              	.LFB164:
 815:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 816:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 817:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      get USART interrupt and flag status
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 819:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 820:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 821:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt and flag
 822:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt and flag
 823:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt and flag
 824:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt and flag
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: read data buffer not empty interrupt and overrun error
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt and flag
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt and flag
 828:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt and flag
 829:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: error interrupt and overrun error
 830:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: error interrupt and noise error flag
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: error interrupt and frame error flag
ARM GAS  C:\Temp\ccr3vGFX.s 			page 44


 832:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_EB: interrupt enable bit of end of block event and flag
 833:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RT: interrupt enable bit of receive timeout event and flag
 834:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     FlagStatus: SET or RESET
 836:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 837:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1680              		.loc 1 838 1 is_stmt 1 view -0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              		@ link register save eliminated.
 1685              		.loc 1 838 1 is_stmt 0 view .LVU337
 1686 0000 10B4     		push	{r4}
 1687              	.LCFI4:
 1688              		.cfi_def_cfa_offset 4
 1689              		.cfi_offset 4, -4
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 1690              		.loc 1 839 5 is_stmt 1 view .LVU338
 1691              	.LVL111:
 840:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* get the interrupt enable bit status */
 841:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 1692              		.loc 1 841 5 view .LVU339
 1693              		.loc 1 841 18 is_stmt 0 view .LVU340
 1694 0002 C1F38913 		ubfx	r3, r1, #6, #10
 1695 0006 1C58     		ldr	r4, [r3, r0]
 1696              		.loc 1 841 58 view .LVU341
 1697 0008 01F01F02 		and	r2, r1, #31
 1698 000c 0123     		movs	r3, #1
 1699 000e 03FA02F2 		lsl	r2, r3, r2
 1700              		.loc 1 841 15 view .LVU342
 1701 0012 1440     		ands	r4, r4, r2
 1702              	.LVL112:
 842:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     /* get the corresponding flag bit status */
 843:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 1703              		.loc 1 843 5 is_stmt 1 view .LVU343
 1704              		.loc 1 843 19 is_stmt 0 view .LVU344
 1705 0014 8A0D     		lsrs	r2, r1, #22
 1706 0016 1258     		ldr	r2, [r2, r0]
 1707              		.loc 1 843 60 view .LVU345
 1708 0018 C1F30441 		ubfx	r1, r1, #16, #5
 1709              	.LVL113:
 1710              		.loc 1 843 60 view .LVU346
 1711 001c 8B40     		lsls	r3, r3, r1
 1712              	.LVL114:
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 845:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     if((0U != flagstatus) && (0U != intenable)){
 1713              		.loc 1 845 5 is_stmt 1 view .LVU347
 1714              		.loc 1 845 7 is_stmt 0 view .LVU348
 1715 001e 1A42     		tst	r2, r3
 1716 0020 02D0     		beq	.L85
 1717              		.loc 1 845 27 discriminator 1 view .LVU349
 1718 0022 2CB9     		cbnz	r4, .L86
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return SET;
 847:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }else{
 848:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return RESET; 
 1719              		.loc 1 848 16 view .LVU350
ARM GAS  C:\Temp\ccr3vGFX.s 			page 45


 1720 0024 0020     		movs	r0, #0
 1721              	.LVL115:
 1722              		.loc 1 848 16 view .LVU351
 1723 0026 00E0     		b	.L84
 1724              	.LVL116:
 1725              	.L85:
 1726              		.loc 1 848 16 view .LVU352
 1727 0028 0020     		movs	r0, #0
 1728              	.LVL117:
 1729              	.L84:
 849:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     }
 850:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1730              		.loc 1 850 1 view .LVU353
 1731 002a 5DF8044B 		ldr	r4, [sp], #4
 1732              	.LCFI5:
 1733              		.cfi_remember_state
 1734              		.cfi_restore 4
 1735              		.cfi_def_cfa_offset 0
 1736              	.LVL118:
 1737              		.loc 1 850 1 view .LVU354
 1738 002e 7047     		bx	lr
 1739              	.LVL119:
 1740              	.L86:
 1741              	.LCFI6:
 1742              		.cfi_restore_state
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return SET;
 1743              		.loc 1 846 16 view .LVU355
 1744 0030 0120     		movs	r0, #1
 1745              	.LVL120:
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****         return SET;
 1746              		.loc 1 846 16 view .LVU356
 1747 0032 FAE7     		b	.L84
 1748              		.cfi_endproc
 1749              	.LFE164:
 1751              		.section	.text.usart_interrupt_flag_clear,"ax",%progbits
 1752              		.align	1
 1753              		.global	usart_interrupt_flag_clear
 1754              		.syntax unified
 1755              		.thumb
 1756              		.thumb_func
 1758              	usart_interrupt_flag_clear:
 1759              	.LVL121:
 1760              	.LFB165:
 851:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** 
 852:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** /*!
 853:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \brief      clear USART interrupt flag in STAT0/STAT1 register
 854:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 855:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[in]  int_flag: USART interrupt flags, refer to usart_interrupt_flag_enum
 856:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****                 only one parameter can be selected which is shown as below:
 857:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change flag
 858:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected flag
 859:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete
 860:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty
 861:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_EB: end of block flag
 862:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****       \arg        USART_INT_FLAG_RT: receiver timeout flag
 863:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \param[out] none
 864:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     \retval     none
ARM GAS  C:\Temp\ccr3vGFX.s 			page 46


 865:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** */
 866:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
 867:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** {
 1761              		.loc 1 867 1 is_stmt 1 view -0
 1762              		.cfi_startproc
 1763              		@ args = 0, pretend = 0, frame = 0
 1764              		@ frame_needed = 0, uses_anonymous_args = 0
 1765              		@ link register save eliminated.
 868:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c ****     USART_REG_VAL2(usart_periph, int_flag) = ~BIT(USART_BIT_POS2(int_flag));
 1766              		.loc 1 868 5 view .LVU358
 1767              		.loc 1 868 47 is_stmt 0 view .LVU359
 1768 0000 C1F30442 		ubfx	r2, r1, #16, #5
 1769 0004 0123     		movs	r3, #1
 1770 0006 9340     		lsls	r3, r3, r2
 1771              		.loc 1 868 5 view .LVU360
 1772 0008 890D     		lsrs	r1, r1, #22
 1773              	.LVL122:
 1774              		.loc 1 868 46 view .LVU361
 1775 000a DB43     		mvns	r3, r3
 1776              		.loc 1 868 44 view .LVU362
 1777 000c 0B50     		str	r3, [r1, r0]
 869:./GD32F30x_standard_peripheral/Source/gd32f30x_usart.c **** }
 1778              		.loc 1 869 1 view .LVU363
 1779 000e 7047     		bx	lr
 1780              		.cfi_endproc
 1781              	.LFE165:
 1783              		.text
 1784              	.Letext0:
 1785              		.file 2 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1786              		.file 3 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1787              		.file 4 "CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1788              		.file 5 "GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 1789              		.file 6 "GD32F30x_standard_peripheral/Include/gd32f30x_usart.h"
ARM GAS  C:\Temp\ccr3vGFX.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_usart.c
  C:\Temp\ccr3vGFX.s:21     .text.usart_deinit:00000000 $t
  C:\Temp\ccr3vGFX.s:27     .text.usart_deinit:00000000 usart_deinit
  C:\Temp\ccr3vGFX.s:132    .text.usart_deinit:00000084 $d
  C:\Temp\ccr3vGFX.s:138    .text.usart_baudrate_set:00000000 $t
  C:\Temp\ccr3vGFX.s:144    .text.usart_baudrate_set:00000000 usart_baudrate_set
  C:\Temp\ccr3vGFX.s:267    .text.usart_baudrate_set:00000068 $d
  C:\Temp\ccr3vGFX.s:273    .text.usart_parity_config:00000000 $t
  C:\Temp\ccr3vGFX.s:279    .text.usart_parity_config:00000000 usart_parity_config
  C:\Temp\ccr3vGFX.s:303    .text.usart_word_length_set:00000000 $t
  C:\Temp\ccr3vGFX.s:309    .text.usart_word_length_set:00000000 usart_word_length_set
  C:\Temp\ccr3vGFX.s:333    .text.usart_stop_bit_set:00000000 $t
  C:\Temp\ccr3vGFX.s:339    .text.usart_stop_bit_set:00000000 usart_stop_bit_set
  C:\Temp\ccr3vGFX.s:363    .text.usart_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:369    .text.usart_enable:00000000 usart_enable
  C:\Temp\ccr3vGFX.s:388    .text.usart_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:394    .text.usart_disable:00000000 usart_disable
  C:\Temp\ccr3vGFX.s:413    .text.usart_transmit_config:00000000 $t
  C:\Temp\ccr3vGFX.s:419    .text.usart_transmit_config:00000000 usart_transmit_config
  C:\Temp\ccr3vGFX.s:446    .text.usart_receive_config:00000000 $t
  C:\Temp\ccr3vGFX.s:452    .text.usart_receive_config:00000000 usart_receive_config
  C:\Temp\ccr3vGFX.s:479    .text.usart_data_first_config:00000000 $t
  C:\Temp\ccr3vGFX.s:485    .text.usart_data_first_config:00000000 usart_data_first_config
  C:\Temp\ccr3vGFX.s:509    .text.usart_invert_config:00000000 $t
  C:\Temp\ccr3vGFX.s:515    .text.usart_invert_config:00000000 usart_invert_config
  C:\Temp\ccr3vGFX.s:528    .text.usart_invert_config:00000008 $d
  C:\Temp\ccr3vGFX.s:534    .text.usart_invert_config:0000000e $t
  C:\Temp\ccr3vGFX.s:589    .text.usart_receiver_timeout_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:595    .text.usart_receiver_timeout_enable:00000000 usart_receiver_timeout_enable
  C:\Temp\ccr3vGFX.s:614    .text.usart_receiver_timeout_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:620    .text.usart_receiver_timeout_disable:00000000 usart_receiver_timeout_disable
  C:\Temp\ccr3vGFX.s:639    .text.usart_receiver_timeout_threshold_config:00000000 $t
  C:\Temp\ccr3vGFX.s:645    .text.usart_receiver_timeout_threshold_config:00000000 usart_receiver_timeout_threshold_config
  C:\Temp\ccr3vGFX.s:669    .text.usart_data_transmit:00000000 $t
  C:\Temp\ccr3vGFX.s:675    .text.usart_data_transmit:00000000 usart_data_transmit
  C:\Temp\ccr3vGFX.s:695    .text.usart_data_receive:00000000 $t
  C:\Temp\ccr3vGFX.s:701    .text.usart_data_receive:00000000 usart_data_receive
  C:\Temp\ccr3vGFX.s:720    .text.usart_address_config:00000000 $t
  C:\Temp\ccr3vGFX.s:726    .text.usart_address_config:00000000 usart_address_config
  C:\Temp\ccr3vGFX.s:753    .text.usart_mute_mode_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:759    .text.usart_mute_mode_enable:00000000 usart_mute_mode_enable
  C:\Temp\ccr3vGFX.s:778    .text.usart_mute_mode_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:784    .text.usart_mute_mode_disable:00000000 usart_mute_mode_disable
  C:\Temp\ccr3vGFX.s:803    .text.usart_mute_mode_wakeup_config:00000000 $t
  C:\Temp\ccr3vGFX.s:809    .text.usart_mute_mode_wakeup_config:00000000 usart_mute_mode_wakeup_config
  C:\Temp\ccr3vGFX.s:833    .text.usart_lin_mode_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:839    .text.usart_lin_mode_enable:00000000 usart_lin_mode_enable
  C:\Temp\ccr3vGFX.s:858    .text.usart_lin_mode_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:864    .text.usart_lin_mode_disable:00000000 usart_lin_mode_disable
  C:\Temp\ccr3vGFX.s:883    .text.usart_lin_break_detection_length_config:00000000 $t
  C:\Temp\ccr3vGFX.s:889    .text.usart_lin_break_detection_length_config:00000000 usart_lin_break_detection_length_config
  C:\Temp\ccr3vGFX.s:916    .text.usart_send_break:00000000 $t
  C:\Temp\ccr3vGFX.s:922    .text.usart_send_break:00000000 usart_send_break
  C:\Temp\ccr3vGFX.s:941    .text.usart_halfduplex_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:947    .text.usart_halfduplex_enable:00000000 usart_halfduplex_enable
  C:\Temp\ccr3vGFX.s:966    .text.usart_halfduplex_disable:00000000 $t
ARM GAS  C:\Temp\ccr3vGFX.s 			page 48


  C:\Temp\ccr3vGFX.s:972    .text.usart_halfduplex_disable:00000000 usart_halfduplex_disable
  C:\Temp\ccr3vGFX.s:991    .text.usart_synchronous_clock_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:997    .text.usart_synchronous_clock_enable:00000000 usart_synchronous_clock_enable
  C:\Temp\ccr3vGFX.s:1016   .text.usart_synchronous_clock_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:1022   .text.usart_synchronous_clock_disable:00000000 usart_synchronous_clock_disable
  C:\Temp\ccr3vGFX.s:1041   .text.usart_synchronous_clock_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1047   .text.usart_synchronous_clock_config:00000000 usart_synchronous_clock_config
  C:\Temp\ccr3vGFX.s:1093   .text.usart_guard_time_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1099   .text.usart_guard_time_config:00000000 usart_guard_time_config
  C:\Temp\ccr3vGFX.s:1123   .text.usart_smartcard_mode_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:1129   .text.usart_smartcard_mode_enable:00000000 usart_smartcard_mode_enable
  C:\Temp\ccr3vGFX.s:1148   .text.usart_smartcard_mode_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:1154   .text.usart_smartcard_mode_disable:00000000 usart_smartcard_mode_disable
  C:\Temp\ccr3vGFX.s:1173   .text.usart_smartcard_mode_nack_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:1179   .text.usart_smartcard_mode_nack_enable:00000000 usart_smartcard_mode_nack_enable
  C:\Temp\ccr3vGFX.s:1198   .text.usart_smartcard_mode_nack_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:1204   .text.usart_smartcard_mode_nack_disable:00000000 usart_smartcard_mode_nack_disable
  C:\Temp\ccr3vGFX.s:1223   .text.usart_smartcard_autoretry_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1229   .text.usart_smartcard_autoretry_config:00000000 usart_smartcard_autoretry_config
  C:\Temp\ccr3vGFX.s:1258   .text.usart_block_length_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1264   .text.usart_block_length_config:00000000 usart_block_length_config
  C:\Temp\ccr3vGFX.s:1288   .text.usart_irda_mode_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:1294   .text.usart_irda_mode_enable:00000000 usart_irda_mode_enable
  C:\Temp\ccr3vGFX.s:1313   .text.usart_irda_mode_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:1319   .text.usart_irda_mode_disable:00000000 usart_irda_mode_disable
  C:\Temp\ccr3vGFX.s:1338   .text.usart_prescaler_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1344   .text.usart_prescaler_config:00000000 usart_prescaler_config
  C:\Temp\ccr3vGFX.s:1368   .text.usart_irda_lowpower_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1374   .text.usart_irda_lowpower_config:00000000 usart_irda_lowpower_config
  C:\Temp\ccr3vGFX.s:1401   .text.usart_hardware_flow_rts_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1407   .text.usart_hardware_flow_rts_config:00000000 usart_hardware_flow_rts_config
  C:\Temp\ccr3vGFX.s:1434   .text.usart_hardware_flow_cts_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1440   .text.usart_hardware_flow_cts_config:00000000 usart_hardware_flow_cts_config
  C:\Temp\ccr3vGFX.s:1467   .text.usart_dma_receive_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1473   .text.usart_dma_receive_config:00000000 usart_dma_receive_config
  C:\Temp\ccr3vGFX.s:1500   .text.usart_dma_transmit_config:00000000 $t
  C:\Temp\ccr3vGFX.s:1506   .text.usart_dma_transmit_config:00000000 usart_dma_transmit_config
  C:\Temp\ccr3vGFX.s:1533   .text.usart_flag_get:00000000 $t
  C:\Temp\ccr3vGFX.s:1539   .text.usart_flag_get:00000000 usart_flag_get
  C:\Temp\ccr3vGFX.s:1575   .text.usart_flag_clear:00000000 $t
  C:\Temp\ccr3vGFX.s:1581   .text.usart_flag_clear:00000000 usart_flag_clear
  C:\Temp\ccr3vGFX.s:1607   .text.usart_interrupt_enable:00000000 $t
  C:\Temp\ccr3vGFX.s:1613   .text.usart_interrupt_enable:00000000 usart_interrupt_enable
  C:\Temp\ccr3vGFX.s:1639   .text.usart_interrupt_disable:00000000 $t
  C:\Temp\ccr3vGFX.s:1645   .text.usart_interrupt_disable:00000000 usart_interrupt_disable
  C:\Temp\ccr3vGFX.s:1671   .text.usart_interrupt_flag_get:00000000 $t
  C:\Temp\ccr3vGFX.s:1677   .text.usart_interrupt_flag_get:00000000 usart_interrupt_flag_get
  C:\Temp\ccr3vGFX.s:1752   .text.usart_interrupt_flag_clear:00000000 $t
  C:\Temp\ccr3vGFX.s:1758   .text.usart_interrupt_flag_clear:00000000 usart_interrupt_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
