#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Mon Dec  9 09:15:45 2024
# Process ID: 8060
# Current directory: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20608 C:\Users\axelo\OneDrive\Skrivebord\NyFPGA\NyFPGA.xpr
# Log file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/vivado.log
# Journal file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA\vivado.jou
# Running On        :AxelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :9663 MB
# Total Virtual     :26537 MB
# Available Virtual :13402 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.625 ; gain = 524.172
update_compile_order -fileset sources_1
INFO: [Vivado 12-5457] ref source:C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_AlgM_0_0/design_1_AlgM_0_0.dcp' for cell 'design_1_i/AlgM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_Correlator_TOF_0_0/design_1_Correlator_TOF_0_0.dcp' for cell 'design_1_i/Correlator_TOF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_PosUpdateLatch_0_0/design_1_PosUpdateLatch_0_0.dcp' for cell 'design_1_i/PosUpdateLatch_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_SPI_subnode_0_0/design_1_SPI_subnode_0_0.dcp' for cell 'design_1_i/SPI_subnode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_Sample2TOF_0_0/design_1_Sample2TOF_0_0.dcp' for cell 'design_1_i/Sample2TOF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_Shifter_0_0/design_1_Shifter_0_0.dcp' for cell 'design_1_i/Shifter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_sat_sel_0_0/design_1_sat_sel_0_0.dcp' for cell 'design_1_i/sat_sel_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_0_0/design_1_xpm_cdc_gen_0_0.dcp' for cell 'design_1_i/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.gen/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'design_1_i/AlgM_0/U0/cordic_SqrtRoot'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.555 . Memory (MB): peak = 2383.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2863 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/constrs_1/new/Constr.xdc]
Finished Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/constrs_1/new/Constr.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2906.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 2920.910 ; gain = 776.652
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2959.988 ; gain = 39.078
INFO: [SIM-utils-36] Netlist generated:C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim/sample.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Correlator_TOF_0_0_Correlator_TOF'
INFO: [VRFC 10-3107] analyzing entity 'design_1_PosUpdateLatch_0_0_PosUpdateLatch'
INFO: [VRFC 10-3107] analyzing entity 'design_1_SPI_subnode_0_0_SPI_subnode'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Sample2TOF_0_0_Sample2TOF'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Shifter_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_clk_wiz_0_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'design_1_sat_sel_0_0_Sat_LUT_m'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xadc_wiz_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xpm_cdc_gen_0_0_xpm_cdc_single'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_c_addsub_v12_0_18_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized101\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized103\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized111\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized111_1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized113\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized113_0\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized11_11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized25_8\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized31_9\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized45_6\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized51\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized51_7\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized57\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized59\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized5_10\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized61\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized63\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized65\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized65_4\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized71\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized71_5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized77\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized79\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized81\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized83\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized85\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized85_2\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized91\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized91_3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized97\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay__parameterized99\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_delay_bit__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_xbip_pipe_v3_0_9_viv'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Correlator_TOF_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_PosUpdateLatch_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_SPI_subnode_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Sample2TOF_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_clk_wiz_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_sat_sel_0_0_sat_sel'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xpm_cdc_gen_0_0_xpm_cdc_pulse'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_c_addsub_v12_0_18_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_sat_sel_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xpm_cdc_gen_0_0_xpm_cdc_gen_v1_0_4'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_c_addsub_v12_0_18_legacy'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_legacy__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xpm_cdc_gen_0_0'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_c_addsub_v12_0_18_viv'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_c_addsub_v12_0_18_viv__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_addsub'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_addsub__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_cordic_sqrt_mod'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\cordic_0_cordic_sqrt_mod__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_cordic_sqrt'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_cordic_v6_0_22_synth'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_cordic_v6_0_22_viv'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0_cordic_v6_0_22'
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_AlgM_0_0_AlgM'
INFO: [VRFC 10-3107] analyzing entity 'design_1_AlgM_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling module xil_defaultlib.glbl
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110011001010")(0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100101100110010101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010101101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011010100101010110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010010001011010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101110000...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.cordic_0_xbip_pipe_v3_0_9_viv [cordic_0_xbip_pipe_v3_0_9_viv_de...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized11_11\ [\cordic_0_delay__parameterized11...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized1\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized1\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized1\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized1\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized1\ [\cordic_0_addsub__parameterized1...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized1\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized5_10\ [\cordic_0_delay__parameterized5_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized1\ [\cordic_0_delay__parameterized1_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized3\ [\cordic_0_delay__parameterized3_...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_c_addsub_v12_0_18_lut6_legacy [cordic_0_c_addsub_v12_0_18_lut6_...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_c_addsub_v12_0_18_fabric_legacy [cordic_0_c_addsub_v12_0_18_fabri...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_c_addsub_v12_0_18_legacy [cordic_0_c_addsub_v12_0_18_legac...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_c_addsub_v12_0_18_viv [cordic_0_c_addsub_v12_0_18_viv_d...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_addsub [cordic_0_addsub_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_cordic_sqrt_mod [cordic_0_cordic_sqrt_mod_default]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized11\ [\cordic_0_delay__parameterized11...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized17\ [\cordic_0_delay__parameterized17...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized19\ [\cordic_0_delay__parameterized19...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized5\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized5\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized5\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized5\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized5\ [\cordic_0_addsub__parameterized5...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized5\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized5\ [\cordic_0_delay__parameterized5_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized3\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized3\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized3\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized3\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized3\ [\cordic_0_addsub__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized3\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized31_9\ [\cordic_0_delay__parameterized31...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized9\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized9\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized9\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized9\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized9\ [\cordic_0_addsub__parameterized9...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized9\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized25_8\ [\cordic_0_delay__parameterized25...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized21\ [\cordic_0_delay__parameterized21...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized23\ [\cordic_0_delay__parameterized23...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized7\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized7\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized7\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized7\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized7\ [\cordic_0_addsub__parameterized7...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized7\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized31\ [\cordic_0_delay__parameterized31...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized37\ [\cordic_0_delay__parameterized37...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized39\ [\cordic_0_delay__parameterized39...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized13\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized13\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized13\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized13\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized13\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized13\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized25\ [\cordic_0_delay__parameterized25...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized11\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized11\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized11\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized11\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized11\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized11\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized51_7\ [\cordic_0_delay__parameterized51...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized17\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized17\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized17\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized17\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized17\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized17\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized45_6\ [\cordic_0_delay__parameterized45...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized41\ [\cordic_0_delay__parameterized41...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized43\ [\cordic_0_delay__parameterized43...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized15\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized15\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized15\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized15\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized15\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized15\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized51\ [\cordic_0_delay__parameterized51...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized57\ [\cordic_0_delay__parameterized57...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized59\ [\cordic_0_delay__parameterized59...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized21\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized21\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized21\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized21\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized21\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized21\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized45\ [\cordic_0_delay__parameterized45...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized19\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized19\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized19\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized19\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized19\ [\cordic_0_addsub__parameterized1...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized19\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized71_5\ [\cordic_0_delay__parameterized71...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized25\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized25\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized25\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized25\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized25\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized25\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized65_4\ [\cordic_0_delay__parameterized65...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized61\ [\cordic_0_delay__parameterized61...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized63\ [\cordic_0_delay__parameterized63...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized23\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized23\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized23\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized23\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized23\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized23\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized71\ [\cordic_0_delay__parameterized71...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized77\ [\cordic_0_delay__parameterized77...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized79\ [\cordic_0_delay__parameterized79...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized29\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized29\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized29\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized29\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized29\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized29\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized65\ [\cordic_0_delay__parameterized65...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized27\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized27\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized27\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized27\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized27\ [\cordic_0_addsub__parameterized2...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized27\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized91_3\ [\cordic_0_delay__parameterized91...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized33\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized33\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized33\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized33\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized33\ [\cordic_0_addsub__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized33\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized85_2\ [\cordic_0_delay__parameterized85...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized81\ [\cordic_0_delay__parameterized81...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized83\ [\cordic_0_delay__parameterized83...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized31\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized31\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized31\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized31\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized31\ [\cordic_0_addsub__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized31\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized91\ [\cordic_0_delay__parameterized91...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized97\ [\cordic_0_delay__parameterized97...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized99\ [\cordic_0_delay__parameterized99...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized37\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized37\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized37\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized37\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized37\ [\cordic_0_addsub__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized37\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized85\ [\cordic_0_delay__parameterized85...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized35\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized35\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized35\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized35\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized35\ [\cordic_0_addsub__parameterized3...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized35\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized111_1\ [\cordic_0_delay__parameterized11...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized41\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized41\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized41\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized41\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized41\ [\cordic_0_addsub__parameterized4...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized41\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized101\ [\cordic_0_delay__parameterized10...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized103\ [\cordic_0_delay__parameterized10...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized39\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized39\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized39\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized39\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized39\ [\cordic_0_addsub__parameterized3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized39\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized113\ [\cordic_0_delay__parameterized11...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized111\ [\cordic_0_delay__parameterized11...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay__parameterized113_0\ [\cordic_0_delay__parameterized11...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_lut6_legacy__parameterized43\ [\cordic_0_c_addsub_v12_0_18_lut6...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_fabric_legacy__parameterized43\ [\cordic_0_c_addsub_v12_0_18_fabr...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_legacy__parameterized43\ [\cordic_0_c_addsub_v12_0_18_lega...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_c_addsub_v12_0_18_viv__parameterized43\ [\cordic_0_c_addsub_v12_0_18_viv_...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_addsub__parameterized43\ [\cordic_0_addsub__parameterized4...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_cordic_sqrt_mod__parameterized43\ [\cordic_0_cordic_sqrt_mod__param...]
Compiling architecture structure of entity xil_defaultlib.\cordic_0_delay_bit__parameterized1\ [\cordic_0_delay_bit__parameteriz...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_cordic_sqrt [cordic_0_cordic_sqrt_default]
Compiling architecture structure of entity xil_defaultlib.cordic_0_cordic_v6_0_22_synth [cordic_0_cordic_v6_0_22_synth_de...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_cordic_v6_0_22_viv [cordic_0_cordic_v6_0_22_viv_defa...]
Compiling architecture structure of entity xil_defaultlib.cordic_0_cordic_v6_0_22 [cordic_0_cordic_v6_0_22_default]
Compiling architecture structure of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101110...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010111110111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110111010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010100011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001010100011010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100011101111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101011101111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100101100101100101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110001100011101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101110111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111010111010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011010011010011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001010110001010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100001010110010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101010111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001110111100010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111101111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111110000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000111111111001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111010011001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100110010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101100110010011100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111011110000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111110001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111101011111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100110000110110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.design_1_AlgM_0_0_AlgM [design_1_algm_0_0_algm_default]
Compiling architecture structure of entity xil_defaultlib.design_1_AlgM_0_0 [design_1_algm_0_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101011101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111110111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000001111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100111101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011010010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000100101101110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010011101011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100010111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011110010001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111000100001111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100010100110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110010001001111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011000001001110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010010001011010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000110101111101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010100110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000100010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011110111011010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010010111011011110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111110110001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000001000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000010110101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010001000111010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001011010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001101110111110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110101110101111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000110101111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011101000111010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101110101111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100111001001110010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100001111011011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100010000111010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010101010000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111101110101111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001001000010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101101111011011110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010111011111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111001010000010...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101101100101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture structure of entity xil_defaultlib.design_1_Correlator_TOF_0_0_Correlator_TOF [design_1_correlator_tof_0_0_corr...]
Compiling architecture structure of entity xil_defaultlib.design_1_Correlator_TOF_0_0 [design_1_correlator_tof_0_0_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110000000001010...]
Compiling architecture structure of entity xil_defaultlib.design_1_PosUpdateLatch_0_0_PosUpdateLatch [design_1_posupdatelatch_0_0_posu...]
Compiling architecture structure of entity xil_defaultlib.design_1_PosUpdateLatch_0_0 [design_1_posupdatelatch_0_0_defa...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000111100001111...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111110010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101000000")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_SPI_subnode_0_0_SPI_subnode [design_1_spi_subnode_0_0_spi_sub...]
Compiling architecture structure of entity xil_defaultlib.design_1_SPI_subnode_0_0 [design_1_spi_subnode_0_0_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110111010110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101011101111101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110011010010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100001000111100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111000101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001000000100110000...]
Compiling architecture structure of entity xil_defaultlib.design_1_Sample2TOF_0_0_Sample2TOF [design_1_sample2tof_0_0_sample2t...]
Compiling architecture structure of entity xil_defaultlib.design_1_Sample2TOF_0_0 [design_1_sample2tof_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1_Shifter_0_0 [design_1_shifter_0_0_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=9.0,...]
Compiling architecture structure of entity xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz [design_1_clk_wiz_0_0_clk_wiz_def...]
Compiling architecture structure of entity xil_defaultlib.design_1_clk_wiz_0_0 [design_1_clk_wiz_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1_sat_sel_0_0_Sat_LUT_m [design_1_sat_sel_0_0_sat_lut_m_d...]
Compiling architecture structure of entity xil_defaultlib.design_1_sat_sel_0_0_sat_sel [design_1_sat_sel_0_0_sat_sel_def...]
Compiling architecture structure of entity xil_defaultlib.design_1_sat_sel_0_0 [design_1_sat_sel_0_0_default]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000010001"...]
Compiling architecture structure of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1_xpm_cdc_gen_0_0_xpm_cdc_single [design_1_xpm_cdc_gen_0_0_xpm_cdc...]
Compiling architecture structure of entity xil_defaultlib.design_1_xpm_cdc_gen_0_0_xpm_cdc_pulse [design_1_xpm_cdc_gen_0_0_xpm_cdc...]
Compiling architecture structure of entity xil_defaultlib.design_1_xpm_cdc_gen_0_0_xpm_cdc_gen_v1_0_4 [design_1_xpm_cdc_gen_0_0_xpm_cdc...]
Compiling architecture structure of entity xil_defaultlib.design_1_xpm_cdc_gen_0_0 [design_1_xpm_cdc_gen_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_func_synth
run_program: Time (s): cpu = 00:00:25 ; elapsed = 00:05:30 . Memory (MB): peak = 2959.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '329' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2969.594 ; gain = 9.605
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:14 ; elapsed = 00:07:27 . Memory (MB): peak = 2969.594 ; gain = 825.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 09:33:14 2024...
