Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      6386/24288    26%
Info:         logic LUTs:   5140/24288    21%
Info:         carry LUTs:    712/24288     2%
Info:           RAM LUTs:    356/12144     2%
Info:          RAMW LUTs:    178/ 6072     2%

Info:      Total DFFs:      6288/24288    25%

Info: Packing IOs..
Info: $sdram_dq[15]$iobuf_i: sdram_dq_$_TBUF__Y_15.Y
Info: pin 'sdram_dq[15]$tr_io' constrained to Bel 'X72/Y26/PIOB'.
Info: $sdram_dq[14]$iobuf_i: sdram_dq_$_TBUF__Y_14.Y
Info: pin 'sdram_dq[14]$tr_io' constrained to Bel 'X72/Y26/PIOD'.
Info: $sdram_dq[13]$iobuf_i: sdram_dq_$_TBUF__Y_13.Y
Info: pin 'sdram_dq[13]$tr_io' constrained to Bel 'X72/Y26/PIOC'.
Info: $sdram_dq[12]$iobuf_i: sdram_dq_$_TBUF__Y_12.Y
Info: pin 'sdram_dq[12]$tr_io' constrained to Bel 'X72/Y35/PIOD'.
Info: $sdram_dq[11]$iobuf_i: sdram_dq_$_TBUF__Y_11.Y
Info: pin 'sdram_dq[11]$tr_io' constrained to Bel 'X72/Y32/PIOA'.
Info: $sdram_dq[10]$iobuf_i: sdram_dq_$_TBUF__Y_10.Y
Info: pin 'sdram_dq[10]$tr_io' constrained to Bel 'X72/Y32/PIOB'.
Info: $sdram_dq[9]$iobuf_i: sdram_dq_$_TBUF__Y_9.Y
Info: pin 'sdram_dq[9]$tr_io' constrained to Bel 'X72/Y35/PIOA'.
Info: $sdram_dq[8]$iobuf_i: sdram_dq_$_TBUF__Y_8.Y
Info: pin 'sdram_dq[8]$tr_io' constrained to Bel 'X72/Y35/PIOB'.
Info: $sdram_dq[7]$iobuf_i: sdram_dq_$_TBUF__Y_7.Y
Info: pin 'sdram_dq[7]$tr_io' constrained to Bel 'X72/Y2/PIOB'.
Info: $sdram_dq[6]$iobuf_i: sdram_dq_$_TBUF__Y_6.Y
Info: pin 'sdram_dq[6]$tr_io' constrained to Bel 'X72/Y8/PIOA'.
Info: $sdram_dq[5]$iobuf_i: sdram_dq_$_TBUF__Y_5.Y
Info: pin 'sdram_dq[5]$tr_io' constrained to Bel 'X72/Y5/PIOB'.
Info: $sdram_dq[4]$iobuf_i: sdram_dq_$_TBUF__Y_4.Y
Info: pin 'sdram_dq[4]$tr_io' constrained to Bel 'X72/Y11/PIOD'.
Info: $sdram_dq[3]$iobuf_i: sdram_dq_$_TBUF__Y_3.Y
Info: pin 'sdram_dq[3]$tr_io' constrained to Bel 'X72/Y2/PIOD'.
Info: $sdram_dq[2]$iobuf_i: sdram_dq_$_TBUF__Y_2.Y
Info: pin 'sdram_dq[2]$tr_io' constrained to Bel 'X72/Y11/PIOC'.
Info: $sdram_dq[1]$iobuf_i: sdram_dq_$_TBUF__Y_1.Y
Info: pin 'sdram_dq[1]$tr_io' constrained to Bel 'X72/Y8/PIOB'.
Info: $sdram_dq[0]$iobuf_i: sdram_dq_$_TBUF__Y.Y
Info: pin 'sdram_dq[0]$tr_io' constrained to Bel 'X72/Y14/PIOA'.
Info: $led[2]$iobuf_i: led_$_TBUF__Y_2.Y
Info: pin 'led[2]$tr_io' constrained to Bel 'X53/Y0/PIOB'.
Info: $led[1]$iobuf_i: led_$_TBUF__Y_1.Y
Info: pin 'led[1]$tr_io' constrained to Bel 'X53/Y0/PIOA'.
Info: $led[0]$iobuf_i: led_$_TBUF__Y.Y
Info: pin 'led[0]$tr_io' constrained to Bel 'X49/Y0/PIOA'.
Info: pin 'serial_tx$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: pin 'serial_rx$tr_io' constrained to Bel 'X42/Y0/PIOA'.
Info: pin 'sdram_we_n$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'sdram_ras_n$tr_io' constrained to Bel 'X72/Y2/PIOA'.
Info: pin 'sdram_dm[1]$tr_io' constrained to Bel 'X72/Y38/PIOD'.
Info: pin 'sdram_dm[0]$tr_io' constrained to Bel 'X72/Y5/PIOA'.
Info: pin 'sdram_cs_n$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'sdram_clock$tr_io' constrained to Bel 'X72/Y38/PIOC'.
Info: pin 'sdram_cke$tr_io' constrained to Bel 'X72/Y26/PIOA'.
Info: pin 'sdram_cas_n$tr_io' constrained to Bel 'X72/Y20/PIOA'.
Info: pin 'sdram_ba[1]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'sdram_ba[0]$tr_io' constrained to Bel 'X72/Y14/PIOB'.
Info: pin 'sdram_a[12]$tr_io' constrained to Bel 'X72/Y41/PIOD'.
Info: pin 'sdram_a[11]$tr_io' constrained to Bel 'X72/Y41/PIOB'.
Info: pin 'sdram_a[10]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'sdram_a[9]$tr_io' constrained to Bel 'X72/Y23/PIOD'.
Info: pin 'sdram_a[8]$tr_io' constrained to Bel 'X72/Y44/PIOB'.
Info: pin 'sdram_a[7]$tr_io' constrained to Bel 'X72/Y41/PIOC'.
Info: pin 'sdram_a[6]$tr_io' constrained to Bel 'X72/Y23/PIOC'.
Info: pin 'sdram_a[5]$tr_io' constrained to Bel 'X72/Y44/PIOA'.
Info: pin 'sdram_a[4]$tr_io' constrained to Bel 'X72/Y23/PIOB'.
Info: pin 'sdram_a[3]$tr_io' constrained to Bel 'X72/Y23/PIOA'.
Info: pin 'sdram_a[2]$tr_io' constrained to Bel 'X56/Y0/PIOA'.
Info: pin 'sdram_a[1]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'sdram_a[0]$tr_io' constrained to Bel 'X72/Y20/PIOB'.
Info: pin 'io_jtag_tms$tr_io' constrained to Bel 'X0/Y17/PIOA'.
Info: pin 'io_jtag_tdo$tr_io' constrained to Bel 'X0/Y17/PIOD'.
Info: pin 'io_jtag_tdi$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'io_jtag_tck$tr_io' constrained to Bel 'X0/Y8/PIOD'.
Info: pin 'gpdi_data2_p$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: pin 'gpdi_data1_p$tr_io' constrained to Bel 'X0/Y23/PIOA'.
Info: pin 'gpdi_data0_p$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'gpdi_clk_p$tr_io' constrained to Bel 'X0/Y8/PIOB'.
Info: pin 'cpu_reset_n$tr_io' constrained to Bel 'X72/Y32/PIOC'.
Info: pin 'clk25$tr_io' constrained to Bel 'X0/Y47/PIOC'.
Info: IOLOGIC component u_saxon.system_phyA_logic.WEn_gears_0 connected to PIO Bel X67/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.RASn_gears_0 connected to PIO Bel X72/Y2/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_9 connected to PIO Bel X72/Y35/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_8 connected to PIO Bel X72/Y35/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_7 connected to PIO Bel X72/Y2/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_6 connected to PIO Bel X72/Y8/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_5 connected to PIO Bel X72/Y5/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_4 connected to PIO Bel X72/Y11/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_3 connected to PIO Bel X72/Y2/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_2 connected to PIO Bel X72/Y11/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_15 connected to PIO Bel X72/Y26/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_14 connected to PIO Bel X72/Y26/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_13 connected to PIO Bel X72/Y26/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_12 connected to PIO Bel X72/Y35/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_11 connected to PIO Bel X72/Y32/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_10 connected to PIO Bel X72/Y32/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_1 connected to PIO Bel X72/Y8/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_0 connected to PIO Bel X72/Y14/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_1 connected to PIO Bel X72/Y38/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_0 connected to PIO Bel X72/Y5/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CSn_gears_0 connected to PIO Bel X65/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.CKE_gears_0 connected to PIO Bel X72/Y26/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CASn_gears_0 connected to PIO Bel X72/Y20/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_1 connected to PIO Bel X67/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_0 connected to PIO Bel X72/Y14/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_9 connected to PIO Bel X72/Y23/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_8 connected to PIO Bel X72/Y44/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_7 connected to PIO Bel X72/Y41/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_6 connected to PIO Bel X72/Y23/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_5 connected to PIO Bel X72/Y44/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_4 connected to PIO Bel X72/Y23/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_3 connected to PIO Bel X72/Y23/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_2 connected to PIO Bel X56/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_12 connected to PIO Bel X72/Y41/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_11 connected to PIO Bel X72/Y41/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_10 connected to PIO Bel X65/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_1 connected to PIO Bel X60/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_0 connected to PIO Bel X72/Y20/PIOB
Info: IOLOGIC component u_saxon.clocking_bb connected to PIO Bel X72/Y38/PIOC
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'u_saxon.clocking_pll.EHXPLLL' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 50.0 MHz for net u_saxon.clocking_pll_clkout_system
Info:     Derived frequency constraint of 100.0 MHz for net u_saxon.clocking_pll_clkout_sdram
Info:     Derived frequency constraint of 100.0 MHz for net u_saxon.clocking_pll_clkout_sdram_DCCA_CLKO
Info: Promoting globals...
Info:     promoting clock net u_saxon.clocking_pll_clkout_sdram_DCCA_CLKO to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_system to global network
Info:     promoting clock net io_jtag_tck$TRELLIS_IO_IN to global network
Info:     promoting clock net clk25$TRELLIS_IO_IN to global network
Info: Checksum: 0xe6d6d801

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xb94ccb5c

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:  5193/12144    42%
Info: 	          TRELLIS_IO:    54/  197    27%
Info: 	                DCCA:     4/   56     7%
Info: 	              DP16KD:    40/   56    71%
Info: 	          MULT18X18D:     4/   28    14%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     1/    2    50%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:    33/  128    25%
Info: 	            SIOLOGIC:     6/   69     8%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 94 cells based on constraints.
Info: Creating initial analytic placement for 4459 cells, random placement wirelen = 349406.
Info:     at initial placer iter 0, wirelen = 4895
Info:     at initial placer iter 1, wirelen = 4707
Info:     at initial placer iter 2, wirelen = 4451
Info:     at initial placer iter 3, wirelen = 4429
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 4498, spread = 92451, legal = 94943; time = 0.18s
Info:     at iteration #2, type ALL: wirelen solved = 7506, spread = 85694, legal = 89657; time = 0.19s
Info:     at iteration #3, type ALL: wirelen solved = 11885, spread = 82291, legal = 86863; time = 0.17s
Info:     at iteration #4, type ALL: wirelen solved = 15583, spread = 79768, legal = 82504; time = 0.17s
Info:     at iteration #5, type ALL: wirelen solved = 18508, spread = 71443, legal = 74429; time = 0.17s
Info:     at iteration #6, type ALL: wirelen solved = 22471, spread = 64230, legal = 67213; time = 0.17s
Info:     at iteration #7, type ALL: wirelen solved = 25404, spread = 61322, legal = 64611; time = 0.16s
Info:     at iteration #8, type ALL: wirelen solved = 28485, spread = 59446, legal = 62983; time = 0.16s
Info:     at iteration #9, type ALL: wirelen solved = 29790, spread = 57071, legal = 61897; time = 0.15s
Info:     at iteration #10, type ALL: wirelen solved = 31077, spread = 57004, legal = 60831; time = 0.16s
Info:     at iteration #11, type ALL: wirelen solved = 33019, spread = 57291, legal = 61284; time = 0.16s
Info:     at iteration #12, type ALL: wirelen solved = 33124, spread = 57110, legal = 61321; time = 0.15s
Info:     at iteration #13, type ALL: wirelen solved = 34378, spread = 56823, legal = 60547; time = 0.17s
Info:     at iteration #14, type ALL: wirelen solved = 35327, spread = 57193, legal = 61381; time = 0.15s
Info:     at iteration #15, type ALL: wirelen solved = 36380, spread = 56530, legal = 61106; time = 0.16s
Info:     at iteration #16, type ALL: wirelen solved = 36905, spread = 56384, legal = 61171; time = 0.15s
Info:     at iteration #17, type ALL: wirelen solved = 37707, spread = 56600, legal = 61098; time = 0.16s
Info:     at iteration #18, type ALL: wirelen solved = 39035, spread = 58388, legal = 62475; time = 0.15s
Info: HeAP Placer Time: 4.93s
Info:   of which solving equations: 2.73s
Info:   of which spreading cells: 0.42s
Info:   of which strict legalisation: 0.18s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 2595, wirelen = 60547
Info:   at iteration #5: temp = 0.000000, timing cost = 2505, wirelen = 50731
Info:   at iteration #10: temp = 0.000000, timing cost = 2355, wirelen = 49081
Info:   at iteration #15: temp = 0.000000, timing cost = 2505, wirelen = 48118
Info:   at iteration #19: temp = 0.000000, timing cost = 2297, wirelen = 47860 
Info: SA placement time 14.08s

Info: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 38.67 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 67.62 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 236.52 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 4.74 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 11.40 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 3.48 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 3.11 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 3.40 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.49 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 5.20 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 22.72 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 2.92 ns

Info: Slack histogram:
Info:  legend: * represents 25 endpoint(s)
Info:          + represents [1,25) endpoint(s)
Info: [ -5863,  -1465) |*************+
Info: [ -1465,   2933) |************************************************************ 
Info: [  2933,   7331) |********************************************************+
Info: [  7331,  11729) |*************************************+
Info: [ 11729,  16127) |**********************************************************+
Info: [ 16127,  20525) |**********************************************************+
Info: [ 20525,  24923) | 
Info: [ 24923,  29321) | 
Info: [ 29321,  33719) | 
Info: [ 33719,  38117) |**+
Info: [ 38117,  42515) | 
Info: [ 42515,  46913) | 
Info: [ 46913,  51311) | 
Info: [ 51311,  55709) | 
Info: [ 55709,  60107) | 
Info: [ 60107,  64505) |*****+
Info: [ 64505,  68903) |**+
Info: [ 68903,  73301) |*****+
Info: [ 73301,  77699) |***********+
Info: [ 77699,  82097) |*********************+
Info: Checksum: 0x38cd2ea7
Info: Routing globals...
Info:     routing clock net $glbnet$clk25$TRELLIS_IO_IN using global 0
Info:     routing clock net $glbnet$io_jtag_tck$TRELLIS_IO_IN using global 1
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_system using global 2
Info:     routing clock net u_saxon.clocking_pll_clkout_sdram_DCCA_CLKO using global 3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 27651 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       11        988 |   11   988 |     26685|       0.34       0.34|
Info:       2000 |       49       1950 |   38   962 |     25808|       0.23       0.58|
Info:       3000 |       85       2914 |   36   964 |     25002|       0.21       0.79|
Info:       4000 |      101       3898 |   16   984 |     24088|       0.17       0.96|
Info:       5000 |      123       4876 |   22   978 |     23210|       0.23       1.19|
Info:       6000 |      134       5865 |   11   989 |     22262|       0.16       1.35|
Info:       7000 |      173       6826 |   39   961 |     21368|       0.23       1.59|
Info:       8000 |      221       7778 |   48   952 |     20449|       0.24       1.83|
Info:       9000 |      260       8739 |   39   961 |     19507|       0.22       2.05|
Info:      10000 |      292       9707 |   32   968 |     18558|       0.21       2.26|
Info:      11000 |      336      10663 |   44   956 |     17649|       0.24       2.50|
Info:      12000 |      380      11619 |   44   956 |     16703|       0.25       2.74|
Info:      13000 |      452      12547 |   72   928 |     15824|       0.28       3.02|
Info:      14000 |      513      13486 |   61   939 |     14912|       0.26       3.28|
Info:      15000 |      570      14429 |   57   943 |     14043|       0.25       3.53|
Info:      16000 |      653      15346 |   83   917 |     13211|       0.30       3.83|
Info:      17000 |      721      16278 |   68   932 |     12343|       0.29       4.12|
Info:      18000 |      816      17183 |   95   905 |     11474|       0.35       4.47|
Info:      19000 |      981      18018 |  165   835 |     10753|       0.40       4.87|
Info:      20000 |     1102      18897 |  121   879 |      9989|       0.38       5.25|
Info:      21000 |     1248      19751 |  146   854 |      9220|       0.48       5.74|
Info:      22000 |     1333      20666 |   85   915 |      8370|       0.40       6.14|
Info:      23000 |     1437      21562 |  104   896 |      7581|       0.37       6.51|
Info:      24000 |     1631      22368 |  194   806 |      6939|       0.51       7.02|
Info:      25000 |     1813      23186 |  182   818 |      6303|       0.46       7.49|
Info:      26000 |     2037      23962 |  224   776 |      5914|       0.54       8.03|
Info:      27000 |     2216      24783 |  179   821 |      5411|       0.52       8.55|
Info:      28000 |     2423      25576 |  207   793 |      4769|       0.60       9.15|
Info:      29000 |     2575      26424 |  152   848 |      3976|       0.58       9.73|
Info:      30000 |     2706      27293 |  131   869 |      3224|       0.43      10.16|
Info:      31000 |     2933      28066 |  227   773 |      2714|       0.66      10.82|
Info:      32000 |     3195      28804 |  262   738 |      2324|       0.61      11.43|
Info:      33000 |     3479      29520 |  284   716 |      1887|       0.69      12.12|
Info:      34000 |     3727      30272 |  248   752 |      1599|       0.60      12.72|
Info:      35000 |     3807      31192 |   80   920 |       738|       0.33      13.04|
Info:      35737 |     3807      31930 |    0   738 |         0|       0.07      13.11|
Info: Routing complete.
Info: Router1 time 13.11s
Info: Checksum: 0x432a225e

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_system' (posedge -> posedge):
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA10
Info:  1.4  7.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO22[2] budget 1.337000 ns (37,25) -> (36,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  7.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  7.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1 budget 0.000000 ns (36,22) -> (36,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  7.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  7.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D0 budget 0.000000 ns (36,22) -> (36,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  7.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.9  8.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO1_LUT4_A_Z[4] budget 38.421001 ns (36,22) -> (36,21)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  9.1  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  9.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 budget 0.000000 ns (36,21) -> (36,21)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2  9.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  9.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1 budget 0.000000 ns (36,21) -> (36,21)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2  9.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.5 11.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[3] budget 0.540000 ns (36,21) -> (23,19)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 11.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 11.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (23,19) -> (23,19)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 11.8  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 11.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1 budget 0.000000 ns (23,19) -> (23,19)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 12.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2 13.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched budget 37.424999 ns (23,19) -> (18,18)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_PFUMX_C0_12_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:6536.23-6536.71
Info:                  ./ICESugarProMinimal.v:827.12-861.4
Info:  0.3 13.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_PFUMX_C0_12_SLICE.OFX0
Info:  1.7 15.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_PFUMX_C0_15_Z[3] budget 1.226000 ns (18,18) -> (19,18)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_LUT4_Z_B_PFUMX_Z_1_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 15.5  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_LUT4_Z_B_PFUMX_Z_1_SLICE.OFX0
Info:  1.4 16.9    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_16_DI_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z_D[1] budget 1.620000 ns (19,18) -> (23,18)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 17.3  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0 17.3    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 budget 0.000000 ns (23,18) -> (23,18)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60
Info:  0.2 17.5  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 17.5    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1 budget 0.000000 ns (23,18) -> (23,18)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 17.8  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.9 18.7    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI[0] budget 1.619000 ns (23,18) -> (21,19)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_90_TRELLIS_FF_Q_CE_LUT4_Z_1_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 18.9  Source u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_90_TRELLIS_FF_Q_CE_LUT4_Z_1_SLICE.F1
Info:  0.1 19.0    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_8_DI_LUT4_B_Z budget 1.157000 ns (21,19) -> (21,19)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_90_TRELLIS_FF_Q_CE_LUT4_Z_1_SLICE.DI1
Info:  0.0 19.0  Setup u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_90_TRELLIS_FF_Q_CE_LUT4_Z_1_SLICE.DI1
Info: 9.9 ns logic, 9.1 ns routing

Info: Critical path report for clock '$glbnet$io_jtag_tck$TRELLIS_IO_IN' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_1_SLICE.Q0
Info:  1.3  1.9    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state[2] budget 8.007000 ns (16,23) -> (19,23)
Info:                Sink u_saxon.jtagBridge_1.system_rsp_valid_LUT4_C_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.1  Source u_saxon.jtagBridge_1.system_rsp_valid_LUT4_C_SLICE.F1
Info:  1.2  3.3    Net io_jtag_tdi_LUT4_B_D[2] budget 8.007000 ns (19,23) -> (16,24)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.5  Source u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_SLICE.F1
Info:  0.5  4.0    Net u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z[2] budget 8.006000 ns (16,24) -> (15,24)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  4.4  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.OFX0
Info:  0.4  4.8    Net u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D[3] budget 8.006000 ns (15,24) -> (16,24)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.0  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.F1
Info:  0.1  5.2    Net u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd budget 8.006000 ns (16,24) -> (16,24)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.DI1
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:5528.23-5528.44
Info:                  ./ICESugarProMinimal.v:862.14-877.4
Info:  0.0  5.2  Setup u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.DI1
Info: 1.6 ns logic, 3.5 ns routing

Info: Critical path report for clock '$glbnet$clk25$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_TRELLIS_FF_Q_8_SLICE.Q0
Info:  1.4  1.9    Net counter[7] budget 19.063999 ns (64,32) -> (65,30)
Info:                Sink counter_TRELLIS_FF_Q_DI_CCU2C_S0_1$CCU2_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:52.11-52.18
Info:  0.4  2.4  Source counter_TRELLIS_FF_Q_DI_CCU2C_S0_1$CCU2_SLICE.FCO
Info:  0.0  2.4    Net counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[8] budget 0.000000 ns (65,30) -> (65,30)
Info:                Sink counter_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:61.18-61.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source counter_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_SLICE.FCO
Info:  0.0  2.4    Net counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[10] budget 0.000000 ns (65,30) -> (65,30)
Info:                Sink counter_TRELLIS_FF_Q_DI_CCU2C_S0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:61.18-61.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.5  Source counter_TRELLIS_FF_Q_DI_CCU2C_S0_6$CCU2_SLICE.FCO
Info:  0.0  2.5    Net counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[12] budget 0.000000 ns (65,30) -> (65,30)
Info:                Sink counter_TRELLIS_FF_Q_DI_CCU2C_S0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:61.18-61.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.6  Source counter_TRELLIS_FF_Q_DI_CCU2C_S0_5$CCU2_SLICE.FCO
Info:  0.0  2.6    Net counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[14] budget 0.000000 ns (65,30) -> (66,30)
Info:                Sink counter_TRELLIS_FF_Q_DI_CCU2C_S0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:61.18-61.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.5  3.0  Source counter_TRELLIS_FF_Q_DI_CCU2C_S0_4$CCU2_SLICE.F1
Info:  0.7  3.7    Net counter_TRELLIS_FF_Q_DI[15] budget 19.063999 ns (66,30) -> (67,30)
Info:                Sink counter_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:61.18-61.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27
Info:  0.0  3.7  Setup counter_TRELLIS_FF_Q_SLICE.M0
Info: 1.7 ns logic, 2.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source cpu_reset_n$tr_io.O
Info:  1.6  1.6    Net cpu_reset_n$TRELLIS_IO_IN budget 19.670000 ns (72,32) -> (64,29)
Info:                Sink counter_TRELLIS_FF_Q_15_LSR_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:3.13-3.24
Info:  0.2  1.9  Source counter_TRELLIS_FF_Q_15_LSR_LUT4_Z_SLICE.F1
Info:  0.6  2.5    Net counter_TRELLIS_FF_Q_15_LSR budget 19.670000 ns (64,29) -> (64,30)
Info:                Sink counter_TRELLIS_FF_Q_DI_CCU2C_S0_7$CCU2_SLICE.LSR
Info:  0.4  2.9  Setup counter_TRELLIS_FF_Q_DI_CCU2C_S0_7$CCU2_SLICE.LSR
Info: 0.7 ns logic, 2.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source io_jtag_tdi$tr_io.O
Info:  4.2  4.2    Net io_jtag_tdi$TRELLIS_IO_IN budget 41.549000 ns (0,38) -> (57,24)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:12.23-12.42
Info:  0.2  4.5  Source u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.F1
Info:  0.1  4.6    Net u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_1_DI budget 27.445000 ns (57,24) -> (57,24)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info:  0.0  4.6  Setup u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 4.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.0  0.0  Source serial_rx$tr_io.O
Info:  1.6  1.6    Net serial_rx$TRELLIS_IO_IN budget 20.000000 ns (42,0) -> (28,2)
Info:                Sink u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:24.23-24.44
Info:  0.0  1.6  Setup u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info: 0.0 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk25$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source reset_TRELLIS_FF_Q_SLICE.Q0
Info:  0.5  1.0    Net reset budget 9.408000 ns (62,30) -> (61,30)
Info:                Sink reset_LUT4_D_1_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:8.23-8.38
Info:  0.2  1.3  Source reset_LUT4_D_1_SLICE.F1
Info:  0.6  1.8    Net u_saxon.bufferCC_5.buffers_1_TRELLIS_FF_Q_LSR budget 9.407000 ns (61,30) -> (61,31)
Info:                Sink u_saxon.bufferCC_5.buffers_1_TRELLIS_FF_Q_SLICE.LSR
Info:  0.4  2.3  Setup u_saxon.bufferCC_5.buffers_1_TRELLIS_FF_Q_SLICE.LSR
Info: 1.2 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_2_SLICE.Q0
Info:  1.2  1.7    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state[1] budget 41.285999 ns (16,23) -> (16,24)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  1.9  Source u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z_LUT4_Z_SLICE.F0
Info:  0.7  2.6    Net u_saxon.jtagBridge_1.jtag_tap_bypass_LUT4_D_Z[4] budget 41.285999 ns (16,24) -> (15,24)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0  2.6  Setup u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_D_PFUMX_Z_SLICE.M0
Info: 0.8 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target_LUT4_D_SLICE.Q1
Info:  0.7  1.2    Net u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target budget 19.478001 ns (15,26) -> (16,26)
Info:                Sink u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:5553.18-5563.4
Info:                  ./ICESugarProMinimal.v:18069.23-18069.32
Info:                  ./ICESugarProMinimal.v:13346.14-13351.4
Info:                  ./ICESugarProMinimal.v:862.14-877.4
Info:  0.0  1.2  Setup u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info: 0.5 ns logic, 0.7 ns routing

Info: Critical path report for cross-domain path 'negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_C_LUT4_C_SLICE.Q1
Info:  2.1  2.7    Net io_jtag_tdo$TRELLIS_IO_OUT budget 41.144001 ns (16,24) -> (0,17)
Info:                Sink io_jtag_tdo$tr_io.I
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:13.23-13.42
Info: 0.5 ns logic, 2.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> '<async>':
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA2
Info:  1.2  6.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO20[3] budget 38.421001 ns (37,25) -> (39,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  7.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  7.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1 budget 0.000000 ns (39,22) -> (39,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  7.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  7.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D0 budget 0.000000 ns (39,22) -> (39,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  7.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.8  8.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO3_LUT4_A_Z[4] budget 38.421001 ns (39,22) -> (38,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  8.8  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  8.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1 budget 0.000000 ns (38,22) -> (38,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  9.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  9.0    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D0 budget 0.000000 ns (38,22) -> (38,22)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  9.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO19_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.8 11.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[2] budget 0.408000 ns (38,22) -> (24,19)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 11.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 11.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D0_L6MUX21_Z_D1 budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2 11.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 11.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D0 budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2 11.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2 13.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched budget 1.226000 ns (24,19) -> (19,18)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_PFUMX_C0_14_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:6537.23-6537.71
Info:                  ./ICESugarProMinimal.v:827.12-861.4
Info:  0.4 13.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_PFUMX_C0_14_SLICE.OFX0
Info:  0.9 14.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_PFUMX_C0_15_Z[1] budget 1.226000 ns (19,18) -> (19,20)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 14.7  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_SLICE.F1
Info:  1.5 16.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_isRvc budget 2.096000 ns (19,20) -> (16,17)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_1_C0_LUT4_B_1_Z_PFUMX_Z_1_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 16.6  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_1_C0_LUT4_B_1_Z_PFUMX_Z_1_SLICE.OFX0
Info:  0.7 17.3    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_1_C0_LUT4_B_1_Z[4] budget 14.762000 ns (16,17) -> (16,17)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0 17.3  Setup u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info: 9.1 ns logic, 8.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.system_rsp_payload_data_TRELLIS_FF_Q_7_SLICE.Q0
Info:  1.1  1.6    Net u_saxon.jtagBridge_1.system_rsp_payload_data[24] budget 41.285999 ns (55,23) -> (55,26)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_8_DI_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:89.20-113.2
Info:                  ./ICESugarProMinimal.v:5520.48-5520.71
Info:                  ./ICESugarProMinimal.v:862.14-877.4
Info:  0.2  1.9  Source u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_8_DI_LUT4_Z_SLICE.F0
Info:  0.1  2.0    Net u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_8_DI budget 27.445000 ns (55,26) -> (55,26)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_8_DI_LUT4_Z_SLICE.DI0
Info:  0.0  2.0  Setup u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_8_DI_LUT4_Z_SLICE.DI0
Info: 0.8 ns logic, 1.2 ns routing

Info: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 52.53 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 97.09 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 269.76 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 2.89 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 4.60 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.59 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.26 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.59 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.21 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.66 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 17.29 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 1.99 ns

Info: Slack histogram:
Info:  legend: * represents 30 endpoint(s)
Info:          + represents [1,30) endpoint(s)
Info: [   962,   5034) |********+
Info: [  5034,   9106) |**********************************************************+
Info: [  9106,  13178) |*********************************************************+
Info: [ 13178,  17250) |********************************************************+
Info: [ 17250,  21322) |************************************************************ 
Info: [ 21322,  25394) | 
Info: [ 25394,  29466) | 
Info: [ 29466,  33538) | 
Info: [ 33538,  37610) |*+
Info: [ 37610,  41682) |+
Info: [ 41682,  45754) | 
Info: [ 45754,  49826) | 
Info: [ 49826,  53898) | 
Info: [ 53898,  57970) | 
Info: [ 57970,  62042) | 
Info: [ 62042,  66114) |+
Info: [ 66114,  70186) |*****+
Info: [ 70186,  74258) |+
Info: [ 74258,  78330) |*********+
Info: [ 78330,  82402) |**********************+

Info: Program finished normally.
