|lab3top
i_clk => buffer_ID_EX:inst4.i_clk
i_clk => buffer_MEM_WB:inst7.i_clk
i_clk => buffer_EX_MEM:inst1.i_clk
i_clk => MEM_STAGE:inst3.i_clk
i_clk => ID_STAGE:inst14.i_clk
i_clk => buffer_IF_ID:inst2.i_clk
i_clk => IF_STAGE:inst.i_clk
i_clr => buffer_MEM_WB:inst7.i_clr
i_clr => buffer_EX_MEM:inst1.i_clr
i_clr => buffer_IF_ID:inst2.i_clr


|lab3top|IF_STAGE:inst
i_pcEn => enreg8bit:if_pc.i_enload
i_brAdd[0] => mux2to1_10bit:if_mux.i_1[0]
i_brAdd[1] => mux2to1_10bit:if_mux.i_1[1]
i_brAdd[2] => mux2to1_10bit:if_mux.i_1[2]
i_brAdd[3] => mux2to1_10bit:if_mux.i_1[3]
i_brAdd[4] => mux2to1_10bit:if_mux.i_1[4]
i_brAdd[5] => mux2to1_10bit:if_mux.i_1[5]
i_brAdd[6] => mux2to1_10bit:if_mux.i_1[6]
i_brAdd[7] => mux2to1_10bit:if_mux.i_1[7]
i_brAdd[8] => mux2to1_10bit:if_mux.i_1[8]
i_brAdd[9] => mux2to1_10bit:if_mux.i_1[9]
i_branchMux => mux2to1_10bit:if_mux.i_select
i_clk => enreg8bit:if_pc.i_clk
i_clk => instMemory:if_memory.clock
o_pcplus4[0] <= CLA_top:if_alu.S[0]
o_pcplus4[1] <= CLA_top:if_alu.S[1]
o_pcplus4[2] <= CLA_top:if_alu.S[2]
o_pcplus4[3] <= CLA_top:if_alu.S[3]
o_pcplus4[4] <= CLA_top:if_alu.S[4]
o_pcplus4[5] <= CLA_top:if_alu.S[5]
o_pcplus4[6] <= CLA_top:if_alu.S[6]
o_pcplus4[7] <= CLA_top:if_alu.S[7]
o_pcplus4[8] <= CLA_top:if_alu.S[8]
o_pcplus4[9] <= CLA_top:if_alu.S[9]
o_instruction[0] <= instMemory:if_memory.q[0]
o_instruction[1] <= instMemory:if_memory.q[1]
o_instruction[2] <= instMemory:if_memory.q[2]
o_instruction[3] <= instMemory:if_memory.q[3]
o_instruction[4] <= instMemory:if_memory.q[4]
o_instruction[5] <= instMemory:if_memory.q[5]
o_instruction[6] <= instMemory:if_memory.q[6]
o_instruction[7] <= instMemory:if_memory.q[7]
o_instruction[8] <= instMemory:if_memory.q[8]
o_instruction[9] <= instMemory:if_memory.q[9]
o_instruction[10] <= instMemory:if_memory.q[10]
o_instruction[11] <= instMemory:if_memory.q[11]
o_instruction[12] <= instMemory:if_memory.q[12]
o_instruction[13] <= instMemory:if_memory.q[13]
o_instruction[14] <= instMemory:if_memory.q[14]
o_instruction[15] <= instMemory:if_memory.q[15]
o_instruction[16] <= instMemory:if_memory.q[16]
o_instruction[17] <= instMemory:if_memory.q[17]
o_instruction[18] <= instMemory:if_memory.q[18]
o_instruction[19] <= instMemory:if_memory.q[19]
o_instruction[20] <= instMemory:if_memory.q[20]
o_instruction[21] <= instMemory:if_memory.q[21]
o_instruction[22] <= instMemory:if_memory.q[22]
o_instruction[23] <= instMemory:if_memory.q[23]
o_instruction[24] <= instMemory:if_memory.q[24]
o_instruction[25] <= instMemory:if_memory.q[25]
o_instruction[26] <= instMemory:if_memory.q[26]
o_instruction[27] <= instMemory:if_memory.q[27]
o_instruction[28] <= instMemory:if_memory.q[28]
o_instruction[29] <= instMemory:if_memory.q[29]
o_instruction[30] <= instMemory:if_memory.q[30]
o_instruction[31] <= instMemory:if_memory.q[31]


|lab3top|IF_STAGE:inst|mux2to1_10bit:if_mux
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_0[8] => o_output.IN0
i_0[9] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_1[8] => o_output.IN0
i_1[9] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|enreg8bit:if_pc|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu
A[0] => PartialAdder:PA0.A
A[1] => PartialAdder:PA1.A
A[2] => PartialAdder:PA2.A
A[3] => PartialAdder:PA3.A
A[4] => PartialAdder:PA4.A
A[5] => PartialAdder:PA5.A
A[6] => PartialAdder:PA6.A
A[7] => PartialAdder:PA7.A
A[8] => PartialAdder:PA8.A
A[9] => PartialAdder:PA9.A
B[0] => PartialAdder:PA0.B
B[1] => PartialAdder:PA1.B
B[2] => PartialAdder:PA2.B
B[3] => PartialAdder:PA3.B
B[4] => PartialAdder:PA4.B
B[5] => PartialAdder:PA5.B
B[6] => PartialAdder:PA6.B
B[7] => PartialAdder:PA7.B
B[8] => PartialAdder:PA8.B
B[9] => PartialAdder:PA9.B
Cin => c1.IN1
Cin => PartialAdder:PA0.Cin
S[0] <= PartialAdder:PA0.S
S[1] <= PartialAdder:PA1.S
S[2] <= PartialAdder:PA2.S
S[3] <= PartialAdder:PA3.S
S[4] <= PartialAdder:PA4.S
S[5] <= PartialAdder:PA5.S
S[6] <= PartialAdder:PA6.S
S[7] <= PartialAdder:PA7.S
S[8] <= PartialAdder:PA8.S
S[9] <= PartialAdder:PA9.S
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA0
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA1
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA2
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA3
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA4
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA5
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA6
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA7
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA8
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|CLA_top:if_alu|PartialAdder:PA9
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|IF_STAGE:inst|instMemory:if_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|lab3top|IF_STAGE:inst|instMemory:if_memory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_89a1:auto_generated.address_a[0]
address_a[1] => altsyncram_89a1:auto_generated.address_a[1]
address_a[2] => altsyncram_89a1:auto_generated.address_a[2]
address_a[3] => altsyncram_89a1:auto_generated.address_a[3]
address_a[4] => altsyncram_89a1:auto_generated.address_a[4]
address_a[5] => altsyncram_89a1:auto_generated.address_a[5]
address_a[6] => altsyncram_89a1:auto_generated.address_a[6]
address_a[7] => altsyncram_89a1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_89a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_89a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_89a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_89a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_89a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_89a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_89a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_89a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_89a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_89a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_89a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_89a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_89a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_89a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_89a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_89a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_89a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_89a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_89a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_89a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_89a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_89a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_89a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_89a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_89a1:auto_generated.q_a[23]
q_a[24] <= altsyncram_89a1:auto_generated.q_a[24]
q_a[25] <= altsyncram_89a1:auto_generated.q_a[25]
q_a[26] <= altsyncram_89a1:auto_generated.q_a[26]
q_a[27] <= altsyncram_89a1:auto_generated.q_a[27]
q_a[28] <= altsyncram_89a1:auto_generated.q_a[28]
q_a[29] <= altsyncram_89a1:auto_generated.q_a[29]
q_a[30] <= altsyncram_89a1:auto_generated.q_a[30]
q_a[31] <= altsyncram_89a1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab3top|IF_STAGE:inst|instMemory:if_memory|altsyncram:altsyncram_component|altsyncram_89a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|lab3top|hazardDetect:inst13
in_ID_EX_MemRead => int_hazard1.IN1
in_MEM_WB_RegWrite => int_hazard2.IN1
in_ID_EX_rt[0] => int_ID_EX_rt_eq_IF_ID_rs.IN0
in_ID_EX_rt[0] => int_ID_EX_rt_eq_IF_ID_rt.IN0
in_ID_EX_rt[1] => int_ID_EX_rt_eq_IF_ID_rs.IN0
in_ID_EX_rt[1] => int_ID_EX_rt_eq_IF_ID_rt.IN0
in_ID_EX_rt[2] => int_ID_EX_rt_eq_IF_ID_rs.IN0
in_ID_EX_rt[2] => int_ID_EX_rt_eq_IF_ID_rt.IN0
in_ID_EX_rt[3] => ~NO_FANOUT~
in_ID_EX_rt[4] => ~NO_FANOUT~
in_IF_ID_rs[0] => int_ID_EX_rt_eq_IF_ID_rs.IN1
in_IF_ID_rs[1] => int_ID_EX_rt_eq_IF_ID_rs.IN1
in_IF_ID_rs[2] => int_ID_EX_rt_eq_IF_ID_rs.IN1
in_IF_ID_rs[3] => ~NO_FANOUT~
in_IF_ID_rs[4] => ~NO_FANOUT~
in_IF_ID_rt[0] => int_ID_EX_rt_eq_IF_ID_rt.IN1
in_IF_ID_rt[0] => int_MEM_WB_WriteReg_eq_IF_ID_rt.IN0
in_IF_ID_rt[1] => int_ID_EX_rt_eq_IF_ID_rt.IN1
in_IF_ID_rt[1] => int_MEM_WB_WriteReg_eq_IF_ID_rt.IN0
in_IF_ID_rt[2] => int_ID_EX_rt_eq_IF_ID_rt.IN1
in_IF_ID_rt[2] => int_MEM_WB_WriteReg_eq_IF_ID_rt.IN0
in_IF_ID_rt[3] => ~NO_FANOUT~
in_IF_ID_rt[4] => ~NO_FANOUT~
in_MEM_WB_WriteRegister[0] => int_MEM_WB_WriteReg_eq_IF_ID_rt.IN1
in_MEM_WB_WriteRegister[1] => int_MEM_WB_WriteReg_eq_IF_ID_rt.IN1
in_MEM_WB_WriteRegister[2] => int_MEM_WB_WriteReg_eq_IF_ID_rt.IN1
in_MEM_WB_WriteRegister[3] => ~NO_FANOUT~
in_MEM_WB_WriteRegister[4] => ~NO_FANOUT~
in_IF_ID_op[0] => int_branch_if_eq.IN1
in_IF_ID_op[1] => int_branch_if_eq.IN1
in_IF_ID_op[2] => int_branch_if_eq.IN1
in_IF_ID_op[3] => int_branch_if_eq.IN1
in_IF_ID_op[4] => int_branch_if_eq.IN0
in_IF_ID_op[5] => int_branch_if_eq.IN1
in_Data1_eq_Data2 => int_branch_stall.IN1
o_controlMux <= o_controlMux.DB_MAX_OUTPUT_PORT_TYPE
o_IF_ID_write <= o_IF_ID_write.DB_MAX_OUTPUT_PORT_TYPE
o_PC_write <= o_controlMux.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4
i_wb_ctrl[0] => mydff:MemToReg.i_d
i_wb_ctrl[1] => mydff:RegWrite.i_d
i_m_ctrl[0] => mydff:MemWrite.i_d
i_m_ctrl[1] => mydff:MemRead.i_d
i_m_ctrl[2] => mydff:Branch.i_d
i_ex_ctrl[0] => mydff:ALUSrc.i_d
i_ex_ctrl[1] => mydff:ALUOp0.i_d
i_ex_ctrl[2] => mydff:ALUOp1.i_d
i_ex_ctrl[3] => mydff:RegDst.i_d
i_data1[0] => enreg8bit:data1reg.i_pinput[0]
i_data1[1] => enreg8bit:data1reg.i_pinput[1]
i_data1[2] => enreg8bit:data1reg.i_pinput[2]
i_data1[3] => enreg8bit:data1reg.i_pinput[3]
i_data1[4] => enreg8bit:data1reg.i_pinput[4]
i_data1[5] => enreg8bit:data1reg.i_pinput[5]
i_data1[6] => enreg8bit:data1reg.i_pinput[6]
i_data1[7] => enreg8bit:data1reg.i_pinput[7]
i_data2[0] => enreg8bit:data2reg.i_pinput[0]
i_data2[1] => enreg8bit:data2reg.i_pinput[1]
i_data2[2] => enreg8bit:data2reg.i_pinput[2]
i_data2[3] => enreg8bit:data2reg.i_pinput[3]
i_data2[4] => enreg8bit:data2reg.i_pinput[4]
i_data2[5] => enreg8bit:data2reg.i_pinput[5]
i_data2[6] => enreg8bit:data2reg.i_pinput[6]
i_data2[7] => enreg8bit:data2reg.i_pinput[7]
i_signExt[0] => enreg8bit:signExtBuf.i_pinput[0]
i_signExt[1] => enreg8bit:signExtBuf.i_pinput[1]
i_signExt[2] => enreg8bit:signExtBuf.i_pinput[2]
i_signExt[3] => enreg8bit:signExtBuf.i_pinput[3]
i_signExt[4] => enreg8bit:signExtBuf.i_pinput[4]
i_signExt[5] => enreg8bit:signExtBuf.i_pinput[5]
i_signExt[6] => enreg8bit:signExtBuf.i_pinput[6]
i_signExt[7] => enreg8bit:signExtBuf.i_pinput[7]
i_rs[0] => enreg5bit:addrRs.i_pinput[0]
i_rs[1] => enreg5bit:addrRs.i_pinput[1]
i_rs[2] => enreg5bit:addrRs.i_pinput[2]
i_rs[3] => enreg5bit:addrRs.i_pinput[3]
i_rs[4] => enreg5bit:addrRs.i_pinput[4]
i_rt1[0] => enreg5bit:addrRt1.i_pinput[0]
i_rt1[1] => enreg5bit:addrRt1.i_pinput[1]
i_rt1[2] => enreg5bit:addrRt1.i_pinput[2]
i_rt1[3] => enreg5bit:addrRt1.i_pinput[3]
i_rt1[4] => enreg5bit:addrRt1.i_pinput[4]
i_rt2[0] => enreg5bit:addrRt2.i_pinput[0]
i_rt2[1] => enreg5bit:addrRt2.i_pinput[1]
i_rt2[2] => enreg5bit:addrRt2.i_pinput[2]
i_rt2[3] => enreg5bit:addrRt2.i_pinput[3]
i_rt2[4] => enreg5bit:addrRt2.i_pinput[4]
i_rd[0] => enreg5bit:addrRd.i_pinput[0]
i_rd[1] => enreg5bit:addrRd.i_pinput[1]
i_rd[2] => enreg5bit:addrRd.i_pinput[2]
i_rd[3] => enreg5bit:addrRd.i_pinput[3]
i_rd[4] => enreg5bit:addrRd.i_pinput[4]
i_enload => mydff:RegDst.i_en
i_enload => mydff:ALUOp1.i_en
i_enload => mydff:ALUOp0.i_en
i_enload => mydff:ALUSrc.i_en
i_enload => mydff:Branch.i_en
i_enload => mydff:MemRead.i_en
i_enload => mydff:MemWrite.i_en
i_enload => mydff:RegWrite.i_en
i_enload => mydff:MemToReg.i_en
i_enload => enreg8bit:data1reg.i_enload
i_enload => enreg8bit:data2reg.i_enload
i_enload => enreg8bit:signExtBuf.i_enload
i_enload => enreg5bit:addrRs.i_enload
i_enload => enreg5bit:addrRt1.i_enload
i_enload => enreg5bit:addrRt2.i_enload
i_enload => enreg5bit:addrRd.i_enload
i_clk => mydff:RegDst.i_clk
i_clk => mydff:ALUOp1.i_clk
i_clk => mydff:ALUOp0.i_clk
i_clk => mydff:ALUSrc.i_clk
i_clk => mydff:Branch.i_clk
i_clk => mydff:MemRead.i_clk
i_clk => mydff:MemWrite.i_clk
i_clk => mydff:RegWrite.i_clk
i_clk => mydff:MemToReg.i_clk
i_clk => enreg8bit:data1reg.i_clk
i_clk => enreg8bit:data2reg.i_clk
i_clk => enreg8bit:signExtBuf.i_clk
i_clk => enreg5bit:addrRs.i_clk
i_clk => enreg5bit:addrRt1.i_clk
i_clk => enreg5bit:addrRt2.i_clk
i_clk => enreg5bit:addrRd.i_clk
o_wb_ctrl[0] <= mydff:MemToReg.o_q
o_wb_ctrl[1] <= mydff:RegWrite.o_q
o_m_ctrl[0] <= mydff:MemWrite.o_q
o_m_ctrl[1] <= mydff:MemRead.o_q
o_m_ctrl[2] <= mydff:Branch.o_q
o_ex_ctrl[0] <= mydff:ALUSrc.o_q
o_ex_ctrl[1] <= mydff:ALUOp0.o_q
o_ex_ctrl[2] <= mydff:ALUOp1.o_q
o_ex_ctrl[3] <= mydff:RegDst.o_q
o_data1[0] <= enreg8bit:data1reg.o_poutput[0]
o_data1[1] <= enreg8bit:data1reg.o_poutput[1]
o_data1[2] <= enreg8bit:data1reg.o_poutput[2]
o_data1[3] <= enreg8bit:data1reg.o_poutput[3]
o_data1[4] <= enreg8bit:data1reg.o_poutput[4]
o_data1[5] <= enreg8bit:data1reg.o_poutput[5]
o_data1[6] <= enreg8bit:data1reg.o_poutput[6]
o_data1[7] <= enreg8bit:data1reg.o_poutput[7]
o_data2[0] <= enreg8bit:data2reg.o_poutput[0]
o_data2[1] <= enreg8bit:data2reg.o_poutput[1]
o_data2[2] <= enreg8bit:data2reg.o_poutput[2]
o_data2[3] <= enreg8bit:data2reg.o_poutput[3]
o_data2[4] <= enreg8bit:data2reg.o_poutput[4]
o_data2[5] <= enreg8bit:data2reg.o_poutput[5]
o_data2[6] <= enreg8bit:data2reg.o_poutput[6]
o_data2[7] <= enreg8bit:data2reg.o_poutput[7]
o_signExt[0] <= enreg8bit:signExtBuf.o_poutput[0]
o_signExt[1] <= enreg8bit:signExtBuf.o_poutput[1]
o_signExt[2] <= enreg8bit:signExtBuf.o_poutput[2]
o_signExt[3] <= enreg8bit:signExtBuf.o_poutput[3]
o_signExt[4] <= enreg8bit:signExtBuf.o_poutput[4]
o_signExt[5] <= enreg8bit:signExtBuf.o_poutput[5]
o_signExt[6] <= enreg8bit:signExtBuf.o_poutput[6]
o_signExt[7] <= enreg8bit:signExtBuf.o_poutput[7]
o_rs[0] <= enreg5bit:addrRs.o_poutput[0]
o_rs[1] <= enreg5bit:addrRs.o_poutput[1]
o_rs[2] <= enreg5bit:addrRs.o_poutput[2]
o_rs[3] <= enreg5bit:addrRs.o_poutput[3]
o_rs[4] <= enreg5bit:addrRs.o_poutput[4]
o_rt1[0] <= enreg5bit:addrRt1.o_poutput[0]
o_rt1[1] <= enreg5bit:addrRt1.o_poutput[1]
o_rt1[2] <= enreg5bit:addrRt1.o_poutput[2]
o_rt1[3] <= enreg5bit:addrRt1.o_poutput[3]
o_rt1[4] <= enreg5bit:addrRt1.o_poutput[4]
o_rt2[0] <= enreg5bit:addrRt2.o_poutput[0]
o_rt2[1] <= enreg5bit:addrRt2.o_poutput[1]
o_rt2[2] <= enreg5bit:addrRt2.o_poutput[2]
o_rt2[3] <= enreg5bit:addrRt2.o_poutput[3]
o_rt2[4] <= enreg5bit:addrRt2.o_poutput[4]
o_rd[0] <= enreg5bit:addrRd.o_poutput[0]
o_rd[1] <= enreg5bit:addrRd.o_poutput[1]
o_rd[2] <= enreg5bit:addrRd.o_poutput[2]
o_rd[3] <= enreg5bit:addrRd.o_poutput[3]
o_rd[4] <= enreg5bit:addrRd.o_poutput[4]


|lab3top|buffer_ID_EX:inst4|mydff:RegDst
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:ALUOp1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:ALUOp0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:ALUSrc
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:Branch
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:MemRead
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:MemWrite
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:RegWrite
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|mydff:MemToReg
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data1reg|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:data2reg|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg8bit:signExtBuf|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRs
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRs|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRs|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRs|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRs|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRs|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt1
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt1|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt1|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt1|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt1|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt1|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt2
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt2|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt2|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt2|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt2|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRt2|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRd
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRd|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRd|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRd|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRd|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_ID_EX:inst4|enreg5bit:addrRd|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14
i_hdu_ctlmux => mux2to1_9bit:flushMux.i_select
i_pcplus4[0] => CLA_top:brAdder.A[0]
i_pcplus4[1] => CLA_top:brAdder.A[1]
i_pcplus4[2] => CLA_top:brAdder.A[2]
i_pcplus4[3] => CLA_top:brAdder.A[3]
i_pcplus4[4] => CLA_top:brAdder.A[4]
i_pcplus4[5] => CLA_top:brAdder.A[5]
i_pcplus4[6] => CLA_top:brAdder.A[6]
i_pcplus4[7] => CLA_top:brAdder.A[7]
i_pcplus4[8] => CLA_top:brAdder.A[8]
i_pcplus4[9] => CLA_top:brAdder.A[9]
i_instruction[0] => CLA_top:brAdder.B[2]
i_instruction[0] => o_signExt[0].DATAIN
i_instruction[1] => CLA_top:brAdder.B[3]
i_instruction[1] => o_signExt[1].DATAIN
i_instruction[2] => CLA_top:brAdder.B[4]
i_instruction[2] => o_signExt[2].DATAIN
i_instruction[3] => CLA_top:brAdder.B[5]
i_instruction[3] => o_signExt[3].DATAIN
i_instruction[4] => CLA_top:brAdder.B[6]
i_instruction[4] => o_signExt[4].DATAIN
i_instruction[5] => CLA_top:brAdder.B[7]
i_instruction[5] => o_signExt[5].DATAIN
i_instruction[6] => CLA_top:brAdder.B[8]
i_instruction[6] => o_signExt[6].DATAIN
i_instruction[7] => CLA_top:brAdder.B[9]
i_instruction[7] => o_signExt[7].DATAIN
i_instruction[8] => ~NO_FANOUT~
i_instruction[9] => ~NO_FANOUT~
i_instruction[10] => ~NO_FANOUT~
i_instruction[11] => registerFile:regFile.i_readReg2[0]
i_instruction[11] => o_rd[0].DATAIN
i_instruction[12] => registerFile:regFile.i_readReg2[1]
i_instruction[12] => o_rd[1].DATAIN
i_instruction[13] => registerFile:regFile.i_readReg2[2]
i_instruction[13] => o_rd[2].DATAIN
i_instruction[14] => o_rd[3].DATAIN
i_instruction[15] => o_rd[4].DATAIN
i_instruction[16] => o_rt[0].DATAIN
i_instruction[17] => o_rt[1].DATAIN
i_instruction[18] => o_rt[2].DATAIN
i_instruction[19] => o_rt[3].DATAIN
i_instruction[20] => o_rt[4].DATAIN
i_instruction[21] => registerFile:regFile.i_readReg1[0]
i_instruction[21] => o_rs[0].DATAIN
i_instruction[22] => registerFile:regFile.i_readReg1[1]
i_instruction[22] => o_rs[1].DATAIN
i_instruction[23] => registerFile:regFile.i_readReg1[2]
i_instruction[23] => o_rs[2].DATAIN
i_instruction[24] => o_rs[3].DATAIN
i_instruction[25] => o_rs[4].DATAIN
i_instruction[26] => ControlUnit:ctlUnit.op[0]
i_instruction[26] => o_hdu_opcode[0].DATAIN
i_instruction[27] => ControlUnit:ctlUnit.op[1]
i_instruction[27] => o_hdu_opcode[1].DATAIN
i_instruction[28] => ControlUnit:ctlUnit.op[2]
i_instruction[28] => o_hdu_opcode[2].DATAIN
i_instruction[29] => ControlUnit:ctlUnit.op[3]
i_instruction[29] => o_hdu_opcode[3].DATAIN
i_instruction[30] => ControlUnit:ctlUnit.op[4]
i_instruction[30] => o_hdu_opcode[4].DATAIN
i_instruction[31] => ControlUnit:ctlUnit.op[5]
i_instruction[31] => o_hdu_opcode[5].DATAIN
i_writeEn => registerFile:regFile.i_regWrite
i_writeReg[0] => registerFile:regFile.i_writeReg[0]
i_writeReg[1] => registerFile:regFile.i_writeReg[1]
i_writeReg[2] => registerFile:regFile.i_writeReg[2]
i_writeReg[3] => ~NO_FANOUT~
i_writeReg[4] => ~NO_FANOUT~
i_writeData[0] => registerFile:regFile.i_writeData[0]
i_writeData[1] => registerFile:regFile.i_writeData[1]
i_writeData[2] => registerFile:regFile.i_writeData[2]
i_writeData[3] => registerFile:regFile.i_writeData[3]
i_writeData[4] => registerFile:regFile.i_writeData[4]
i_writeData[5] => registerFile:regFile.i_writeData[5]
i_writeData[6] => registerFile:regFile.i_writeData[6]
i_writeData[7] => registerFile:regFile.i_writeData[7]
i_clk => registerFile:regFile.i_clk
o_hdu_opcode[0] <= i_instruction[26].DB_MAX_OUTPUT_PORT_TYPE
o_hdu_opcode[1] <= i_instruction[27].DB_MAX_OUTPUT_PORT_TYPE
o_hdu_opcode[2] <= i_instruction[28].DB_MAX_OUTPUT_PORT_TYPE
o_hdu_opcode[3] <= i_instruction[29].DB_MAX_OUTPUT_PORT_TYPE
o_hdu_opcode[4] <= i_instruction[30].DB_MAX_OUTPUT_PORT_TYPE
o_hdu_opcode[5] <= i_instruction[31].DB_MAX_OUTPUT_PORT_TYPE
o_hdu_regeq <= regEqual.DB_MAX_OUTPUT_PORT_TYPE
o_ctl_wb[0] <= mux2to1_9bit:flushMux.o_output[0]
o_ctl_wb[1] <= mux2to1_9bit:flushMux.o_output[1]
o_ctl_m[0] <= mux2to1_9bit:flushMux.o_output[2]
o_ctl_m[1] <= mux2to1_9bit:flushMux.o_output[3]
o_ctl_m[2] <= mux2to1_9bit:flushMux.o_output[4]
o_ctl_ex[0] <= mux2to1_9bit:flushMux.o_output[5]
o_ctl_ex[1] <= mux2to1_9bit:flushMux.o_output[6]
o_ctl_ex[2] <= mux2to1_9bit:flushMux.o_output[7]
o_ctl_ex[3] <= mux2to1_9bit:flushMux.o_output[8]
o_readData1[0] <= registerFile:regFile.o_readData1[0]
o_readData1[1] <= registerFile:regFile.o_readData1[1]
o_readData1[2] <= registerFile:regFile.o_readData1[2]
o_readData1[3] <= registerFile:regFile.o_readData1[3]
o_readData1[4] <= registerFile:regFile.o_readData1[4]
o_readData1[5] <= registerFile:regFile.o_readData1[5]
o_readData1[6] <= registerFile:regFile.o_readData1[6]
o_readData1[7] <= registerFile:regFile.o_readData1[7]
o_readData2[0] <= registerFile:regFile.o_readData2[0]
o_readData2[1] <= registerFile:regFile.o_readData2[1]
o_readData2[2] <= registerFile:regFile.o_readData2[2]
o_readData2[3] <= registerFile:regFile.o_readData2[3]
o_readData2[4] <= registerFile:regFile.o_readData2[4]
o_readData2[5] <= registerFile:regFile.o_readData2[5]
o_readData2[6] <= registerFile:regFile.o_readData2[6]
o_readData2[7] <= registerFile:regFile.o_readData2[7]
o_signExt[0] <= i_instruction[0].DB_MAX_OUTPUT_PORT_TYPE
o_signExt[1] <= i_instruction[1].DB_MAX_OUTPUT_PORT_TYPE
o_signExt[2] <= i_instruction[2].DB_MAX_OUTPUT_PORT_TYPE
o_signExt[3] <= i_instruction[3].DB_MAX_OUTPUT_PORT_TYPE
o_signExt[4] <= i_instruction[4].DB_MAX_OUTPUT_PORT_TYPE
o_signExt[5] <= i_instruction[5].DB_MAX_OUTPUT_PORT_TYPE
o_signExt[6] <= i_instruction[6].DB_MAX_OUTPUT_PORT_TYPE
o_signExt[7] <= i_instruction[7].DB_MAX_OUTPUT_PORT_TYPE
o_rs[0] <= i_instruction[21].DB_MAX_OUTPUT_PORT_TYPE
o_rs[1] <= i_instruction[22].DB_MAX_OUTPUT_PORT_TYPE
o_rs[2] <= i_instruction[23].DB_MAX_OUTPUT_PORT_TYPE
o_rs[3] <= i_instruction[24].DB_MAX_OUTPUT_PORT_TYPE
o_rs[4] <= i_instruction[25].DB_MAX_OUTPUT_PORT_TYPE
o_rt[0] <= i_instruction[16].DB_MAX_OUTPUT_PORT_TYPE
o_rt[1] <= i_instruction[17].DB_MAX_OUTPUT_PORT_TYPE
o_rt[2] <= i_instruction[18].DB_MAX_OUTPUT_PORT_TYPE
o_rt[3] <= i_instruction[19].DB_MAX_OUTPUT_PORT_TYPE
o_rt[4] <= i_instruction[20].DB_MAX_OUTPUT_PORT_TYPE
o_rd[0] <= i_instruction[11].DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= i_instruction[12].DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= i_instruction[13].DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= i_instruction[14].DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= i_instruction[15].DB_MAX_OUTPUT_PORT_TYPE
o_branchAddress[0] <= CLA_top:brAdder.S[0]
o_branchAddress[1] <= CLA_top:brAdder.S[1]
o_branchAddress[2] <= CLA_top:brAdder.S[2]
o_branchAddress[3] <= CLA_top:brAdder.S[3]
o_branchAddress[4] <= CLA_top:brAdder.S[4]
o_branchAddress[5] <= CLA_top:brAdder.S[5]
o_branchAddress[6] <= CLA_top:brAdder.S[6]
o_branchAddress[7] <= CLA_top:brAdder.S[7]
o_branchAddress[8] <= CLA_top:brAdder.S[8]
o_branchAddress[9] <= CLA_top:brAdder.S[9]


|lab3top|ID_STAGE:inst14|registerFile:regFile
i_regWrite => loadEnable[7].IN1
i_regWrite => loadEnable[6].IN1
i_regWrite => loadEnable[5].IN1
i_regWrite => loadEnable[4].IN1
i_regWrite => loadEnable[3].IN1
i_regWrite => loadEnable[2].IN1
i_regWrite => loadEnable[1].IN1
i_regWrite => loadEnable[0].IN1
i_readReg1[0] => mux8to1_8bit:muxReg1.i_select[0]
i_readReg1[1] => mux8to1_8bit:muxReg1.i_select[1]
i_readReg1[2] => mux8to1_8bit:muxReg1.i_select[2]
i_readReg2[0] => mux8to1_8bit:muxReg2.i_select[0]
i_readReg2[1] => mux8to1_8bit:muxReg2.i_select[1]
i_readReg2[2] => mux8to1_8bit:muxReg2.i_select[2]
i_writeReg[0] => decoder3to8:dec.i_X[0]
i_writeReg[1] => decoder3to8:dec.i_X[1]
i_writeReg[2] => decoder3to8:dec.i_X[2]
i_writeData[0] => enreg8bit:reg0.i_pinput[0]
i_writeData[0] => enreg8bit:reg1.i_pinput[0]
i_writeData[0] => enreg8bit:reg2.i_pinput[0]
i_writeData[0] => enreg8bit:reg3.i_pinput[0]
i_writeData[0] => enreg8bit:reg4.i_pinput[0]
i_writeData[0] => enreg8bit:reg5.i_pinput[0]
i_writeData[0] => enreg8bit:reg6.i_pinput[0]
i_writeData[0] => enreg8bit:reg7.i_pinput[0]
i_writeData[1] => enreg8bit:reg0.i_pinput[1]
i_writeData[1] => enreg8bit:reg1.i_pinput[1]
i_writeData[1] => enreg8bit:reg2.i_pinput[1]
i_writeData[1] => enreg8bit:reg3.i_pinput[1]
i_writeData[1] => enreg8bit:reg4.i_pinput[1]
i_writeData[1] => enreg8bit:reg5.i_pinput[1]
i_writeData[1] => enreg8bit:reg6.i_pinput[1]
i_writeData[1] => enreg8bit:reg7.i_pinput[1]
i_writeData[2] => enreg8bit:reg0.i_pinput[2]
i_writeData[2] => enreg8bit:reg1.i_pinput[2]
i_writeData[2] => enreg8bit:reg2.i_pinput[2]
i_writeData[2] => enreg8bit:reg3.i_pinput[2]
i_writeData[2] => enreg8bit:reg4.i_pinput[2]
i_writeData[2] => enreg8bit:reg5.i_pinput[2]
i_writeData[2] => enreg8bit:reg6.i_pinput[2]
i_writeData[2] => enreg8bit:reg7.i_pinput[2]
i_writeData[3] => enreg8bit:reg0.i_pinput[3]
i_writeData[3] => enreg8bit:reg1.i_pinput[3]
i_writeData[3] => enreg8bit:reg2.i_pinput[3]
i_writeData[3] => enreg8bit:reg3.i_pinput[3]
i_writeData[3] => enreg8bit:reg4.i_pinput[3]
i_writeData[3] => enreg8bit:reg5.i_pinput[3]
i_writeData[3] => enreg8bit:reg6.i_pinput[3]
i_writeData[3] => enreg8bit:reg7.i_pinput[3]
i_writeData[4] => enreg8bit:reg0.i_pinput[4]
i_writeData[4] => enreg8bit:reg1.i_pinput[4]
i_writeData[4] => enreg8bit:reg2.i_pinput[4]
i_writeData[4] => enreg8bit:reg3.i_pinput[4]
i_writeData[4] => enreg8bit:reg4.i_pinput[4]
i_writeData[4] => enreg8bit:reg5.i_pinput[4]
i_writeData[4] => enreg8bit:reg6.i_pinput[4]
i_writeData[4] => enreg8bit:reg7.i_pinput[4]
i_writeData[5] => enreg8bit:reg0.i_pinput[5]
i_writeData[5] => enreg8bit:reg1.i_pinput[5]
i_writeData[5] => enreg8bit:reg2.i_pinput[5]
i_writeData[5] => enreg8bit:reg3.i_pinput[5]
i_writeData[5] => enreg8bit:reg4.i_pinput[5]
i_writeData[5] => enreg8bit:reg5.i_pinput[5]
i_writeData[5] => enreg8bit:reg6.i_pinput[5]
i_writeData[5] => enreg8bit:reg7.i_pinput[5]
i_writeData[6] => enreg8bit:reg0.i_pinput[6]
i_writeData[6] => enreg8bit:reg1.i_pinput[6]
i_writeData[6] => enreg8bit:reg2.i_pinput[6]
i_writeData[6] => enreg8bit:reg3.i_pinput[6]
i_writeData[6] => enreg8bit:reg4.i_pinput[6]
i_writeData[6] => enreg8bit:reg5.i_pinput[6]
i_writeData[6] => enreg8bit:reg6.i_pinput[6]
i_writeData[6] => enreg8bit:reg7.i_pinput[6]
i_writeData[7] => enreg8bit:reg0.i_pinput[7]
i_writeData[7] => enreg8bit:reg1.i_pinput[7]
i_writeData[7] => enreg8bit:reg2.i_pinput[7]
i_writeData[7] => enreg8bit:reg3.i_pinput[7]
i_writeData[7] => enreg8bit:reg4.i_pinput[7]
i_writeData[7] => enreg8bit:reg5.i_pinput[7]
i_writeData[7] => enreg8bit:reg6.i_pinput[7]
i_writeData[7] => enreg8bit:reg7.i_pinput[7]
i_clk => enreg8bit:reg0.i_clk
i_clk => enreg8bit:reg1.i_clk
i_clk => enreg8bit:reg2.i_clk
i_clk => enreg8bit:reg3.i_clk
i_clk => enreg8bit:reg4.i_clk
i_clk => enreg8bit:reg5.i_clk
i_clk => enreg8bit:reg6.i_clk
i_clk => enreg8bit:reg7.i_clk
i_clr => enreg8bit:reg0.i_clr
i_clr => enreg8bit:reg1.i_clr
i_clr => enreg8bit:reg2.i_clr
i_clr => enreg8bit:reg3.i_clr
i_clr => enreg8bit:reg4.i_clr
i_clr => enreg8bit:reg5.i_clr
i_clr => enreg8bit:reg6.i_clr
i_clr => enreg8bit:reg7.i_clr
o_readData1[0] <= mux8to1_8bit:muxReg1.o_output[0]
o_readData1[1] <= mux8to1_8bit:muxReg1.o_output[1]
o_readData1[2] <= mux8to1_8bit:muxReg1.o_output[2]
o_readData1[3] <= mux8to1_8bit:muxReg1.o_output[3]
o_readData1[4] <= mux8to1_8bit:muxReg1.o_output[4]
o_readData1[5] <= mux8to1_8bit:muxReg1.o_output[5]
o_readData1[6] <= mux8to1_8bit:muxReg1.o_output[6]
o_readData1[7] <= mux8to1_8bit:muxReg1.o_output[7]
o_readData2[0] <= mux8to1_8bit:muxReg2.o_output[0]
o_readData2[1] <= mux8to1_8bit:muxReg2.o_output[1]
o_readData2[2] <= mux8to1_8bit:muxReg2.o_output[2]
o_readData2[3] <= mux8to1_8bit:muxReg2.o_output[3]
o_readData2[4] <= mux8to1_8bit:muxReg2.o_output[4]
o_readData2[5] <= mux8to1_8bit:muxReg2.o_output[5]
o_readData2[6] <= mux8to1_8bit:muxReg2.o_output[6]
o_readData2[7] <= mux8to1_8bit:muxReg2.o_output[7]


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg0|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg1|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg2|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg3|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg4|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg5|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg6|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|enreg8bit:reg7|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|decoder3to8:dec
i_X[0] => y.IN1
i_X[0] => y.IN1
i_X[0] => y.IN1
i_X[0] => y.IN1
i_X[0] => y.IN1
i_X[0] => y.IN1
i_X[0] => y.IN1
i_X[0] => y.IN1
i_X[1] => y.IN0
i_X[1] => y.IN0
i_X[1] => y.IN0
i_X[1] => y.IN0
i_X[2] => y.IN1
i_X[2] => y.IN1
i_X[2] => y.IN1
i_X[2] => y.IN1
o_Y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
o_Y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
o_Y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
o_Y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
o_Y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
o_Y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
o_Y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
o_Y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1
i_0[0] => mux2to1_8bit:mux01.i_0[0]
i_0[1] => mux2to1_8bit:mux01.i_0[1]
i_0[2] => mux2to1_8bit:mux01.i_0[2]
i_0[3] => mux2to1_8bit:mux01.i_0[3]
i_0[4] => mux2to1_8bit:mux01.i_0[4]
i_0[5] => mux2to1_8bit:mux01.i_0[5]
i_0[6] => mux2to1_8bit:mux01.i_0[6]
i_0[7] => mux2to1_8bit:mux01.i_0[7]
i_1[0] => mux2to1_8bit:mux01.i_1[0]
i_1[1] => mux2to1_8bit:mux01.i_1[1]
i_1[2] => mux2to1_8bit:mux01.i_1[2]
i_1[3] => mux2to1_8bit:mux01.i_1[3]
i_1[4] => mux2to1_8bit:mux01.i_1[4]
i_1[5] => mux2to1_8bit:mux01.i_1[5]
i_1[6] => mux2to1_8bit:mux01.i_1[6]
i_1[7] => mux2to1_8bit:mux01.i_1[7]
i_2[0] => mux2to1_8bit:mux23.i_0[0]
i_2[1] => mux2to1_8bit:mux23.i_0[1]
i_2[2] => mux2to1_8bit:mux23.i_0[2]
i_2[3] => mux2to1_8bit:mux23.i_0[3]
i_2[4] => mux2to1_8bit:mux23.i_0[4]
i_2[5] => mux2to1_8bit:mux23.i_0[5]
i_2[6] => mux2to1_8bit:mux23.i_0[6]
i_2[7] => mux2to1_8bit:mux23.i_0[7]
i_3[0] => mux2to1_8bit:mux23.i_1[0]
i_3[1] => mux2to1_8bit:mux23.i_1[1]
i_3[2] => mux2to1_8bit:mux23.i_1[2]
i_3[3] => mux2to1_8bit:mux23.i_1[3]
i_3[4] => mux2to1_8bit:mux23.i_1[4]
i_3[5] => mux2to1_8bit:mux23.i_1[5]
i_3[6] => mux2to1_8bit:mux23.i_1[6]
i_3[7] => mux2to1_8bit:mux23.i_1[7]
i_4[0] => mux2to1_8bit:mux45.i_0[0]
i_4[1] => mux2to1_8bit:mux45.i_0[1]
i_4[2] => mux2to1_8bit:mux45.i_0[2]
i_4[3] => mux2to1_8bit:mux45.i_0[3]
i_4[4] => mux2to1_8bit:mux45.i_0[4]
i_4[5] => mux2to1_8bit:mux45.i_0[5]
i_4[6] => mux2to1_8bit:mux45.i_0[6]
i_4[7] => mux2to1_8bit:mux45.i_0[7]
i_5[0] => mux2to1_8bit:mux45.i_1[0]
i_5[1] => mux2to1_8bit:mux45.i_1[1]
i_5[2] => mux2to1_8bit:mux45.i_1[2]
i_5[3] => mux2to1_8bit:mux45.i_1[3]
i_5[4] => mux2to1_8bit:mux45.i_1[4]
i_5[5] => mux2to1_8bit:mux45.i_1[5]
i_5[6] => mux2to1_8bit:mux45.i_1[6]
i_5[7] => mux2to1_8bit:mux45.i_1[7]
i_6[0] => mux2to1_8bit:mux67.i_0[0]
i_6[1] => mux2to1_8bit:mux67.i_0[1]
i_6[2] => mux2to1_8bit:mux67.i_0[2]
i_6[3] => mux2to1_8bit:mux67.i_0[3]
i_6[4] => mux2to1_8bit:mux67.i_0[4]
i_6[5] => mux2to1_8bit:mux67.i_0[5]
i_6[6] => mux2to1_8bit:mux67.i_0[6]
i_6[7] => mux2to1_8bit:mux67.i_0[7]
i_7[0] => mux2to1_8bit:mux67.i_1[0]
i_7[1] => mux2to1_8bit:mux67.i_1[1]
i_7[2] => mux2to1_8bit:mux67.i_1[2]
i_7[3] => mux2to1_8bit:mux67.i_1[3]
i_7[4] => mux2to1_8bit:mux67.i_1[4]
i_7[5] => mux2to1_8bit:mux67.i_1[5]
i_7[6] => mux2to1_8bit:mux67.i_1[6]
i_7[7] => mux2to1_8bit:mux67.i_1[7]
i_select[0] => mux2to1_8bit:mux01.i_select
i_select[0] => mux2to1_8bit:mux23.i_select
i_select[0] => mux2to1_8bit:mux45.i_select
i_select[0] => mux2to1_8bit:mux67.i_select
i_select[1] => mux2to1_8bit:mux0123.i_select
i_select[1] => mux2to1_8bit:mux4567.i_select
i_select[2] => mux2to1_8bit:muxout.i_select
o_output[0] <= mux2to1_8bit:muxout.o_output[0]
o_output[1] <= mux2to1_8bit:muxout.o_output[1]
o_output[2] <= mux2to1_8bit:muxout.o_output[2]
o_output[3] <= mux2to1_8bit:muxout.o_output[3]
o_output[4] <= mux2to1_8bit:muxout.o_output[4]
o_output[5] <= mux2to1_8bit:muxout.o_output[5]
o_output[6] <= mux2to1_8bit:muxout.o_output[6]
o_output[7] <= mux2to1_8bit:muxout.o_output[7]


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1|mux2to1_8bit:mux01
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1|mux2to1_8bit:mux23
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1|mux2to1_8bit:mux45
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1|mux2to1_8bit:mux67
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1|mux2to1_8bit:mux0123
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1|mux2to1_8bit:mux4567
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg1|mux2to1_8bit:muxout
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2
i_0[0] => mux2to1_8bit:mux01.i_0[0]
i_0[1] => mux2to1_8bit:mux01.i_0[1]
i_0[2] => mux2to1_8bit:mux01.i_0[2]
i_0[3] => mux2to1_8bit:mux01.i_0[3]
i_0[4] => mux2to1_8bit:mux01.i_0[4]
i_0[5] => mux2to1_8bit:mux01.i_0[5]
i_0[6] => mux2to1_8bit:mux01.i_0[6]
i_0[7] => mux2to1_8bit:mux01.i_0[7]
i_1[0] => mux2to1_8bit:mux01.i_1[0]
i_1[1] => mux2to1_8bit:mux01.i_1[1]
i_1[2] => mux2to1_8bit:mux01.i_1[2]
i_1[3] => mux2to1_8bit:mux01.i_1[3]
i_1[4] => mux2to1_8bit:mux01.i_1[4]
i_1[5] => mux2to1_8bit:mux01.i_1[5]
i_1[6] => mux2to1_8bit:mux01.i_1[6]
i_1[7] => mux2to1_8bit:mux01.i_1[7]
i_2[0] => mux2to1_8bit:mux23.i_0[0]
i_2[1] => mux2to1_8bit:mux23.i_0[1]
i_2[2] => mux2to1_8bit:mux23.i_0[2]
i_2[3] => mux2to1_8bit:mux23.i_0[3]
i_2[4] => mux2to1_8bit:mux23.i_0[4]
i_2[5] => mux2to1_8bit:mux23.i_0[5]
i_2[6] => mux2to1_8bit:mux23.i_0[6]
i_2[7] => mux2to1_8bit:mux23.i_0[7]
i_3[0] => mux2to1_8bit:mux23.i_1[0]
i_3[1] => mux2to1_8bit:mux23.i_1[1]
i_3[2] => mux2to1_8bit:mux23.i_1[2]
i_3[3] => mux2to1_8bit:mux23.i_1[3]
i_3[4] => mux2to1_8bit:mux23.i_1[4]
i_3[5] => mux2to1_8bit:mux23.i_1[5]
i_3[6] => mux2to1_8bit:mux23.i_1[6]
i_3[7] => mux2to1_8bit:mux23.i_1[7]
i_4[0] => mux2to1_8bit:mux45.i_0[0]
i_4[1] => mux2to1_8bit:mux45.i_0[1]
i_4[2] => mux2to1_8bit:mux45.i_0[2]
i_4[3] => mux2to1_8bit:mux45.i_0[3]
i_4[4] => mux2to1_8bit:mux45.i_0[4]
i_4[5] => mux2to1_8bit:mux45.i_0[5]
i_4[6] => mux2to1_8bit:mux45.i_0[6]
i_4[7] => mux2to1_8bit:mux45.i_0[7]
i_5[0] => mux2to1_8bit:mux45.i_1[0]
i_5[1] => mux2to1_8bit:mux45.i_1[1]
i_5[2] => mux2to1_8bit:mux45.i_1[2]
i_5[3] => mux2to1_8bit:mux45.i_1[3]
i_5[4] => mux2to1_8bit:mux45.i_1[4]
i_5[5] => mux2to1_8bit:mux45.i_1[5]
i_5[6] => mux2to1_8bit:mux45.i_1[6]
i_5[7] => mux2to1_8bit:mux45.i_1[7]
i_6[0] => mux2to1_8bit:mux67.i_0[0]
i_6[1] => mux2to1_8bit:mux67.i_0[1]
i_6[2] => mux2to1_8bit:mux67.i_0[2]
i_6[3] => mux2to1_8bit:mux67.i_0[3]
i_6[4] => mux2to1_8bit:mux67.i_0[4]
i_6[5] => mux2to1_8bit:mux67.i_0[5]
i_6[6] => mux2to1_8bit:mux67.i_0[6]
i_6[7] => mux2to1_8bit:mux67.i_0[7]
i_7[0] => mux2to1_8bit:mux67.i_1[0]
i_7[1] => mux2to1_8bit:mux67.i_1[1]
i_7[2] => mux2to1_8bit:mux67.i_1[2]
i_7[3] => mux2to1_8bit:mux67.i_1[3]
i_7[4] => mux2to1_8bit:mux67.i_1[4]
i_7[5] => mux2to1_8bit:mux67.i_1[5]
i_7[6] => mux2to1_8bit:mux67.i_1[6]
i_7[7] => mux2to1_8bit:mux67.i_1[7]
i_select[0] => mux2to1_8bit:mux01.i_select
i_select[0] => mux2to1_8bit:mux23.i_select
i_select[0] => mux2to1_8bit:mux45.i_select
i_select[0] => mux2to1_8bit:mux67.i_select
i_select[1] => mux2to1_8bit:mux0123.i_select
i_select[1] => mux2to1_8bit:mux4567.i_select
i_select[2] => mux2to1_8bit:muxout.i_select
o_output[0] <= mux2to1_8bit:muxout.o_output[0]
o_output[1] <= mux2to1_8bit:muxout.o_output[1]
o_output[2] <= mux2to1_8bit:muxout.o_output[2]
o_output[3] <= mux2to1_8bit:muxout.o_output[3]
o_output[4] <= mux2to1_8bit:muxout.o_output[4]
o_output[5] <= mux2to1_8bit:muxout.o_output[5]
o_output[6] <= mux2to1_8bit:muxout.o_output[6]
o_output[7] <= mux2to1_8bit:muxout.o_output[7]


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2|mux2to1_8bit:mux01
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2|mux2to1_8bit:mux23
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2|mux2to1_8bit:mux45
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2|mux2to1_8bit:mux67
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2|mux2to1_8bit:mux0123
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2|mux2to1_8bit:mux4567
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|registerFile:regFile|mux8to1_8bit:muxReg2|mux2to1_8bit:muxout
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder
A[0] => PartialAdder:PA0.A
A[1] => PartialAdder:PA1.A
A[2] => PartialAdder:PA2.A
A[3] => PartialAdder:PA3.A
A[4] => PartialAdder:PA4.A
A[5] => PartialAdder:PA5.A
A[6] => PartialAdder:PA6.A
A[7] => PartialAdder:PA7.A
A[8] => PartialAdder:PA8.A
A[9] => PartialAdder:PA9.A
B[0] => PartialAdder:PA0.B
B[1] => PartialAdder:PA1.B
B[2] => PartialAdder:PA2.B
B[3] => PartialAdder:PA3.B
B[4] => PartialAdder:PA4.B
B[5] => PartialAdder:PA5.B
B[6] => PartialAdder:PA6.B
B[7] => PartialAdder:PA7.B
B[8] => PartialAdder:PA8.B
B[9] => PartialAdder:PA9.B
Cin => c1.IN1
Cin => PartialAdder:PA0.Cin
S[0] <= PartialAdder:PA0.S
S[1] <= PartialAdder:PA1.S
S[2] <= PartialAdder:PA2.S
S[3] <= PartialAdder:PA3.S
S[4] <= PartialAdder:PA4.S
S[5] <= PartialAdder:PA5.S
S[6] <= PartialAdder:PA6.S
S[7] <= PartialAdder:PA7.S
S[8] <= PartialAdder:PA8.S
S[9] <= PartialAdder:PA9.S
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA0
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA1
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA2
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA3
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA4
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA5
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA6
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA7
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA8
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|CLA_top:brAdder|PartialAdder:PA9
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|ControlUnit:ctlUnit
op[0] => lw.IN1
op[0] => sw.IN1
op[0] => rformat.IN1
op[0] => beq.IN1
op[1] => lw.IN1
op[1] => sw.IN1
op[1] => rformat.IN1
op[1] => beq.IN1
op[2] => beq.IN1
op[2] => rformat.IN1
op[2] => lw.IN1
op[2] => sw.IN1
op[3] => sw.IN1
op[3] => rformat.IN1
op[3] => lw.IN1
op[4] => rformat.IN0
op[4] => lw.IN0
op[5] => lw.IN1
op[5] => rformat.IN1
RegDst <= rformat.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= beq.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= rformat.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|ID_STAGE:inst14|mux2to1_9bit:flushMux
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_0[8] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_1[8] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7
i_wb_ctrl[0] => mydff:MemToReg.i_d
i_wb_ctrl[1] => mydff:RegWrite.i_d
i_dataMem[0] => enreg8bit:dataMemory.i_pinput[0]
i_dataMem[1] => enreg8bit:dataMemory.i_pinput[1]
i_dataMem[2] => enreg8bit:dataMemory.i_pinput[2]
i_dataMem[3] => enreg8bit:dataMemory.i_pinput[3]
i_dataMem[4] => enreg8bit:dataMemory.i_pinput[4]
i_dataMem[5] => enreg8bit:dataMemory.i_pinput[5]
i_dataMem[6] => enreg8bit:dataMemory.i_pinput[6]
i_dataMem[7] => enreg8bit:dataMemory.i_pinput[7]
i_aluRes[0] => enreg8bit:aluResult.i_pinput[0]
i_aluRes[1] => enreg8bit:aluResult.i_pinput[1]
i_aluRes[2] => enreg8bit:aluResult.i_pinput[2]
i_aluRes[3] => enreg8bit:aluResult.i_pinput[3]
i_aluRes[4] => enreg8bit:aluResult.i_pinput[4]
i_aluRes[5] => enreg8bit:aluResult.i_pinput[5]
i_aluRes[6] => enreg8bit:aluResult.i_pinput[6]
i_aluRes[7] => enreg8bit:aluResult.i_pinput[7]
i_destAddr[0] => enreg5bit:destAddress.i_pinput[0]
i_destAddr[1] => enreg5bit:destAddress.i_pinput[1]
i_destAddr[2] => enreg5bit:destAddress.i_pinput[2]
i_destAddr[3] => enreg5bit:destAddress.i_pinput[3]
i_destAddr[4] => enreg5bit:destAddress.i_pinput[4]
i_enload => mydff:RegWrite.i_en
i_enload => mydff:MemToReg.i_en
i_enload => enreg8bit:dataMemory.i_enload
i_enload => enreg8bit:aluResult.i_enload
i_enload => enreg5bit:destAddress.i_enload
i_clk => mydff:RegWrite.i_clk
i_clk => mydff:MemToReg.i_clk
i_clk => enreg8bit:dataMemory.i_clk
i_clk => enreg8bit:aluResult.i_clk
i_clk => enreg5bit:destAddress.i_clk
i_clr => mydff:RegWrite.i_clr
i_clr => mydff:MemToReg.i_clr
o_wb_ctrl[0] <= mydff:MemToReg.o_q
o_wb_ctrl[1] <= mydff:RegWrite.o_q
o_dataMem[0] <= enreg8bit:dataMemory.o_poutput[0]
o_dataMem[1] <= enreg8bit:dataMemory.o_poutput[1]
o_dataMem[2] <= enreg8bit:dataMemory.o_poutput[2]
o_dataMem[3] <= enreg8bit:dataMemory.o_poutput[3]
o_dataMem[4] <= enreg8bit:dataMemory.o_poutput[4]
o_dataMem[5] <= enreg8bit:dataMemory.o_poutput[5]
o_dataMem[6] <= enreg8bit:dataMemory.o_poutput[6]
o_dataMem[7] <= enreg8bit:dataMemory.o_poutput[7]
o_aluRes[0] <= enreg8bit:aluResult.o_poutput[0]
o_aluRes[1] <= enreg8bit:aluResult.o_poutput[1]
o_aluRes[2] <= enreg8bit:aluResult.o_poutput[2]
o_aluRes[3] <= enreg8bit:aluResult.o_poutput[3]
o_aluRes[4] <= enreg8bit:aluResult.o_poutput[4]
o_aluRes[5] <= enreg8bit:aluResult.o_poutput[5]
o_aluRes[6] <= enreg8bit:aluResult.o_poutput[6]
o_aluRes[7] <= enreg8bit:aluResult.o_poutput[7]
o_destAddr[0] <= enreg5bit:destAddress.o_poutput[0]
o_destAddr[1] <= enreg5bit:destAddress.o_poutput[1]
o_destAddr[2] <= enreg5bit:destAddress.o_poutput[2]
o_destAddr[3] <= enreg5bit:destAddress.o_poutput[3]
o_destAddr[4] <= enreg5bit:destAddress.o_poutput[4]


|lab3top|buffer_MEM_WB:inst7|mydff:RegWrite
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|mydff:MemToReg
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:dataMemory|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg8bit:aluResult|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg5bit:destAddress
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q


|lab3top|buffer_MEM_WB:inst7|enreg5bit:destAddress|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg5bit:destAddress|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg5bit:destAddress|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg5bit:destAddress|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_MEM_WB:inst7|enreg5bit:destAddress|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|MEM_STAGE:inst3
i_ctl_mem[0] => datamem:dmem.wren
i_ctl_mem[1] => datamem:dmem.rden
i_ctl_mem[2] => o_branchMux.IN0
i_aluZero => o_branchMux.IN1
i_data[0] => datamem:dmem.address[0]
i_data[1] => datamem:dmem.address[1]
i_data[2] => datamem:dmem.address[2]
i_data[3] => datamem:dmem.address[3]
i_data[4] => datamem:dmem.address[4]
i_data[5] => datamem:dmem.address[5]
i_data[6] => datamem:dmem.address[6]
i_data[7] => datamem:dmem.address[7]
i_writeData[0] => datamem:dmem.data[0]
i_writeData[1] => datamem:dmem.data[1]
i_writeData[2] => datamem:dmem.data[2]
i_writeData[3] => datamem:dmem.data[3]
i_writeData[4] => datamem:dmem.data[4]
i_writeData[5] => datamem:dmem.data[5]
i_writeData[6] => datamem:dmem.data[6]
i_writeData[7] => datamem:dmem.data[7]
i_clk => datamem:dmem.clock
o_branchMux <= o_branchMux.DB_MAX_OUTPUT_PORT_TYPE
o_memData[0] <= datamem:dmem.q[0]
o_memData[1] <= datamem:dmem.q[1]
o_memData[2] <= datamem:dmem.q[2]
o_memData[3] <= datamem:dmem.q[3]
o_memData[4] <= datamem:dmem.q[4]
o_memData[5] <= datamem:dmem.q[5]
o_memData[6] <= datamem:dmem.q[6]
o_memData[7] <= datamem:dmem.q[7]
o_dataBypass[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_dataBypass[1] <= o_dataBypass[1].DB_MAX_OUTPUT_PORT_TYPE
o_dataBypass[2] <= o_dataBypass[2].DB_MAX_OUTPUT_PORT_TYPE
o_dataBypass[3] <= o_dataBypass[3].DB_MAX_OUTPUT_PORT_TYPE
o_dataBypass[4] <= o_dataBypass[4].DB_MAX_OUTPUT_PORT_TYPE
o_dataBypass[5] <= o_dataBypass[5].DB_MAX_OUTPUT_PORT_TYPE
o_dataBypass[6] <= o_dataBypass[6].DB_MAX_OUTPUT_PORT_TYPE
o_dataBypass[7] <= o_dataBypass[7].DB_MAX_OUTPUT_PORT_TYPE


|lab3top|MEM_STAGE:inst3|datamem:dmem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|lab3top|MEM_STAGE:inst3|datamem:dmem|altsyncram:altsyncram_component
wren_a => altsyncram_cbi1:auto_generated.wren_a
rden_a => altsyncram_cbi1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cbi1:auto_generated.data_a[0]
data_a[1] => altsyncram_cbi1:auto_generated.data_a[1]
data_a[2] => altsyncram_cbi1:auto_generated.data_a[2]
data_a[3] => altsyncram_cbi1:auto_generated.data_a[3]
data_a[4] => altsyncram_cbi1:auto_generated.data_a[4]
data_a[5] => altsyncram_cbi1:auto_generated.data_a[5]
data_a[6] => altsyncram_cbi1:auto_generated.data_a[6]
data_a[7] => altsyncram_cbi1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cbi1:auto_generated.address_a[0]
address_a[1] => altsyncram_cbi1:auto_generated.address_a[1]
address_a[2] => altsyncram_cbi1:auto_generated.address_a[2]
address_a[3] => altsyncram_cbi1:auto_generated.address_a[3]
address_a[4] => altsyncram_cbi1:auto_generated.address_a[4]
address_a[5] => altsyncram_cbi1:auto_generated.address_a[5]
address_a[6] => altsyncram_cbi1:auto_generated.address_a[6]
address_a[7] => altsyncram_cbi1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cbi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cbi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cbi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cbi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cbi1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cbi1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cbi1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cbi1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cbi1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab3top|MEM_STAGE:inst3|datamem:dmem|altsyncram:altsyncram_component|altsyncram_cbi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|lab3top|buffer_EX_MEM:inst1
i_wb_ctrl[0] => mydff:MemToReg.i_d
i_wb_ctrl[1] => mydff:RegWrite.i_d
i_m_ctrl[0] => mydff:MemWrite.i_d
i_m_ctrl[1] => mydff:MemRead.i_d
i_m_ctrl[2] => mydff:Branch.i_d
i_aluZero => mydff:aluZero.i_d
i_aluRes[0] => enreg8bit:aluResult.i_pinput[0]
i_aluRes[1] => enreg8bit:aluResult.i_pinput[1]
i_aluRes[2] => enreg8bit:aluResult.i_pinput[2]
i_aluRes[3] => enreg8bit:aluResult.i_pinput[3]
i_aluRes[4] => enreg8bit:aluResult.i_pinput[4]
i_aluRes[5] => enreg8bit:aluResult.i_pinput[5]
i_aluRes[6] => enreg8bit:aluResult.i_pinput[6]
i_aluRes[7] => enreg8bit:aluResult.i_pinput[7]
i_writeData[0] => enreg8bit:writeData.i_pinput[0]
i_writeData[1] => enreg8bit:writeData.i_pinput[1]
i_writeData[2] => enreg8bit:writeData.i_pinput[2]
i_writeData[3] => enreg8bit:writeData.i_pinput[3]
i_writeData[4] => enreg8bit:writeData.i_pinput[4]
i_writeData[5] => enreg8bit:writeData.i_pinput[5]
i_writeData[6] => enreg8bit:writeData.i_pinput[6]
i_writeData[7] => enreg8bit:writeData.i_pinput[7]
i_destAddr[0] => enreg5bit:destAddress.i_pinput[0]
i_destAddr[1] => enreg5bit:destAddress.i_pinput[1]
i_destAddr[2] => enreg5bit:destAddress.i_pinput[2]
i_destAddr[3] => enreg5bit:destAddress.i_pinput[3]
i_destAddr[4] => enreg5bit:destAddress.i_pinput[4]
i_enload => mydff:Branch.i_en
i_enload => mydff:MemRead.i_en
i_enload => mydff:MemWrite.i_en
i_enload => mydff:RegWrite.i_en
i_enload => mydff:MemToReg.i_en
i_enload => mydff:aluZero.i_en
i_enload => enreg8bit:aluResult.i_enload
i_enload => enreg8bit:writeData.i_enload
i_enload => enreg5bit:destAddress.i_enload
i_clk => mydff:Branch.i_clk
i_clk => mydff:MemRead.i_clk
i_clk => mydff:MemWrite.i_clk
i_clk => mydff:RegWrite.i_clk
i_clk => mydff:MemToReg.i_clk
i_clk => mydff:aluZero.i_clk
i_clk => enreg8bit:aluResult.i_clk
i_clk => enreg8bit:writeData.i_clk
i_clk => enreg5bit:destAddress.i_clk
i_clr => ~NO_FANOUT~
o_wb_ctrl[0] <= mydff:MemToReg.o_q
o_wb_ctrl[1] <= mydff:RegWrite.o_q
o_m_ctrl[0] <= mydff:MemWrite.o_q
o_m_ctrl[1] <= mydff:MemRead.o_q
o_m_ctrl[2] <= mydff:Branch.o_q
o_aluZero <= mydff:aluZero.o_q
o_aluRes[0] <= enreg8bit:aluResult.o_poutput[0]
o_aluRes[1] <= enreg8bit:aluResult.o_poutput[1]
o_aluRes[2] <= enreg8bit:aluResult.o_poutput[2]
o_aluRes[3] <= enreg8bit:aluResult.o_poutput[3]
o_aluRes[4] <= enreg8bit:aluResult.o_poutput[4]
o_aluRes[5] <= enreg8bit:aluResult.o_poutput[5]
o_aluRes[6] <= enreg8bit:aluResult.o_poutput[6]
o_aluRes[7] <= enreg8bit:aluResult.o_poutput[7]
o_writeData[0] <= enreg8bit:writeData.o_poutput[0]
o_writeData[1] <= enreg8bit:writeData.o_poutput[1]
o_writeData[2] <= enreg8bit:writeData.o_poutput[2]
o_writeData[3] <= enreg8bit:writeData.o_poutput[3]
o_writeData[4] <= enreg8bit:writeData.o_poutput[4]
o_writeData[5] <= enreg8bit:writeData.o_poutput[5]
o_writeData[6] <= enreg8bit:writeData.o_poutput[6]
o_writeData[7] <= enreg8bit:writeData.o_poutput[7]
o_destAddr[0] <= enreg5bit:destAddress.o_poutput[0]
o_destAddr[1] <= enreg5bit:destAddress.o_poutput[1]
o_destAddr[2] <= enreg5bit:destAddress.o_poutput[2]
o_destAddr[3] <= enreg5bit:destAddress.o_poutput[3]
o_destAddr[4] <= enreg5bit:destAddress.o_poutput[4]


|lab3top|buffer_EX_MEM:inst1|mydff:Branch
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|mydff:MemRead
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|mydff:MemWrite
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|mydff:RegWrite
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|mydff:MemToReg
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|mydff:aluZero
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:aluResult|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg8bit:writeData|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg5bit:destAddress
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q


|lab3top|buffer_EX_MEM:inst1|enreg5bit:destAddress|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg5bit:destAddress|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg5bit:destAddress|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg5bit:destAddress|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_EX_MEM:inst1|enreg5bit:destAddress|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6
i_ctl_ex[0] => mux2to1_8bit:muxAluInB.i_select
i_ctl_ex[1] => aluCtrlUnit:aluCtl.i_ALUOp[0]
i_ctl_ex[2] => aluCtrlUnit:aluCtl.i_ALUOp[1]
i_ctl_ex[3] => ~NO_FANOUT~
i_readData1[0] => mux3to1_8bit:topMux3to1.i_0[0]
i_readData1[1] => mux3to1_8bit:topMux3to1.i_0[1]
i_readData1[2] => mux3to1_8bit:topMux3to1.i_0[2]
i_readData1[3] => mux3to1_8bit:topMux3to1.i_0[3]
i_readData1[4] => mux3to1_8bit:topMux3to1.i_0[4]
i_readData1[5] => mux3to1_8bit:topMux3to1.i_0[5]
i_readData1[6] => mux3to1_8bit:topMux3to1.i_0[6]
i_readData1[7] => mux3to1_8bit:topMux3to1.i_0[7]
i_readData2[0] => mux3to1_8bit:botMux3to1.i_0[0]
i_readData2[1] => mux3to1_8bit:botMux3to1.i_0[1]
i_readData2[2] => mux3to1_8bit:botMux3to1.i_0[2]
i_readData2[3] => mux3to1_8bit:botMux3to1.i_0[3]
i_readData2[4] => mux3to1_8bit:botMux3to1.i_0[4]
i_readData2[5] => mux3to1_8bit:botMux3to1.i_0[5]
i_readData2[6] => mux3to1_8bit:botMux3to1.i_0[6]
i_readData2[7] => mux3to1_8bit:botMux3to1.i_0[7]
i_signExt[0] => mux2to1_8bit:muxAluInB.i_1[0]
i_signExt[1] => mux2to1_8bit:muxAluInB.i_1[1]
i_signExt[2] => mux2to1_8bit:muxAluInB.i_1[2]
i_signExt[3] => mux2to1_8bit:muxAluInB.i_1[3]
i_signExt[4] => mux2to1_8bit:muxAluInB.i_1[4]
i_signExt[5] => mux2to1_8bit:muxAluInB.i_1[5]
i_signExt[6] => mux2to1_8bit:muxAluInB.i_1[6]
i_signExt[7] => mux2to1_8bit:muxAluInB.i_1[7]
i_fwd_top_mem[0] => mux3to1_8bit:topMux3to1.i_1[0]
i_fwd_top_mem[1] => mux3to1_8bit:topMux3to1.i_1[1]
i_fwd_top_mem[2] => mux3to1_8bit:topMux3to1.i_1[2]
i_fwd_top_mem[3] => mux3to1_8bit:topMux3to1.i_1[3]
i_fwd_top_mem[4] => mux3to1_8bit:topMux3to1.i_1[4]
i_fwd_top_mem[5] => mux3to1_8bit:topMux3to1.i_1[5]
i_fwd_top_mem[6] => mux3to1_8bit:topMux3to1.i_1[6]
i_fwd_top_mem[7] => mux3to1_8bit:topMux3to1.i_1[7]
i_fwd_top_wb[0] => mux3to1_8bit:topMux3to1.i_2[0]
i_fwd_top_wb[1] => mux3to1_8bit:topMux3to1.i_2[1]
i_fwd_top_wb[2] => mux3to1_8bit:topMux3to1.i_2[2]
i_fwd_top_wb[3] => mux3to1_8bit:topMux3to1.i_2[3]
i_fwd_top_wb[4] => mux3to1_8bit:topMux3to1.i_2[4]
i_fwd_top_wb[5] => mux3to1_8bit:topMux3to1.i_2[5]
i_fwd_top_wb[6] => mux3to1_8bit:topMux3to1.i_2[6]
i_fwd_top_wb[7] => mux3to1_8bit:topMux3to1.i_2[7]
i_fwd_top_mux[0] => mux3to1_8bit:topMux3to1.i_select[0]
i_fwd_top_mux[1] => mux3to1_8bit:topMux3to1.i_select[1]
i_fwd_bot_mem[0] => mux3to1_8bit:botMux3to1.i_1[0]
i_fwd_bot_mem[1] => mux3to1_8bit:botMux3to1.i_1[1]
i_fwd_bot_mem[2] => mux3to1_8bit:botMux3to1.i_1[2]
i_fwd_bot_mem[3] => mux3to1_8bit:botMux3to1.i_1[3]
i_fwd_bot_mem[4] => mux3to1_8bit:botMux3to1.i_1[4]
i_fwd_bot_mem[5] => mux3to1_8bit:botMux3to1.i_1[5]
i_fwd_bot_mem[6] => mux3to1_8bit:botMux3to1.i_1[6]
i_fwd_bot_mem[7] => mux3to1_8bit:botMux3to1.i_1[7]
i_fwd_bot_wb[0] => mux3to1_8bit:botMux3to1.i_2[0]
i_fwd_bot_wb[1] => mux3to1_8bit:botMux3to1.i_2[1]
i_fwd_bot_wb[2] => mux3to1_8bit:botMux3to1.i_2[2]
i_fwd_bot_wb[3] => mux3to1_8bit:botMux3to1.i_2[3]
i_fwd_bot_wb[4] => mux3to1_8bit:botMux3to1.i_2[4]
i_fwd_bot_wb[5] => mux3to1_8bit:botMux3to1.i_2[5]
i_fwd_bot_wb[6] => mux3to1_8bit:botMux3to1.i_2[6]
i_fwd_bot_wb[7] => mux3to1_8bit:botMux3to1.i_2[7]
i_fwd_bot_mux[0] => mux3to1_8bit:botMux3to1.i_select[0]
i_fwd_bot_mux[1] => mux3to1_8bit:botMux3to1.i_select[1]
o_aluZero <= aluZero.DB_MAX_OUTPUT_PORT_TYPE
o_aluOut[0] <= alu8bit:myalu.o_aluOut[0]
o_aluOut[1] <= alu8bit:myalu.o_aluOut[1]
o_aluOut[2] <= alu8bit:myalu.o_aluOut[2]
o_aluOut[3] <= alu8bit:myalu.o_aluOut[3]
o_aluOut[4] <= alu8bit:myalu.o_aluOut[4]
o_aluOut[5] <= alu8bit:myalu.o_aluOut[5]
o_aluOut[6] <= alu8bit:myalu.o_aluOut[6]
o_aluOut[7] <= alu8bit:myalu.o_aluOut[7]
o_writeData[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_writeData[1] <= o_writeData[1].DB_MAX_OUTPUT_PORT_TYPE
o_writeData[2] <= o_writeData[2].DB_MAX_OUTPUT_PORT_TYPE
o_writeData[3] <= o_writeData[3].DB_MAX_OUTPUT_PORT_TYPE
o_writeData[4] <= o_writeData[4].DB_MAX_OUTPUT_PORT_TYPE
o_writeData[5] <= o_writeData[5].DB_MAX_OUTPUT_PORT_TYPE
o_writeData[6] <= o_writeData[6].DB_MAX_OUTPUT_PORT_TYPE
o_writeData[7] <= o_writeData[7].DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|ALUCtrlUnit:aluCtl
i_F[0] => int_opOut.IN0
i_F[1] => int_opOut.IN0
i_F[2] => int_opOut.IN0
i_F[3] => int_opOut.IN1
i_F[4] => ~NO_FANOUT~
i_F[5] => ~NO_FANOUT~
i_ALUOp[0] => int_opOut.IN1
i_ALUOp[1] => int_opOut.IN1
i_ALUOp[1] => int_opOut.IN1
i_ALUOp[1] => int_opOut.IN1
o_op[0] <= int_opOut.DB_MAX_OUTPUT_PORT_TYPE
o_op[1] <= int_opOut.DB_MAX_OUTPUT_PORT_TYPE
o_op[2] <= int_opOut.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|mux3to1_8bit:topMux3to1
i_0[0] => mux2to1_8bit:mux01.i_0[0]
i_0[1] => mux2to1_8bit:mux01.i_0[1]
i_0[2] => mux2to1_8bit:mux01.i_0[2]
i_0[3] => mux2to1_8bit:mux01.i_0[3]
i_0[4] => mux2to1_8bit:mux01.i_0[4]
i_0[5] => mux2to1_8bit:mux01.i_0[5]
i_0[6] => mux2to1_8bit:mux01.i_0[6]
i_0[7] => mux2to1_8bit:mux01.i_0[7]
i_1[0] => mux2to1_8bit:mux01.i_1[0]
i_1[1] => mux2to1_8bit:mux01.i_1[1]
i_1[2] => mux2to1_8bit:mux01.i_1[2]
i_1[3] => mux2to1_8bit:mux01.i_1[3]
i_1[4] => mux2to1_8bit:mux01.i_1[4]
i_1[5] => mux2to1_8bit:mux01.i_1[5]
i_1[6] => mux2to1_8bit:mux01.i_1[6]
i_1[7] => mux2to1_8bit:mux01.i_1[7]
i_2[0] => mux2to1_8bit:mux12.i_1[0]
i_2[1] => mux2to1_8bit:mux12.i_1[1]
i_2[2] => mux2to1_8bit:mux12.i_1[2]
i_2[3] => mux2to1_8bit:mux12.i_1[3]
i_2[4] => mux2to1_8bit:mux12.i_1[4]
i_2[5] => mux2to1_8bit:mux12.i_1[5]
i_2[6] => mux2to1_8bit:mux12.i_1[6]
i_2[7] => mux2to1_8bit:mux12.i_1[7]
i_select[0] => mux2to1_8bit:mux01.i_select
i_select[1] => mux2to1_8bit:mux12.i_select
o_output[0] <= mux2to1_8bit:mux12.o_output[0]
o_output[1] <= mux2to1_8bit:mux12.o_output[1]
o_output[2] <= mux2to1_8bit:mux12.o_output[2]
o_output[3] <= mux2to1_8bit:mux12.o_output[3]
o_output[4] <= mux2to1_8bit:mux12.o_output[4]
o_output[5] <= mux2to1_8bit:mux12.o_output[5]
o_output[6] <= mux2to1_8bit:mux12.o_output[6]
o_output[7] <= mux2to1_8bit:mux12.o_output[7]


|lab3top|EX_STAGE:inst6|mux3to1_8bit:topMux3to1|mux2to1_8bit:mux01
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|mux3to1_8bit:topMux3to1|mux2to1_8bit:mux12
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|mux3to1_8bit:botMux3to1
i_0[0] => mux2to1_8bit:mux01.i_0[0]
i_0[1] => mux2to1_8bit:mux01.i_0[1]
i_0[2] => mux2to1_8bit:mux01.i_0[2]
i_0[3] => mux2to1_8bit:mux01.i_0[3]
i_0[4] => mux2to1_8bit:mux01.i_0[4]
i_0[5] => mux2to1_8bit:mux01.i_0[5]
i_0[6] => mux2to1_8bit:mux01.i_0[6]
i_0[7] => mux2to1_8bit:mux01.i_0[7]
i_1[0] => mux2to1_8bit:mux01.i_1[0]
i_1[1] => mux2to1_8bit:mux01.i_1[1]
i_1[2] => mux2to1_8bit:mux01.i_1[2]
i_1[3] => mux2to1_8bit:mux01.i_1[3]
i_1[4] => mux2to1_8bit:mux01.i_1[4]
i_1[5] => mux2to1_8bit:mux01.i_1[5]
i_1[6] => mux2to1_8bit:mux01.i_1[6]
i_1[7] => mux2to1_8bit:mux01.i_1[7]
i_2[0] => mux2to1_8bit:mux12.i_1[0]
i_2[1] => mux2to1_8bit:mux12.i_1[1]
i_2[2] => mux2to1_8bit:mux12.i_1[2]
i_2[3] => mux2to1_8bit:mux12.i_1[3]
i_2[4] => mux2to1_8bit:mux12.i_1[4]
i_2[5] => mux2to1_8bit:mux12.i_1[5]
i_2[6] => mux2to1_8bit:mux12.i_1[6]
i_2[7] => mux2to1_8bit:mux12.i_1[7]
i_select[0] => mux2to1_8bit:mux01.i_select
i_select[1] => mux2to1_8bit:mux12.i_select
o_output[0] <= mux2to1_8bit:mux12.o_output[0]
o_output[1] <= mux2to1_8bit:mux12.o_output[1]
o_output[2] <= mux2to1_8bit:mux12.o_output[2]
o_output[3] <= mux2to1_8bit:mux12.o_output[3]
o_output[4] <= mux2to1_8bit:mux12.o_output[4]
o_output[5] <= mux2to1_8bit:mux12.o_output[5]
o_output[6] <= mux2to1_8bit:mux12.o_output[6]
o_output[7] <= mux2to1_8bit:mux12.o_output[7]


|lab3top|EX_STAGE:inst6|mux3to1_8bit:botMux3to1|mux2to1_8bit:mux01
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|mux3to1_8bit:botMux3to1|mux2to1_8bit:mux12
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|mux2to1_8bit:muxAluInB
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu
i_op1[0] => andout[0].IN0
i_op1[0] => orout[0].IN0
i_op1[0] => CLA_top2:adder.A[0]
i_op1[0] => CLA_top2:suber.A[0]
i_op1[1] => andout[1].IN0
i_op1[1] => orout[1].IN0
i_op1[1] => CLA_top2:adder.A[1]
i_op1[1] => CLA_top2:suber.A[1]
i_op1[2] => andout[2].IN0
i_op1[2] => orout[2].IN0
i_op1[2] => CLA_top2:adder.A[2]
i_op1[2] => CLA_top2:suber.A[2]
i_op1[3] => andout[3].IN0
i_op1[3] => orout[3].IN0
i_op1[3] => CLA_top2:adder.A[3]
i_op1[3] => CLA_top2:suber.A[3]
i_op1[4] => andout[4].IN0
i_op1[4] => orout[4].IN0
i_op1[4] => CLA_top2:adder.A[4]
i_op1[4] => CLA_top2:suber.A[4]
i_op1[5] => andout[5].IN0
i_op1[5] => orout[5].IN0
i_op1[5] => CLA_top2:adder.A[5]
i_op1[5] => CLA_top2:suber.A[5]
i_op1[6] => andout[6].IN0
i_op1[6] => orout[6].IN0
i_op1[6] => CLA_top2:adder.A[6]
i_op1[6] => CLA_top2:suber.A[6]
i_op1[7] => andout[7].IN0
i_op1[7] => orout[7].IN0
i_op1[7] => CLA_top2:adder.A[7]
i_op1[7] => CLA_top2:suber.A[7]
i_op2[0] => andout[0].IN1
i_op2[0] => orout[0].IN1
i_op2[0] => CLA_top2:adder.B[0]
i_op2[0] => CLA_top2:suber.B[0]
i_op2[1] => andout[1].IN1
i_op2[1] => orout[1].IN1
i_op2[1] => CLA_top2:adder.B[1]
i_op2[1] => CLA_top2:suber.B[1]
i_op2[2] => andout[2].IN1
i_op2[2] => orout[2].IN1
i_op2[2] => CLA_top2:adder.B[2]
i_op2[2] => CLA_top2:suber.B[2]
i_op2[3] => andout[3].IN1
i_op2[3] => orout[3].IN1
i_op2[3] => CLA_top2:adder.B[3]
i_op2[3] => CLA_top2:suber.B[3]
i_op2[4] => andout[4].IN1
i_op2[4] => orout[4].IN1
i_op2[4] => CLA_top2:adder.B[4]
i_op2[4] => CLA_top2:suber.B[4]
i_op2[5] => andout[5].IN1
i_op2[5] => orout[5].IN1
i_op2[5] => CLA_top2:adder.B[5]
i_op2[5] => CLA_top2:suber.B[5]
i_op2[6] => andout[6].IN1
i_op2[6] => orout[6].IN1
i_op2[6] => CLA_top2:adder.B[6]
i_op2[6] => CLA_top2:suber.B[6]
i_op2[7] => andout[7].IN1
i_op2[7] => orout[7].IN1
i_op2[7] => CLA_top2:adder.B[7]
i_op2[7] => CLA_top2:suber.B[7]
i_aluOp[0] => mux8to1_8bit:mux.i_select[0]
i_aluOp[1] => mux8to1_8bit:mux.i_select[1]
i_aluOp[2] => mux8to1_8bit:mux.i_select[2]
o_aluOut[0] <= mux8to1_8bit:mux.o_output[0]
o_aluOut[1] <= mux8to1_8bit:mux.o_output[1]
o_aluOut[2] <= mux8to1_8bit:mux.o_output[2]
o_aluOut[3] <= mux8to1_8bit:mux.o_output[3]
o_aluOut[4] <= mux8to1_8bit:mux.o_output[4]
o_aluOut[5] <= mux8to1_8bit:mux.o_output[5]
o_aluOut[6] <= mux8to1_8bit:mux.o_output[6]
o_aluOut[7] <= mux8to1_8bit:mux.o_output[7]


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder
A[0] => PartialAdder:PA0.A
A[1] => PartialAdder:PA1.A
A[2] => PartialAdder:PA2.A
A[3] => PartialAdder:PA3.A
A[4] => PartialAdder:PA4.A
A[5] => PartialAdder:PA5.A
A[6] => PartialAdder:PA6.A
A[7] => PartialAdder:PA7.A
A[8] => PartialAdder:PA8.A
A[9] => PartialAdder:PA9.A
B[0] => int_B[0].IN0
B[1] => int_B[1].IN0
B[2] => int_B[2].IN0
B[3] => int_B[3].IN0
B[4] => int_B[4].IN0
B[5] => int_B[5].IN0
B[6] => int_B[6].IN0
B[7] => int_B[7].IN0
B[8] => int_B[8].IN0
B[9] => int_B[9].IN0
OP => c1.IN1
OP => PartialAdder:PA0.Cin
OP => int_B[9].IN1
OP => int_B[8].IN1
OP => int_B[7].IN1
OP => int_B[6].IN1
OP => int_B[5].IN1
OP => int_B[4].IN1
OP => int_B[3].IN1
OP => int_B[2].IN1
OP => int_B[1].IN1
OP => int_B[0].IN1
S[0] <= PartialAdder:PA0.S
S[1] <= PartialAdder:PA1.S
S[2] <= PartialAdder:PA2.S
S[3] <= PartialAdder:PA3.S
S[4] <= PartialAdder:PA4.S
S[5] <= PartialAdder:PA5.S
S[6] <= PartialAdder:PA6.S
S[7] <= PartialAdder:PA7.S
S[8] <= PartialAdder:PA8.S
S[9] <= PartialAdder:PA9.S
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA0
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA1
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA2
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA3
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA4
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA5
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA6
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA7
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA8
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:adder|PartialAdder:PA9
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber
A[0] => PartialAdder:PA0.A
A[1] => PartialAdder:PA1.A
A[2] => PartialAdder:PA2.A
A[3] => PartialAdder:PA3.A
A[4] => PartialAdder:PA4.A
A[5] => PartialAdder:PA5.A
A[6] => PartialAdder:PA6.A
A[7] => PartialAdder:PA7.A
A[8] => PartialAdder:PA8.A
A[9] => PartialAdder:PA9.A
B[0] => int_B[0].IN0
B[1] => int_B[1].IN0
B[2] => int_B[2].IN0
B[3] => int_B[3].IN0
B[4] => int_B[4].IN0
B[5] => int_B[5].IN0
B[6] => int_B[6].IN0
B[7] => int_B[7].IN0
B[8] => int_B[8].IN0
B[9] => int_B[9].IN0
OP => c1.IN1
OP => PartialAdder:PA0.Cin
OP => int_B[9].IN1
OP => int_B[8].IN1
OP => int_B[7].IN1
OP => int_B[6].IN1
OP => int_B[5].IN1
OP => int_B[4].IN1
OP => int_B[3].IN1
OP => int_B[2].IN1
OP => int_B[1].IN1
OP => int_B[0].IN1
S[0] <= PartialAdder:PA0.S
S[1] <= PartialAdder:PA1.S
S[2] <= PartialAdder:PA2.S
S[3] <= PartialAdder:PA3.S
S[4] <= PartialAdder:PA4.S
S[5] <= PartialAdder:PA5.S
S[6] <= PartialAdder:PA6.S
S[7] <= PartialAdder:PA7.S
S[8] <= PartialAdder:PA8.S
S[9] <= PartialAdder:PA9.S
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA0
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA1
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA2
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA3
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA4
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA5
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA6
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA7
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA8
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|CLA_top2:suber|PartialAdder:PA9
A => S.IN0
A => P.IN0
A => G.IN0
B => S.IN1
B => P.IN1
B => G.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux
i_0[0] => mux2to1_8bit:mux01.i_0[0]
i_0[1] => mux2to1_8bit:mux01.i_0[1]
i_0[2] => mux2to1_8bit:mux01.i_0[2]
i_0[3] => mux2to1_8bit:mux01.i_0[3]
i_0[4] => mux2to1_8bit:mux01.i_0[4]
i_0[5] => mux2to1_8bit:mux01.i_0[5]
i_0[6] => mux2to1_8bit:mux01.i_0[6]
i_0[7] => mux2to1_8bit:mux01.i_0[7]
i_1[0] => mux2to1_8bit:mux01.i_1[0]
i_1[1] => mux2to1_8bit:mux01.i_1[1]
i_1[2] => mux2to1_8bit:mux01.i_1[2]
i_1[3] => mux2to1_8bit:mux01.i_1[3]
i_1[4] => mux2to1_8bit:mux01.i_1[4]
i_1[5] => mux2to1_8bit:mux01.i_1[5]
i_1[6] => mux2to1_8bit:mux01.i_1[6]
i_1[7] => mux2to1_8bit:mux01.i_1[7]
i_2[0] => mux2to1_8bit:mux23.i_0[0]
i_2[1] => mux2to1_8bit:mux23.i_0[1]
i_2[2] => mux2to1_8bit:mux23.i_0[2]
i_2[3] => mux2to1_8bit:mux23.i_0[3]
i_2[4] => mux2to1_8bit:mux23.i_0[4]
i_2[5] => mux2to1_8bit:mux23.i_0[5]
i_2[6] => mux2to1_8bit:mux23.i_0[6]
i_2[7] => mux2to1_8bit:mux23.i_0[7]
i_3[0] => mux2to1_8bit:mux23.i_1[0]
i_3[1] => mux2to1_8bit:mux23.i_1[1]
i_3[2] => mux2to1_8bit:mux23.i_1[2]
i_3[3] => mux2to1_8bit:mux23.i_1[3]
i_3[4] => mux2to1_8bit:mux23.i_1[4]
i_3[5] => mux2to1_8bit:mux23.i_1[5]
i_3[6] => mux2to1_8bit:mux23.i_1[6]
i_3[7] => mux2to1_8bit:mux23.i_1[7]
i_4[0] => mux2to1_8bit:mux45.i_0[0]
i_4[1] => mux2to1_8bit:mux45.i_0[1]
i_4[2] => mux2to1_8bit:mux45.i_0[2]
i_4[3] => mux2to1_8bit:mux45.i_0[3]
i_4[4] => mux2to1_8bit:mux45.i_0[4]
i_4[5] => mux2to1_8bit:mux45.i_0[5]
i_4[6] => mux2to1_8bit:mux45.i_0[6]
i_4[7] => mux2to1_8bit:mux45.i_0[7]
i_5[0] => mux2to1_8bit:mux45.i_1[0]
i_5[1] => mux2to1_8bit:mux45.i_1[1]
i_5[2] => mux2to1_8bit:mux45.i_1[2]
i_5[3] => mux2to1_8bit:mux45.i_1[3]
i_5[4] => mux2to1_8bit:mux45.i_1[4]
i_5[5] => mux2to1_8bit:mux45.i_1[5]
i_5[6] => mux2to1_8bit:mux45.i_1[6]
i_5[7] => mux2to1_8bit:mux45.i_1[7]
i_6[0] => mux2to1_8bit:mux67.i_0[0]
i_6[1] => mux2to1_8bit:mux67.i_0[1]
i_6[2] => mux2to1_8bit:mux67.i_0[2]
i_6[3] => mux2to1_8bit:mux67.i_0[3]
i_6[4] => mux2to1_8bit:mux67.i_0[4]
i_6[5] => mux2to1_8bit:mux67.i_0[5]
i_6[6] => mux2to1_8bit:mux67.i_0[6]
i_6[7] => mux2to1_8bit:mux67.i_0[7]
i_7[0] => mux2to1_8bit:mux67.i_1[0]
i_7[1] => mux2to1_8bit:mux67.i_1[1]
i_7[2] => mux2to1_8bit:mux67.i_1[2]
i_7[3] => mux2to1_8bit:mux67.i_1[3]
i_7[4] => mux2to1_8bit:mux67.i_1[4]
i_7[5] => mux2to1_8bit:mux67.i_1[5]
i_7[6] => mux2to1_8bit:mux67.i_1[6]
i_7[7] => mux2to1_8bit:mux67.i_1[7]
i_select[0] => mux2to1_8bit:mux01.i_select
i_select[0] => mux2to1_8bit:mux23.i_select
i_select[0] => mux2to1_8bit:mux45.i_select
i_select[0] => mux2to1_8bit:mux67.i_select
i_select[1] => mux2to1_8bit:mux0123.i_select
i_select[1] => mux2to1_8bit:mux4567.i_select
i_select[2] => mux2to1_8bit:muxout.i_select
o_output[0] <= mux2to1_8bit:muxout.o_output[0]
o_output[1] <= mux2to1_8bit:muxout.o_output[1]
o_output[2] <= mux2to1_8bit:muxout.o_output[2]
o_output[3] <= mux2to1_8bit:muxout.o_output[3]
o_output[4] <= mux2to1_8bit:muxout.o_output[4]
o_output[5] <= mux2to1_8bit:muxout.o_output[5]
o_output[6] <= mux2to1_8bit:muxout.o_output[6]
o_output[7] <= mux2to1_8bit:muxout.o_output[7]


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux|mux2to1_8bit:mux01
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux|mux2to1_8bit:mux23
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux|mux2to1_8bit:mux45
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux|mux2to1_8bit:mux67
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux|mux2to1_8bit:mux0123
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux|mux2to1_8bit:mux4567
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|EX_STAGE:inst6|alu8bit:myalu|mux8to1_8bit:mux|mux2to1_8bit:muxout
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|forwardingUnit:inst9
i_id_ex_Rs[0] => Equal1.IN4
i_id_ex_Rs[0] => Equal3.IN4
i_id_ex_Rs[1] => Equal1.IN3
i_id_ex_Rs[1] => Equal3.IN3
i_id_ex_Rs[2] => Equal1.IN2
i_id_ex_Rs[2] => Equal3.IN2
i_id_ex_Rs[3] => Equal1.IN1
i_id_ex_Rs[3] => Equal3.IN1
i_id_ex_Rs[4] => Equal1.IN0
i_id_ex_Rs[4] => Equal3.IN0
i_id_ex_Rt[0] => Equal4.IN4
i_id_ex_Rt[0] => Equal5.IN4
i_id_ex_Rt[1] => Equal4.IN3
i_id_ex_Rt[1] => Equal5.IN3
i_id_ex_Rt[2] => Equal4.IN2
i_id_ex_Rt[2] => Equal5.IN2
i_id_ex_Rt[3] => Equal4.IN1
i_id_ex_Rt[3] => Equal5.IN1
i_id_ex_Rt[4] => Equal4.IN0
i_id_ex_Rt[4] => Equal5.IN0
i_ex_mem_Rd[0] => Equal1.IN9
i_ex_mem_Rd[0] => Equal4.IN9
i_ex_mem_Rd[0] => Equal0.IN4
i_ex_mem_Rd[1] => Equal1.IN8
i_ex_mem_Rd[1] => Equal4.IN8
i_ex_mem_Rd[1] => Equal0.IN3
i_ex_mem_Rd[2] => Equal1.IN7
i_ex_mem_Rd[2] => Equal4.IN7
i_ex_mem_Rd[2] => Equal0.IN2
i_ex_mem_Rd[3] => Equal1.IN6
i_ex_mem_Rd[3] => Equal4.IN6
i_ex_mem_Rd[3] => Equal0.IN1
i_ex_mem_Rd[4] => Equal1.IN5
i_ex_mem_Rd[4] => Equal4.IN5
i_ex_mem_Rd[4] => Equal0.IN0
i_mem_wb_Rd[0] => Equal3.IN9
i_mem_wb_Rd[0] => Equal5.IN9
i_mem_wb_Rd[0] => Equal2.IN4
i_mem_wb_Rd[1] => Equal3.IN8
i_mem_wb_Rd[1] => Equal5.IN8
i_mem_wb_Rd[1] => Equal2.IN3
i_mem_wb_Rd[2] => Equal3.IN7
i_mem_wb_Rd[2] => Equal5.IN7
i_mem_wb_Rd[2] => Equal2.IN2
i_mem_wb_Rd[3] => Equal3.IN6
i_mem_wb_Rd[3] => Equal5.IN6
i_mem_wb_Rd[3] => Equal2.IN1
i_mem_wb_Rd[4] => Equal3.IN5
i_mem_wb_Rd[4] => Equal5.IN5
i_mem_wb_Rd[4] => Equal2.IN0
i_ex_mem_RegWrite => process_0.IN1
i_mem_wb_RegWrite => process_0.IN1
o_forwardA[0] <= o_forwardA.DB_MAX_OUTPUT_PORT_TYPE
o_forwardA[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
o_forwardB[0] <= o_forwardB.DB_MAX_OUTPUT_PORT_TYPE
o_forwardB[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|mux2to1_8bit:inst10
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_0[5] => o_output.IN0
i_0[6] => o_output.IN0
i_0[7] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_1[5] => o_output.IN0
i_1[6] => o_output.IN0
i_1[7] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|mux2to1_5bit:inst8
i_0[0] => o_output.IN0
i_0[1] => o_output.IN0
i_0[2] => o_output.IN0
i_0[3] => o_output.IN0
i_0[4] => o_output.IN0
i_1[0] => o_output.IN0
i_1[1] => o_output.IN0
i_1[2] => o_output.IN0
i_1[3] => o_output.IN0
i_1[4] => o_output.IN0
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
i_select => o_output.IN1
o_output[0] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2
i_pc[0] => enreg10bit:pc_plus_4.i_pinput[0]
i_pc[1] => enreg10bit:pc_plus_4.i_pinput[1]
i_pc[2] => enreg10bit:pc_plus_4.i_pinput[2]
i_pc[3] => enreg10bit:pc_plus_4.i_pinput[3]
i_pc[4] => enreg10bit:pc_plus_4.i_pinput[4]
i_pc[5] => enreg10bit:pc_plus_4.i_pinput[5]
i_pc[6] => enreg10bit:pc_plus_4.i_pinput[6]
i_pc[7] => enreg10bit:pc_plus_4.i_pinput[7]
i_pc[8] => enreg10bit:pc_plus_4.i_pinput[8]
i_pc[9] => enreg10bit:pc_plus_4.i_pinput[9]
i_instr[0] => enreg32bit:instruction32bits.i_pinput[0]
i_instr[1] => enreg32bit:instruction32bits.i_pinput[1]
i_instr[2] => enreg32bit:instruction32bits.i_pinput[2]
i_instr[3] => enreg32bit:instruction32bits.i_pinput[3]
i_instr[4] => enreg32bit:instruction32bits.i_pinput[4]
i_instr[5] => enreg32bit:instruction32bits.i_pinput[5]
i_instr[6] => enreg32bit:instruction32bits.i_pinput[6]
i_instr[7] => enreg32bit:instruction32bits.i_pinput[7]
i_instr[8] => enreg32bit:instruction32bits.i_pinput[8]
i_instr[9] => enreg32bit:instruction32bits.i_pinput[9]
i_instr[10] => enreg32bit:instruction32bits.i_pinput[10]
i_instr[11] => enreg32bit:instruction32bits.i_pinput[11]
i_instr[12] => enreg32bit:instruction32bits.i_pinput[12]
i_instr[13] => enreg32bit:instruction32bits.i_pinput[13]
i_instr[14] => enreg32bit:instruction32bits.i_pinput[14]
i_instr[15] => enreg32bit:instruction32bits.i_pinput[15]
i_instr[16] => enreg32bit:instruction32bits.i_pinput[16]
i_instr[17] => enreg32bit:instruction32bits.i_pinput[17]
i_instr[18] => enreg32bit:instruction32bits.i_pinput[18]
i_instr[19] => enreg32bit:instruction32bits.i_pinput[19]
i_instr[20] => enreg32bit:instruction32bits.i_pinput[20]
i_instr[21] => enreg32bit:instruction32bits.i_pinput[21]
i_instr[22] => enreg32bit:instruction32bits.i_pinput[22]
i_instr[23] => enreg32bit:instruction32bits.i_pinput[23]
i_instr[24] => enreg32bit:instruction32bits.i_pinput[24]
i_instr[25] => enreg32bit:instruction32bits.i_pinput[25]
i_instr[26] => enreg32bit:instruction32bits.i_pinput[26]
i_instr[27] => enreg32bit:instruction32bits.i_pinput[27]
i_instr[28] => enreg32bit:instruction32bits.i_pinput[28]
i_instr[29] => enreg32bit:instruction32bits.i_pinput[29]
i_instr[30] => enreg32bit:instruction32bits.i_pinput[30]
i_instr[31] => enreg32bit:instruction32bits.i_pinput[31]
i_enload => enreg10bit:pc_plus_4.i_enload
i_enload => enreg32bit:instruction32bits.i_enload
i_clk => enreg10bit:pc_plus_4.i_clk
i_clk => enreg32bit:instruction32bits.i_clk
i_clr => enreg10bit:pc_plus_4.i_clr
i_clr => enreg32bit:instruction32bits.i_clr
o_pc[0] <= enreg10bit:pc_plus_4.o_poutput[0]
o_pc[1] <= enreg10bit:pc_plus_4.o_poutput[1]
o_pc[2] <= enreg10bit:pc_plus_4.o_poutput[2]
o_pc[3] <= enreg10bit:pc_plus_4.o_poutput[3]
o_pc[4] <= enreg10bit:pc_plus_4.o_poutput[4]
o_pc[5] <= enreg10bit:pc_plus_4.o_poutput[5]
o_pc[6] <= enreg10bit:pc_plus_4.o_poutput[6]
o_pc[7] <= enreg10bit:pc_plus_4.o_poutput[7]
o_pc[8] <= enreg10bit:pc_plus_4.o_poutput[8]
o_pc[9] <= enreg10bit:pc_plus_4.o_poutput[9]
o_instr[0] <= enreg32bit:instruction32bits.o_poutput[0]
o_instr[1] <= enreg32bit:instruction32bits.o_poutput[1]
o_instr[2] <= enreg32bit:instruction32bits.o_poutput[2]
o_instr[3] <= enreg32bit:instruction32bits.o_poutput[3]
o_instr[4] <= enreg32bit:instruction32bits.o_poutput[4]
o_instr[5] <= enreg32bit:instruction32bits.o_poutput[5]
o_instr[6] <= enreg32bit:instruction32bits.o_poutput[6]
o_instr[7] <= enreg32bit:instruction32bits.o_poutput[7]
o_instr[8] <= enreg32bit:instruction32bits.o_poutput[8]
o_instr[9] <= enreg32bit:instruction32bits.o_poutput[9]
o_instr[10] <= enreg32bit:instruction32bits.o_poutput[10]
o_instr[11] <= enreg32bit:instruction32bits.o_poutput[11]
o_instr[12] <= enreg32bit:instruction32bits.o_poutput[12]
o_instr[13] <= enreg32bit:instruction32bits.o_poutput[13]
o_instr[14] <= enreg32bit:instruction32bits.o_poutput[14]
o_instr[15] <= enreg32bit:instruction32bits.o_poutput[15]
o_instr[16] <= enreg32bit:instruction32bits.o_poutput[16]
o_instr[17] <= enreg32bit:instruction32bits.o_poutput[17]
o_instr[18] <= enreg32bit:instruction32bits.o_poutput[18]
o_instr[19] <= enreg32bit:instruction32bits.o_poutput[19]
o_instr[20] <= enreg32bit:instruction32bits.o_poutput[20]
o_instr[21] <= enreg32bit:instruction32bits.o_poutput[21]
o_instr[22] <= enreg32bit:instruction32bits.o_poutput[22]
o_instr[23] <= enreg32bit:instruction32bits.o_poutput[23]
o_instr[24] <= enreg32bit:instruction32bits.o_poutput[24]
o_instr[25] <= enreg32bit:instruction32bits.o_poutput[25]
o_instr[26] <= enreg32bit:instruction32bits.o_poutput[26]
o_instr[27] <= enreg32bit:instruction32bits.o_poutput[27]
o_instr[28] <= enreg32bit:instruction32bits.o_poutput[28]
o_instr[29] <= enreg32bit:instruction32bits.o_poutput[29]
o_instr[30] <= enreg32bit:instruction32bits.o_poutput[30]
o_instr[31] <= enreg32bit:instruction32bits.o_poutput[31]


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4
i_pinput[0] => mydff:bit0.i_d
i_pinput[1] => mydff:bit1.i_d
i_pinput[2] => mydff:bit2.i_d
i_pinput[3] => mydff:bit3.i_d
i_pinput[4] => mydff:bit4.i_d
i_pinput[5] => mydff:bit5.i_d
i_pinput[6] => mydff:bit6.i_d
i_pinput[7] => mydff:bit7.i_d
i_pinput[8] => mydff:bit8.i_d
i_pinput[9] => mydff:bit9.i_d
i_enload => mydff:bit0.i_en
i_enload => mydff:bit1.i_en
i_enload => mydff:bit2.i_en
i_enload => mydff:bit3.i_en
i_enload => mydff:bit4.i_en
i_enload => mydff:bit5.i_en
i_enload => mydff:bit6.i_en
i_enload => mydff:bit7.i_en
i_enload => mydff:bit8.i_en
i_enload => mydff:bit9.i_en
i_clk => mydff:bit0.i_clk
i_clk => mydff:bit1.i_clk
i_clk => mydff:bit2.i_clk
i_clk => mydff:bit3.i_clk
i_clk => mydff:bit4.i_clk
i_clk => mydff:bit5.i_clk
i_clk => mydff:bit6.i_clk
i_clk => mydff:bit7.i_clk
i_clk => mydff:bit8.i_clk
i_clk => mydff:bit9.i_clk
i_clr => mydff:bit0.i_clr
i_clr => mydff:bit1.i_clr
i_clr => mydff:bit2.i_clr
i_clr => mydff:bit3.i_clr
i_clr => mydff:bit4.i_clr
i_clr => mydff:bit5.i_clr
i_clr => mydff:bit6.i_clr
i_clr => mydff:bit7.i_clr
i_clr => mydff:bit8.i_clr
i_clr => mydff:bit9.i_clr
o_poutput[0] <= mydff:bit0.o_q
o_poutput[1] <= mydff:bit1.o_q
o_poutput[2] <= mydff:bit2.o_q
o_poutput[3] <= mydff:bit3.o_q
o_poutput[4] <= mydff:bit4.o_q
o_poutput[5] <= mydff:bit5.o_q
o_poutput[6] <= mydff:bit6.o_q
o_poutput[7] <= mydff:bit7.o_q
o_poutput[8] <= mydff:bit8.o_q
o_poutput[9] <= mydff:bit9.o_q


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit0
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit1
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit2
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit3
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit4
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit5
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit6
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit7
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit8
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg10bit:pc_plus_4|mydff:bit9
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits
i_pinput[0] => mydff:gen32bitreg:0:reg32bit.i_d
i_pinput[1] => mydff:gen32bitreg:1:reg32bit.i_d
i_pinput[2] => mydff:gen32bitreg:2:reg32bit.i_d
i_pinput[3] => mydff:gen32bitreg:3:reg32bit.i_d
i_pinput[4] => mydff:gen32bitreg:4:reg32bit.i_d
i_pinput[5] => mydff:gen32bitreg:5:reg32bit.i_d
i_pinput[6] => mydff:gen32bitreg:6:reg32bit.i_d
i_pinput[7] => mydff:gen32bitreg:7:reg32bit.i_d
i_pinput[8] => mydff:gen32bitreg:8:reg32bit.i_d
i_pinput[9] => mydff:gen32bitreg:9:reg32bit.i_d
i_pinput[10] => mydff:gen32bitreg:10:reg32bit.i_d
i_pinput[11] => mydff:gen32bitreg:11:reg32bit.i_d
i_pinput[12] => mydff:gen32bitreg:12:reg32bit.i_d
i_pinput[13] => mydff:gen32bitreg:13:reg32bit.i_d
i_pinput[14] => mydff:gen32bitreg:14:reg32bit.i_d
i_pinput[15] => mydff:gen32bitreg:15:reg32bit.i_d
i_pinput[16] => mydff:gen32bitreg:16:reg32bit.i_d
i_pinput[17] => mydff:gen32bitreg:17:reg32bit.i_d
i_pinput[18] => mydff:gen32bitreg:18:reg32bit.i_d
i_pinput[19] => mydff:gen32bitreg:19:reg32bit.i_d
i_pinput[20] => mydff:gen32bitreg:20:reg32bit.i_d
i_pinput[21] => mydff:gen32bitreg:21:reg32bit.i_d
i_pinput[22] => mydff:gen32bitreg:22:reg32bit.i_d
i_pinput[23] => mydff:gen32bitreg:23:reg32bit.i_d
i_pinput[24] => mydff:gen32bitreg:24:reg32bit.i_d
i_pinput[25] => mydff:gen32bitreg:25:reg32bit.i_d
i_pinput[26] => mydff:gen32bitreg:26:reg32bit.i_d
i_pinput[27] => mydff:gen32bitreg:27:reg32bit.i_d
i_pinput[28] => mydff:gen32bitreg:28:reg32bit.i_d
i_pinput[29] => mydff:gen32bitreg:29:reg32bit.i_d
i_pinput[30] => mydff:gen32bitreg:30:reg32bit.i_d
i_pinput[31] => mydff:gen32bitreg:31:reg32bit.i_d
i_enload => mydff:gen32bitreg:31:reg32bit.i_en
i_enload => mydff:gen32bitreg:30:reg32bit.i_en
i_enload => mydff:gen32bitreg:29:reg32bit.i_en
i_enload => mydff:gen32bitreg:28:reg32bit.i_en
i_enload => mydff:gen32bitreg:27:reg32bit.i_en
i_enload => mydff:gen32bitreg:26:reg32bit.i_en
i_enload => mydff:gen32bitreg:25:reg32bit.i_en
i_enload => mydff:gen32bitreg:24:reg32bit.i_en
i_enload => mydff:gen32bitreg:23:reg32bit.i_en
i_enload => mydff:gen32bitreg:22:reg32bit.i_en
i_enload => mydff:gen32bitreg:21:reg32bit.i_en
i_enload => mydff:gen32bitreg:20:reg32bit.i_en
i_enload => mydff:gen32bitreg:19:reg32bit.i_en
i_enload => mydff:gen32bitreg:18:reg32bit.i_en
i_enload => mydff:gen32bitreg:17:reg32bit.i_en
i_enload => mydff:gen32bitreg:16:reg32bit.i_en
i_enload => mydff:gen32bitreg:15:reg32bit.i_en
i_enload => mydff:gen32bitreg:14:reg32bit.i_en
i_enload => mydff:gen32bitreg:13:reg32bit.i_en
i_enload => mydff:gen32bitreg:12:reg32bit.i_en
i_enload => mydff:gen32bitreg:11:reg32bit.i_en
i_enload => mydff:gen32bitreg:10:reg32bit.i_en
i_enload => mydff:gen32bitreg:9:reg32bit.i_en
i_enload => mydff:gen32bitreg:8:reg32bit.i_en
i_enload => mydff:gen32bitreg:7:reg32bit.i_en
i_enload => mydff:gen32bitreg:6:reg32bit.i_en
i_enload => mydff:gen32bitreg:5:reg32bit.i_en
i_enload => mydff:gen32bitreg:4:reg32bit.i_en
i_enload => mydff:gen32bitreg:3:reg32bit.i_en
i_enload => mydff:gen32bitreg:2:reg32bit.i_en
i_enload => mydff:gen32bitreg:1:reg32bit.i_en
i_enload => mydff:gen32bitreg:0:reg32bit.i_en
i_clk => mydff:gen32bitreg:31:reg32bit.i_clk
i_clk => mydff:gen32bitreg:30:reg32bit.i_clk
i_clk => mydff:gen32bitreg:29:reg32bit.i_clk
i_clk => mydff:gen32bitreg:28:reg32bit.i_clk
i_clk => mydff:gen32bitreg:27:reg32bit.i_clk
i_clk => mydff:gen32bitreg:26:reg32bit.i_clk
i_clk => mydff:gen32bitreg:25:reg32bit.i_clk
i_clk => mydff:gen32bitreg:24:reg32bit.i_clk
i_clk => mydff:gen32bitreg:23:reg32bit.i_clk
i_clk => mydff:gen32bitreg:22:reg32bit.i_clk
i_clk => mydff:gen32bitreg:21:reg32bit.i_clk
i_clk => mydff:gen32bitreg:20:reg32bit.i_clk
i_clk => mydff:gen32bitreg:19:reg32bit.i_clk
i_clk => mydff:gen32bitreg:18:reg32bit.i_clk
i_clk => mydff:gen32bitreg:17:reg32bit.i_clk
i_clk => mydff:gen32bitreg:16:reg32bit.i_clk
i_clk => mydff:gen32bitreg:15:reg32bit.i_clk
i_clk => mydff:gen32bitreg:14:reg32bit.i_clk
i_clk => mydff:gen32bitreg:13:reg32bit.i_clk
i_clk => mydff:gen32bitreg:12:reg32bit.i_clk
i_clk => mydff:gen32bitreg:11:reg32bit.i_clk
i_clk => mydff:gen32bitreg:10:reg32bit.i_clk
i_clk => mydff:gen32bitreg:9:reg32bit.i_clk
i_clk => mydff:gen32bitreg:8:reg32bit.i_clk
i_clk => mydff:gen32bitreg:7:reg32bit.i_clk
i_clk => mydff:gen32bitreg:6:reg32bit.i_clk
i_clk => mydff:gen32bitreg:5:reg32bit.i_clk
i_clk => mydff:gen32bitreg:4:reg32bit.i_clk
i_clk => mydff:gen32bitreg:3:reg32bit.i_clk
i_clk => mydff:gen32bitreg:2:reg32bit.i_clk
i_clk => mydff:gen32bitreg:1:reg32bit.i_clk
i_clk => mydff:gen32bitreg:0:reg32bit.i_clk
i_clr => mydff:gen32bitreg:31:reg32bit.i_clr
i_clr => mydff:gen32bitreg:30:reg32bit.i_clr
i_clr => mydff:gen32bitreg:29:reg32bit.i_clr
i_clr => mydff:gen32bitreg:28:reg32bit.i_clr
i_clr => mydff:gen32bitreg:27:reg32bit.i_clr
i_clr => mydff:gen32bitreg:26:reg32bit.i_clr
i_clr => mydff:gen32bitreg:25:reg32bit.i_clr
i_clr => mydff:gen32bitreg:24:reg32bit.i_clr
i_clr => mydff:gen32bitreg:23:reg32bit.i_clr
i_clr => mydff:gen32bitreg:22:reg32bit.i_clr
i_clr => mydff:gen32bitreg:21:reg32bit.i_clr
i_clr => mydff:gen32bitreg:20:reg32bit.i_clr
i_clr => mydff:gen32bitreg:19:reg32bit.i_clr
i_clr => mydff:gen32bitreg:18:reg32bit.i_clr
i_clr => mydff:gen32bitreg:17:reg32bit.i_clr
i_clr => mydff:gen32bitreg:16:reg32bit.i_clr
i_clr => mydff:gen32bitreg:15:reg32bit.i_clr
i_clr => mydff:gen32bitreg:14:reg32bit.i_clr
i_clr => mydff:gen32bitreg:13:reg32bit.i_clr
i_clr => mydff:gen32bitreg:12:reg32bit.i_clr
i_clr => mydff:gen32bitreg:11:reg32bit.i_clr
i_clr => mydff:gen32bitreg:10:reg32bit.i_clr
i_clr => mydff:gen32bitreg:9:reg32bit.i_clr
i_clr => mydff:gen32bitreg:8:reg32bit.i_clr
i_clr => mydff:gen32bitreg:7:reg32bit.i_clr
i_clr => mydff:gen32bitreg:6:reg32bit.i_clr
i_clr => mydff:gen32bitreg:5:reg32bit.i_clr
i_clr => mydff:gen32bitreg:4:reg32bit.i_clr
i_clr => mydff:gen32bitreg:3:reg32bit.i_clr
i_clr => mydff:gen32bitreg:2:reg32bit.i_clr
i_clr => mydff:gen32bitreg:1:reg32bit.i_clr
i_clr => mydff:gen32bitreg:0:reg32bit.i_clr
o_poutput[0] <= mydff:gen32bitreg:0:reg32bit.o_q
o_poutput[1] <= mydff:gen32bitreg:1:reg32bit.o_q
o_poutput[2] <= mydff:gen32bitreg:2:reg32bit.o_q
o_poutput[3] <= mydff:gen32bitreg:3:reg32bit.o_q
o_poutput[4] <= mydff:gen32bitreg:4:reg32bit.o_q
o_poutput[5] <= mydff:gen32bitreg:5:reg32bit.o_q
o_poutput[6] <= mydff:gen32bitreg:6:reg32bit.o_q
o_poutput[7] <= mydff:gen32bitreg:7:reg32bit.o_q
o_poutput[8] <= mydff:gen32bitreg:8:reg32bit.o_q
o_poutput[9] <= mydff:gen32bitreg:9:reg32bit.o_q
o_poutput[10] <= mydff:gen32bitreg:10:reg32bit.o_q
o_poutput[11] <= mydff:gen32bitreg:11:reg32bit.o_q
o_poutput[12] <= mydff:gen32bitreg:12:reg32bit.o_q
o_poutput[13] <= mydff:gen32bitreg:13:reg32bit.o_q
o_poutput[14] <= mydff:gen32bitreg:14:reg32bit.o_q
o_poutput[15] <= mydff:gen32bitreg:15:reg32bit.o_q
o_poutput[16] <= mydff:gen32bitreg:16:reg32bit.o_q
o_poutput[17] <= mydff:gen32bitreg:17:reg32bit.o_q
o_poutput[18] <= mydff:gen32bitreg:18:reg32bit.o_q
o_poutput[19] <= mydff:gen32bitreg:19:reg32bit.o_q
o_poutput[20] <= mydff:gen32bitreg:20:reg32bit.o_q
o_poutput[21] <= mydff:gen32bitreg:21:reg32bit.o_q
o_poutput[22] <= mydff:gen32bitreg:22:reg32bit.o_q
o_poutput[23] <= mydff:gen32bitreg:23:reg32bit.o_q
o_poutput[24] <= mydff:gen32bitreg:24:reg32bit.o_q
o_poutput[25] <= mydff:gen32bitreg:25:reg32bit.o_q
o_poutput[26] <= mydff:gen32bitreg:26:reg32bit.o_q
o_poutput[27] <= mydff:gen32bitreg:27:reg32bit.o_q
o_poutput[28] <= mydff:gen32bitreg:28:reg32bit.o_q
o_poutput[29] <= mydff:gen32bitreg:29:reg32bit.o_q
o_poutput[30] <= mydff:gen32bitreg:30:reg32bit.o_q
o_poutput[31] <= mydff:gen32bitreg:31:reg32bit.o_q


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:31:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:30:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:29:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:28:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:27:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:26:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:25:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:24:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:23:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:22:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:21:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:20:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:19:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:18:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:17:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:16:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:15:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:14:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:13:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:12:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:11:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:10:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:9:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:8:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:7:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:6:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:5:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:4:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:3:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:2:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:1:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|lab3top|buffer_IF_ID:inst2|enreg32bit:instruction32bits|mydff:\gen32bitreg:0:reg32bit
i_d => int_q.DATAIN
i_en => int_q.ENA
i_clk => int_q.CLK
i_set => int_q.IN0
i_set => int_q.PRESET
i_clr => int_q.IN1
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qbar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


