<dec f='llvm/llvm/include/llvm/CodeGen/MachineSSAUpdater.h' l='69' type='void llvm::MachineSSAUpdater::AddAvailableValue(llvm::MachineBasicBlock * BB, llvm::Register V)'/>
<def f='llvm/llvm/lib/CodeGen/MachineSSAUpdater.cpp' l='75' ll='77' type='void llvm::MachineSSAUpdater::AddAvailableValue(llvm::MachineBasicBlock * BB, llvm::Register V)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineSSAUpdater.cpp' l='73'>/// AddAvailableValue - Indicate that a rewritten value is available in the
/// specified block with the specified value.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineSSAUpdater.h' l='67'>/// AddAvailableValue - Indicate that a rewritten value is available at the
  /// end of the specified block with the specified value.</doc>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='205' u='c' c='_ZN4llvm14TailDuplicator22tailDuplicateAndUpdateEbPNS_17MachineBasicBlockES2_PNS_15SmallVectorImplIS2_EEPNS_12function_refIFvS2_EEES5_'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='214' u='c' c='_ZN4llvm14TailDuplicator22tailDuplicateAndUpdateEbPNS_17MachineBasicBlockES2_PNS_15SmallVectorImplIS2_EEPNS_12function_refIFvS2_EEES5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='322' u='c' c='_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='328' u='c' c='_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='610' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='626' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='632' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='635' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='716' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='505' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='524' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='782' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1044' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1136' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1197' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='2199' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass25tracePredStateThroughCallERN4llvm12MachineInstrE'/>
