# Loading project tb
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 20:46:06 on Feb 19,2019
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb/RAM_DELAY_0/*
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_FLUSH
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
# ** Warning: (vsim-3017) /home/tyler/verilog_lib_tba/ram_delay/sim/tb.v(57): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ns  Iteration: 0  Instance: /tb/RAM_DELAY_0 File: /home/tyler/verilog_lib_tba/ram_delay/ram_delay.v
# ** Warning: (vsim-3722) /home/tyler/verilog_lib_tba/ram_delay/sim/tb.v(57): [TFMPC] - Missing connection for port 'drst'.
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
# Compile of tb.v failed with 2 errors.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of tb.v failed with 2 errors.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of tb.v failed with 1 errors.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 1.) 20 writes with 1 cycle delay
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v failed with 4 errors.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 1 failed with 4 errors.
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
add wave -position insertpoint  \
sim:/tb/RAM_DELAY_0/drst
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
# Warning in wave window restart: (vish-4014) No objects found matching '/tb/RAM_DELAY_0/drst'. 
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
add wave -position insertpoint  \
sim:/tb/RAM_DELAY_0/d_reset
add wave -position insertpoint  \
sim:/tb/RAM_DELAY_0/wr_reset
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_RESET
# 32 writes
# 
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# 3 compiles, 0 failed with no errors.
# End time: 21:39:21 on Feb 19,2019, Elapsed time: 0:53:15
# Errors: 1, Warnings: 3
