
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2593640 heartbeat IPC: 3.85559 cumulative IPC: 3.85559 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5182559 heartbeat IPC: 3.86262 cumulative IPC: 3.8591 (Simulation time: 0 hr 1 min 24 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6477299 (Simulation time: 0 hr 1 min 47 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29962716 heartbeat IPC: 0.403549 cumulative IPC: 0.212898 (Simulation time: 0 hr 3 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76943006 heartbeat IPC: 0.212855 cumulative IPC: 0.21287 (Simulation time: 0 hr 7 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 124927323 heartbeat IPC: 0.208401 cumulative IPC: 0.211059 (Simulation time: 0 hr 10 min 1 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118450024 cumulative IPC: 0.211059 (Simulation time: 0 hr 10 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.211059 instructions: 25000000 cycles: 118450024
cpu0_DTLB TOTAL     ACCESS:    4451512  HIT:    4417465  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981329  HIT:    1976708  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470183  HIT:    2440757  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 505.133 cycles
cpu0_ITLB TOTAL     ACCESS:     472231  HIT:     472231  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472231  HIT:     472231  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551618  HIT:     551618  MISS:          0
cpu0_L1I LOAD      ACCESS:     551618  HIT:     551618  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 914.118 cycles
cpu0_L1D TOTAL     ACCESS:    5916202  HIT:    3965630  MISS:    1950572
cpu0_L1D LOAD      ACCESS:    1404082  HIT:    1108533  MISS:     295549
cpu0_L1D RFO       ACCESS:    4494589  HIT:    2839575  MISS:    1655014
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17531  HIT:      17522  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 759.335 cycles
cpu0_L2C TOTAL     ACCESS:    3941029  HIT:    2721297  MISS:    1219732
cpu0_L2C LOAD      ACCESS:     295549  HIT:          3  MISS:     295546
cpu0_L2C RFO       ACCESS:    1655013  HIT:     740142  MISS:     914871
cpu0_L2C PREFETCH  ACCESS:     335418  HIT:     326170  MISS:       9248
cpu0_L2C WRITEBACK ACCESS:    1655040  HIT:    1654982  MISS:         58
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     576668  ISSUED:     356706  USEFUL:       9243  USELESS:          5
cpu0_L2C AVERAGE MISS LATENCY: 1206.59 cycles
LLC TOTAL     ACCESS:    2135578  HIT:     944153  MISS:    1191425
LLC LOAD      ACCESS:     295546  HIT:          0  MISS:     295546
LLC RFO       ACCESS:     914825  HIT:      28245  MISS:     886580
LLC PREFETCH  ACCESS:      10148  HIT:        902  MISS:       9246
LLC WRITEBACK ACCESS:     915050  HIT:     915006  MISS:         44
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1215.13 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35882  ROW_BUFFER_MISS:    1155499
 DBUS AVG_CONGESTED_CYCLE:    4.00303
 WQ ROW_BUFFER_HIT:      16043  ROW_BUFFER_MISS:     870770  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.925
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

