// Seed: 805161753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15;
  assign id_3 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5,
    output uwire id_6,
    output wand id_7
    , id_12,
    output uwire id_8,
    input uwire id_9,
    input tri id_10
);
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_6 = 1;
endmodule
