#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 12 11:51:14 2019
# Process ID: 15052
# Current directory: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1
# Command line: vivado.exe -log ZAES_AES_Full_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZAES_AES_Full_0_0.tcl
# Log file: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1/ZAES_AES_Full_0_0.vds
# Journal file: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZAES_AES_Full_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/AES_Full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/AES_Encrypt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/AES_Decrypt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Dev/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.cache/ip 
Command: synth_design -top ZAES_AES_Full_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 380.359 ; gain = 104.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZAES_AES_Full_0_0' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/synth/ZAES_AES_Full_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AES_Full' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:12]
	Parameter ap_ST_fsm_state1 bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 48'b000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 48'b000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 48'b000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 48'b000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 48'b000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 48'b000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 48'b000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 48'b000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 48'b000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 48'b000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 48'b000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 48'b000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 48'b000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 48'b000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 48'b000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 48'b000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 48'b000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 48'b000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 48'b000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 48'b000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 48'b000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 48'b000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 48'b000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 48'b000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 48'b000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 48'b000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 48'b000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 48'b000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 48'b000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 48'b000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 48'b000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 48'b000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 48'b000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 48'b000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 48'b000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 48'b000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 48'b000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 48'b000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 48'b000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 48'b000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 48'b000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 48'b000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 48'b000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 48'b001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 48'b010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 48'b100000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:115]
INFO: [Synth 8-6157] synthesizing module 'AES_Full_AES_s_axi' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_AES_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_CIPHER_OR_I_CIPHER_DATA_0 bound to: 6'b010000 
	Parameter ADDR_CIPHER_OR_I_CIPHER_CTRL bound to: 6'b010100 
	Parameter ADDR_NR_DATA_0 bound to: 6'b011000 
	Parameter ADDR_NR_CTRL bound to: 6'b011100 
	Parameter ADDR_DATA_IN_BASE bound to: 6'b100000 
	Parameter ADDR_DATA_IN_HIGH bound to: 6'b101111 
	Parameter ADDR_DATA_OUT_BASE bound to: 6'b110000 
	Parameter ADDR_DATA_OUT_HIGH bound to: 6'b111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES_Full_AES_s_axi_ram' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_AES_s_axi.v:550]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AES_Full_AES_s_axi_ram' (1#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_AES_s_axi.v:550]
INFO: [Synth 8-155] case statement is not full and has no default [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_AES_s_axi.v:299]
WARNING: [Synth 8-6014] Unused sequential element int_data_out_shift_reg was removed.  [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_AES_s_axi.v:540]
INFO: [Synth 8-6155] done synthesizing module 'AES_Full_AES_s_axi' (2#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_AES_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'AES_Full_state_1' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_state_1.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES_Full_state_1_ram' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_state_1.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_state_1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'AES_Full_state_1_ram' (3#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_state_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AES_Full_state_1' (4#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full_state_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:79]
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey_expanbkb' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey_expanbkb.v:42]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 624 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey_expanbkb_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey_expanbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 624 - type: integer 
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey_expanbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey_expanbkb_rom' (5#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey_expanbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey_expanbkb' (6#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey_expanbkb.v:42]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey' (7#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:10]
INFO: [Synth 8-6157] synthesizing module 'SubBytes' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes.v:73]
INFO: [Synth 8-6157] synthesizing module 'SubBytes_cipher' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes_cipher.v:55]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SubBytes_cipher_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes_cipher.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes_cipher.v:27]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes_cipher_rom' (8#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes_cipher.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes_cipher' (9#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes_cipher.v:55]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes' (10#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/SubBytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'MixColumns' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns.v:75]
INFO: [Synth 8-6157] synthesizing module 'MixColumns_cipher' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:139]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MixColumns_cipher_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:45]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:48]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:49]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:50]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:51]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns_cipher_rom' (11#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns_cipher' (12#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns_cipher.v:139]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns' (13#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/MixColumns.v:10]
INFO: [Synth 8-6157] synthesizing module 'InvSubBytes' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes.v:73]
INFO: [Synth 8-6157] synthesizing module 'InvSubBytes_decipcud' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes_decipcud.v:55]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InvSubBytes_decipcud_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes_decipcud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes_decipcud.v:27]
INFO: [Synth 8-6155] done synthesizing module 'InvSubBytes_decipcud_rom' (14#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes_decipcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InvSubBytes_decipcud' (15#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes_decipcud.v:55]
INFO: [Synth 8-6155] done synthesizing module 'InvSubBytes' (16#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvSubBytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'InvMixColumns' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns.v:75]
INFO: [Synth 8-6157] synthesizing module 'InvMixColumns_decdEe' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:251]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InvMixColumns_decdEe_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:71]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:72]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:73]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:76]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:77]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:78]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:79]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:80]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:81]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:82]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:83]
INFO: [Synth 8-6155] done synthesizing module 'InvMixColumns_decdEe_rom' (17#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InvMixColumns_decdEe' (18#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns_decdEe.v:251]
INFO: [Synth 8-6155] done synthesizing module 'InvMixColumns' (19#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/InvMixColumns.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AES_Full' (20#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ZAES_AES_Full_0_0' (21#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/synth/ZAES_AES_Full_0_0.v:57]
WARNING: [Synth 8-3331] design InvMixColumns_decdEe has unconnected port reset
WARNING: [Synth 8-3331] design InvSubBytes_decipcud has unconnected port reset
WARNING: [Synth 8-3331] design MixColumns_cipher has unconnected port reset
WARNING: [Synth 8-3331] design SubBytes_cipher has unconnected port reset
WARNING: [Synth 8-3331] design AddRoundKey_expanbkb has unconnected port reset
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[7]
WARNING: [Synth 8-3331] design AES_Full_state_1 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 479.023 ; gain = 203.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 479.023 ; gain = 203.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 479.023 ; gain = 203.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/constraints/AES_Full_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/constraints/AES_Full_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 841.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 841.699 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 843.188 ; gain = 1.809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 843.188 ; gain = 567.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 843.188 ; gain = 567.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 843.188 ; gain = 567.488
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'expandedKey_addr_17_reg_1655_reg[3:0]' into 'expandedKey_addr_1_reg_1575_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1263]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_18_reg_1660_reg[3:0]' into 'expandedKey_addr_2_reg_1580_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1264]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_19_reg_1665_reg[3:0]' into 'expandedKey_addr_3_reg_1585_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1265]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_20_reg_1670_reg[3:0]' into 'expandedKey_addr_4_reg_1590_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1266]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_21_reg_1675_reg[3:0]' into 'expandedKey_addr_5_reg_1595_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1267]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_22_reg_1680_reg[3:0]' into 'expandedKey_addr_6_reg_1600_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1268]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_23_reg_1685_reg[3:0]' into 'expandedKey_addr_7_reg_1605_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1269]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_24_reg_1690_reg[3:0]' into 'expandedKey_addr_8_reg_1610_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1270]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_25_reg_1695_reg[3:0]' into 'expandedKey_addr_9_reg_1615_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1271]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_26_reg_1700_reg[3:0]' into 'expandedKey_addr_10_reg_1620_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1272]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_27_reg_1705_reg[3:0]' into 'expandedKey_addr_11_reg_1625_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1273]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_28_reg_1710_reg[3:0]' into 'expandedKey_addr_12_reg_1630_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1274]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_29_reg_1715_reg[3:0]' into 'expandedKey_addr_13_reg_1635_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1275]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_30_reg_1720_reg[3:0]' into 'expandedKey_addr_14_reg_1640_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1276]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_31_reg_1725_reg[3:0]' into 'expandedKey_addr_15_reg_1645_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1277]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_33_reg_1735_reg[3:0]' into 'expandedKey_addr_1_reg_1575_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1278]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_34_reg_1740_reg[3:0]' into 'expandedKey_addr_2_reg_1580_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1279]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_35_reg_1745_reg[3:0]' into 'expandedKey_addr_3_reg_1585_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1280]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_36_reg_1750_reg[3:0]' into 'expandedKey_addr_4_reg_1590_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1281]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_37_reg_1755_reg[3:0]' into 'expandedKey_addr_5_reg_1595_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1282]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_38_reg_1760_reg[3:0]' into 'expandedKey_addr_6_reg_1600_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1283]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_39_reg_1765_reg[3:0]' into 'expandedKey_addr_7_reg_1605_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1284]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_40_reg_1770_reg[3:0]' into 'expandedKey_addr_8_reg_1610_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1285]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_41_reg_1775_reg[3:0]' into 'expandedKey_addr_9_reg_1615_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1286]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_42_reg_1780_reg[3:0]' into 'expandedKey_addr_10_reg_1620_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1287]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_43_reg_1785_reg[3:0]' into 'expandedKey_addr_11_reg_1625_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1288]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_44_reg_1790_reg[3:0]' into 'expandedKey_addr_12_reg_1630_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1289]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_45_reg_1795_reg[3:0]' into 'expandedKey_addr_13_reg_1635_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1290]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_46_reg_1800_reg[3:0]' into 'expandedKey_addr_14_reg_1640_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1291]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_47_reg_1805_reg[3:0]' into 'expandedKey_addr_15_reg_1645_reg[3:0]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:1292]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "state_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "state_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "state_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "state_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_74_reg_917_reg[63:5]' into 'tmp_67_reg_768_reg[63:5]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:1693]
INFO: [Synth 8-4471] merging register 'tmp_76_reg_935_reg[63:5]' into 'tmp_67_reg_768_reg[63:5]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:1694]
INFO: [Synth 8-4471] merging register 'tmp_64_reg_953_reg[63:5]' into 'tmp_67_reg_768_reg[63:5]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:1695]
INFO: [Synth 8-4471] merging register 'j_1_cast_c_reg_1091_reg[7:4]' into 'j_1_cast_reg_1086_reg[7:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:1697]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_917_reg' and it is trimmed from '5' to '4' bits. [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:830]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_935_reg' and it is trimmed from '5' to '4' bits. [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:836]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_67_reg_768_reg' and it is trimmed from '5' to '4' bits. [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:811]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_64_reg_953_reg' and it is trimmed from '5' to '4' bits. [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AES_Full.v:799]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_75_fu_680_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_663_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_69_fu_636_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_697_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_68_fu_714_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_75_fu_680_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_663_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_69_fu_636_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_697_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_68_fu_714_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 843.188 ; gain = 567.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 31    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   3 Input      8 Bit         XORs := 14    
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 124   
	                6 Bit    Registers := 46    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 26    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---RAMs : 
	              128 Bit         RAMs := 4     
+---ROMs : 
	                              ROMs := 29    
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	  49 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 27    
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 48    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	  43 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 44    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AES_Full_AES_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module AES_Full_AES_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module AES_Full_state_1_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module AddRoundKey_expanbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module AddRoundKey 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 31    
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 45    
	                4 Bit    Registers := 15    
+---Muxes : 
	  18 Input     17 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  43 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module SubBytes_cipher_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module SubBytes 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MixColumns_cipher_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 8     
Module MixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 7     
	   3 Input      8 Bit         XORs := 14    
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 22    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 24    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module InvSubBytes_decipcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module InvSubBytes 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module InvMixColumns_decdEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 16    
Module InvMixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 20    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 48    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module AES_Full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 24    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	  49 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'expandedKey_addr_14_reg_1640_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:360]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_13_reg_1635_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:359]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_12_reg_1630_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:358]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_11_reg_1625_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:357]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_10_reg_1620_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:356]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_9_reg_1615_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:400]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_8_reg_1610_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:399]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_7_reg_1605_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:398]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_6_reg_1600_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:397]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_5_reg_1595_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:396]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_4_reg_1590_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:395]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_3_reg_1585_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:386]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_2_reg_1580_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:376]
INFO: [Synth 8-4471] merging register 'expandedKey_addr_1_reg_1575_reg[9:4]' into 'expandedKey_addr_15_reg_1645_reg[9:4]' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.srcs/sources_1/bd/ZAES/ipshared/bc72/hdl/verilog/AddRoundKey.v:365]
INFO: [Synth 8-5546] ROM "tmp_62_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_69_fu_636_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_68_fu_714_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_75_fu_680_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_697_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_663_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[7]
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[6]
INFO: [Synth 8-3971] The signal int_data_in/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_data_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal state_1_U/AES_Full_state_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal state_U/AES_Full_state_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[0]' (FDE) to 'inst/Nr_read_reg_744_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[1]' (FDE) to 'inst/Nr_read_reg_744_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[2]' (FDE) to 'inst/Nr_read_reg_744_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[3]' (FDE) to 'inst/Nr_read_reg_744_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[4]' (FDE) to 'inst/Nr_read_reg_744_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[5]' (FDE) to 'inst/Nr_read_reg_744_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[6]' (FDE) to 'inst/Nr_read_reg_744_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[7]' (FDE) to 'inst/Nr_read_reg_744_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/j_1_cast_reg_1086_reg[7]' (FD) to 'inst/tmp_cast_reg_755_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/j_1_cast_reg_1086_reg[6]' (FD) to 'inst/tmp_cast_reg_755_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_755_reg[8]' (FD) to 'inst/j_1_cast_reg_1086_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_2_reg_1580_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_4_reg_1590_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_6_reg_1600_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_7_reg_1605_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_8_reg_1610_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_10_reg_1620_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_11_reg_1625_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_12_reg_1630_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_13_reg_1635_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_14_reg_1640_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_15_reg_1645_reg[0]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_2_reg_1580_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_4_reg_1590_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_6_reg_1600_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_7_reg_1605_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_8_reg_1610_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_10_reg_1620_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_11_reg_1625_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_12_reg_1630_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_13_reg_1635_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_14_reg_1640_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_15_reg_1645_reg[1]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_2_reg_1580_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_4_reg_1590_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_7_reg_1605_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_6_reg_1600_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_7_reg_1605_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_7_reg_1605_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_8_reg_1610_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_10_reg_1620_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_11_reg_1625_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_12_reg_1630_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_13_reg_1635_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_14_reg_1640_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_15_reg_1645_reg[2]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_1_reg_1575_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_2_reg_1580_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_3_reg_1585_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_4_reg_1590_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_5_reg_1595_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_7_reg_1605_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_6_reg_1600_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_7_reg_1605_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_AddRoundKey_fu_474/\expandedKey_addr_7_reg_1605_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_8_reg_1610_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_9_reg_1615_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_11_reg_1625_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_10_reg_1620_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_11_reg_1625_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_11_reg_1625_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_13_reg_1635_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_12_reg_1630_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_13_reg_1635_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_13_reg_1635_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_15_reg_1645_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_14_reg_1640_reg[3]' (FD) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_15_reg_1645_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_AddRoundKey_fu_474/\expandedKey_addr_15_reg_1645_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_33_reg_1735_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_34_reg_1740_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_17_reg_1655_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_18_reg_1660_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_34_reg_1740_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_35_reg_1745_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_18_reg_1660_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_19_reg_1665_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_35_reg_1745_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_36_reg_1750_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_19_reg_1665_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_20_reg_1670_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_36_reg_1750_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_37_reg_1755_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_20_reg_1670_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_21_reg_1675_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_37_reg_1755_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_38_reg_1760_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_21_reg_1675_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_22_reg_1680_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_38_reg_1760_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_39_reg_1765_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_22_reg_1680_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_23_reg_1685_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_39_reg_1765_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_40_reg_1770_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_23_reg_1685_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_24_reg_1690_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_40_reg_1770_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_41_reg_1775_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_24_reg_1690_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_25_reg_1695_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_41_reg_1775_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_42_reg_1780_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_25_reg_1695_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_26_reg_1700_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_42_reg_1780_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_43_reg_1785_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_26_reg_1700_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_27_reg_1705_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_43_reg_1785_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_44_reg_1790_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_27_reg_1705_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_28_reg_1710_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_44_reg_1790_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_45_reg_1795_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_28_reg_1710_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_29_reg_1715_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_45_reg_1795_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_46_reg_1800_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_29_reg_1715_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_30_reg_1720_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_46_reg_1800_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_47_reg_1805_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_30_reg_1720_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_31_reg_1725_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_47_reg_1805_reg[4]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_15_reg_1645_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_33_reg_1735_reg[5]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_34_reg_1740_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_34_reg_1740_reg[5]' (FDE) to 'inst/grp_AddRoundKey_fu_474/expandedKey_addr_35_reg_1745_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\j_1_cast_reg_1086_reg[5] )
WARNING: [Synth 8-3332] Sequential element (i_4_0) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_2) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_4) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_6) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_8) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_10) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_12) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_14) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_16) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_18) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_20) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_22) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_24) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_26) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_28) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_30) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_32) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_34) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_36) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_38) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_40) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_42) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_44) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_46) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_48) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_50) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_52) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_54) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_56) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_58) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_60) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_62) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4_64) is unused and will be removed from module AES_Full_AES_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 843.188 ; gain = 567.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                      | Depth x Width | Implemented As | 
+------------+-------------------------------------------------+---------------+----------------+
|AddRoundKey | expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg | 1024x8        | Block RAM      | 
|SubBytes    | cipher_U/SubBytes_cipher_rom_U/q0_reg           | 1024x8        | Block RAM      | 
|SubBytes    | cipher_U/SubBytes_cipher_rom_U/q1_reg           | 1024x8        | Block RAM      | 
|InvSubBytes | decipher_U/InvSubBytes_decipcud_rom_U/q0_reg    | 2048x8        | Block RAM      | 
|InvSubBytes | decipher_U/InvSubBytes_decipcud_rom_U/q1_reg    | 2048x8        | Block RAM      | 
+------------+-------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|AES_Full_state_1_ram:   | ram_reg              | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|AES_Full_state_1_ram:   | ram_reg              | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/i_4_1/int_data_in/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/i_4_1/int_data_in/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/i_4_2/int_data_out/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_1/state_1_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_1/state_1_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_2/state_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_2/state_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_474/i_4_0/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_508/i_4_0/cipher_U/SubBytes_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_508/i_4_1/cipher_U/SubBytes_cipher_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_0/cipher_U/MixColumns_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_1/cipher_U/MixColumns_cipher_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_2/cipher_U/MixColumns_cipher_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_3/cipher_U/MixColumns_cipher_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_4/cipher_U/MixColumns_cipher_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_5/cipher_U/MixColumns_cipher_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_6/cipher_U/MixColumns_cipher_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/MixColumns_cipher_rom_Ui_4_7/cipher_U/MixColumns_cipher_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_540/i_4_0/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_540/i_4_1/decipher_U/InvSubBytes_decipcud_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_0/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_1/decipher_U/InvMixColumns_decdEe_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_2/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_3/decipher_U/InvMixColumns_decdEe_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_4/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_5/decipher_U/InvMixColumns_decdEe_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_6/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_7/decipher_U/InvMixColumns_decdEe_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_8/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_9/decipher_U/InvMixColumns_decdEe_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_10/decipher_U/InvMixColumns_decdEe_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_11/decipher_U/InvMixColumns_decdEe_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_12/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_13/decipher_U/InvMixColumns_decdEe_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_14/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/InvMixColumns_decdEe_rom_Ui_4_15/decipher_U/InvMixColumns_decdEe_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 849.609 ; gain = 573.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 895.242 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|AES_Full_state_1_ram:   | ram_reg              | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|AES_Full_state_1_ram:   | ram_reg              | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/int_data_out/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/state_1_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/state_1_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/state_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/state_U/AES_Full_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_474/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_508/cipher_U/SubBytes_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_508/cipher_U/SubBytes_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_524/cipher_U/MixColumns_cipher_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_540/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_540/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_556/decipher_U/InvMixColumns_decdEe_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     4|
|2     |LUT1       |    12|
|3     |LUT2       |    87|
|4     |LUT3       |   178|
|5     |LUT4       |   224|
|6     |LUT5       |   182|
|7     |LUT6       |   509|
|8     |MUXF7      |     8|
|9     |RAMB18E1   |     2|
|10    |RAMB18E1_1 |     1|
|11    |RAMB18E1_2 |     5|
|12    |RAMB18E1_3 |     9|
|13    |RAMB36E1   |     2|
|14    |FDRE       |  1108|
|15    |FDSE       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------+------+
|      |Instance                           |Module                   |Cells |
+------+-----------------------------------+-------------------------+------+
|1     |top                                |                         |  2340|
|2     |  inst                             |AES_Full                 |  2340|
|3     |    AES_Full_AES_s_axi_U           |AES_Full_AES_s_axi       |   270|
|4     |      int_data_in                  |AES_Full_AES_s_axi_ram   |    65|
|5     |      int_data_out                 |AES_Full_AES_s_axi_ram_2 |    51|
|6     |    grp_AddRoundKey_fu_474         |AddRoundKey              |   179|
|7     |      expandedKey_U                |AddRoundKey_expanbkb     |    71|
|8     |        AddRoundKey_expanbkb_rom_U |AddRoundKey_expanbkb_rom |    71|
|9     |    grp_InvMixColumns_fu_556       |InvMixColumns            |   339|
|10    |      decipher_U                   |InvMixColumns_decdEe     |    89|
|11    |        InvMixColumns_decdEe_rom_U |InvMixColumns_decdEe_rom |    89|
|12    |    grp_InvSubBytes_fu_540         |InvSubBytes              |   210|
|13    |      decipher_U                   |InvSubBytes_decipcud     |    73|
|14    |        InvSubBytes_decipcud_rom_U |InvSubBytes_decipcud_rom |    73|
|15    |    grp_MixColumns_fu_524          |MixColumns               |   491|
|16    |      cipher_U                     |MixColumns_cipher        |   266|
|17    |        MixColumns_cipher_rom_U    |MixColumns_cipher_rom    |   266|
|18    |    grp_SubBytes_fu_508            |SubBytes                 |   209|
|19    |      cipher_U                     |SubBytes_cipher          |    65|
|20    |        SubBytes_cipher_rom_U      |SubBytes_cipher_rom      |    65|
|21    |    state_1_U                      |AES_Full_state_1         |    65|
|22    |      AES_Full_state_1_ram_U       |AES_Full_state_1_ram_1   |    65|
|23    |    state_U                        |AES_Full_state_1_0       |    77|
|24    |      AES_Full_state_1_ram_U       |AES_Full_state_1_ram     |    77|
+------+-----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 903.430 ; gain = 263.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 903.430 ; gain = 627.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 903.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
396 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 903.430 ; gain = 630.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 903.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1/ZAES_AES_Full_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZAES_AES_Full_0_0, cache-ID = 377a0b98957824c8
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AESrld/PynqZ1AESrld.runs/ZAES_AES_Full_0_0_synth_1/ZAES_AES_Full_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZAES_AES_Full_0_0_utilization_synth.rpt -pb ZAES_AES_Full_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 11:52:26 2019...
