hal: Options:   -cdslib ./xcelium.d/run.lnx8664.20.09.d/cds.lib -logfile xrun.log -f /home/gin/sample_project/20_sim/xcelium.d/run.lnx8664.20.09.d/hal.args .
hal: Snapshot:  worklib.ic74138:sv.
hal: Workspace: /home/gin/sample_project/20_sim.
hal: Date: Sat Jul 12 17:49:28 +07 2025.
hal: Running on elaborated SNAPSHOT.....
hal: *M,_SCOPE: __dummy_top
halcheck: *M,_SCOPE: ic74138
halcheck: *N,PRTCNT (../00_src/ic74138.sv,1|0): Module/Entity 'ic74138' contains '5' ports.
halcheck: (../00_src/ic74138.sv,1): Number of Input ports: 4.
halcheck: (../00_src/ic74138.sv,1): Number of Output ports: 1.
halcheck: *W,STYVAL (../00_src/ic74138.sv,5|0): Numeric value '2' used for identifier 'select_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/ic74138.sv,6|0): Numeric value '7' used for identifier 'outputs_o'. Use constants to avoid portability issues.
halcheck: *W,NOBLKN (../00_src/ic74138.sv,9|0): Each block should be labeled with a meaningful name.
halcheck: *W,CDEFCV (../00_src/ic74138.sv,12|0): The case items of the case statement in module/design-unit ic74138 cover all the numerical values of the case expression. The default clause is not required.
halcheck: Total errors   = 0.
halcheck: Total warnings = 4.
hal: *M,_SCOPE: __dummy_top
halsynth: Loading design snapshot....
halsynth: Traversing design hierarchy....
~:CLKOUT
~:CLKSRD
~:COMBLP
~:INPOUT
~:MUDREG
~:MULWIR
~:UNDRIV
halsynth: *M,_SCOPE: ic74138
halsynth: Total errors   = 0.
halsynth: Total warnings = 0.
hal: *M,_SCOPE: __dummy_top
halstruct: *M,_SCOPE: ic74138
halstruct: *W,TPOUNR (../00_src/ic74138.sv,10|0): Output 'outputs_o' of top-level module is not a register.
@:outputs_o 
@:outputs_o 
halstruct: *N,NUMDFF (../00_src/ic74138.sv,1|0): Number of single-bit D flip-flops present in the hierarchy is 0.
halstruct: Design facts generated in 'hal.design_facts'.
halstruct: Total errors   = 0.
halstruct: Total warnings = 1.
