RADIX hex
CDEBUG 0
DEBUGVARS {layer_instruction_in_O_loopData_L3_bound IN transactor_layer_instruction_in_O_loopData_L3_bound 0 layer_instruction_in_O_loopData_L3_relevancy IN transactor_layer_instruction_in_O_loopData_L3_relevancy 0 layer_instruction_in_O_loopData_L2_bound IN transactor_layer_instruction_in_O_loopData_L2_bound 0 layer_instruction_in_O_loopData_L2_relevancy IN transactor_layer_instruction_in_O_loopData_L2_relevancy 0 layer_instruction_in_O_loopData_L1_bound IN transactor_layer_instruction_in_O_loopData_L1_bound 0 layer_instruction_in_O_loopData_L1_relevancy IN transactor_layer_instruction_in_O_loopData_L1_relevancy 0 layer_instruction_in_I_loopData_L3_bound IN transactor_layer_instruction_in_I_loopData_L3_bound 0 layer_instruction_in_I_loopData_L3_relevancy IN transactor_layer_instruction_in_I_loopData_L3_relevancy 0 layer_instruction_in_I_loopData_L2_bound IN transactor_layer_instruction_in_I_loopData_L2_bound 0 layer_instruction_in_I_loopData_L2_relevancy IN transactor_layer_instruction_in_I_loopData_L2_relevancy 0 layer_instruction_in_I_loopData_L1_bound IN transactor_layer_instruction_in_I_loopData_L1_bound 0 layer_instruction_in_I_loopData_L1_relevancy IN transactor_layer_instruction_in_I_loopData_L1_relevancy 0 layer_instruction_in_W_loopData_L3_bound IN transactor_layer_instruction_in_W_loopData_L3_bound 0 layer_instruction_in_W_loopData_L3_relevancy IN transactor_layer_instruction_in_W_loopData_L3_relevancy 0 layer_instruction_in_W_loopData_L2_bound IN transactor_layer_instruction_in_W_loopData_L2_bound 0 layer_instruction_in_W_loopData_L2_relevancy IN transactor_layer_instruction_in_W_loopData_L2_relevancy 0 layer_instruction_in_W_loopData_L1_bound IN transactor_layer_instruction_in_W_loopData_L1_bound 0 layer_instruction_in_W_loopData_L1_relevancy IN transactor_layer_instruction_in_W_loopData_L1_relevancy 0 O_data_in_data IN transactor_O_data_in_data 0 O_data_out_data OUT transactor_O_data_out_data 0 I_data_in_data IN transactor_I_data_in_data 0 W_data_in_data IN transactor_W_data_in_data 0 zero_guard_in IN transactor_zero_guard_in 0 }
WAVELIST {{DUT layer_instruction_in:rsc layer_instruction_in_rsc_rdy {scverify_top rtl layer_instruction_in_rsc_rdy} {}} {DUT layer_instruction_in:rsc layer_instruction_in_rsc_vld {scverify_top rtl layer_instruction_in_rsc_vld} {}} {DUT layer_instruction_in:rsc layer_instruction_in_rsc_dat {scverify_top rtl layer_instruction_in_rsc_dat} {}} {DUT O_data_in:rsc O_data_in_rsc_rdy {scverify_top rtl O_data_in_rsc_rdy} {}} {DUT O_data_in:rsc O_data_in_rsc_vld {scverify_top rtl O_data_in_rsc_vld} {}} {DUT O_data_in:rsc O_data_in_rsc_dat {scverify_top rtl O_data_in_rsc_dat} {}} {DUT O_data_out:rsc O_data_out_rsc_rdy {scverify_top rtl O_data_out_rsc_rdy} {}} {DUT O_data_out:rsc O_data_out_rsc_vld {scverify_top rtl O_data_out_rsc_vld} {}} {DUT O_data_out:rsc O_data_out_rsc_dat {scverify_top rtl O_data_out_rsc_dat} {}} {DUT I_data_in:rsc I_data_in_rsc_rdy {scverify_top rtl I_data_in_rsc_rdy} {}} {DUT I_data_in:rsc I_data_in_rsc_vld {scverify_top rtl I_data_in_rsc_vld} {}} {DUT I_data_in:rsc I_data_in_rsc_dat {scverify_top rtl I_data_in_rsc_dat} {}} {DUT W_data_in:rsc W_data_in_rsc_rdy {scverify_top rtl W_data_in_rsc_rdy} {}} {DUT W_data_in:rsc W_data_in_rsc_vld {scverify_top rtl W_data_in_rsc_vld} {}} {DUT W_data_in:rsc W_data_in_rsc_dat {scverify_top rtl W_data_in_rsc_dat} {}} {DUT zero_guard_in:rsc zero_guard_in_rsc_rdy {scverify_top rtl zero_guard_in_rsc_rdy} {}} {DUT zero_guard_in:rsc zero_guard_in_rsc_vld {scverify_top rtl zero_guard_in_rsc_vld} {}} {DUT zero_guard_in:rsc zero_guard_in_rsc_dat {scverify_top rtl zero_guard_in_rsc_dat} {}} {OutputCompare O_data_out_data O_data_out_data-TRANS# {scverify_top user_tb O_data_out_data_comp _compare_cnt_sig} blue} {OutputCompare O_data_out_data O_data_out_data-GOLDEN {scverify_top user_tb O_data_out_data_comp _golden_sig} {}} {OutputCompare O_data_out_data O_data_out_data-DUT {scverify_top user_tb O_data_out_data_comp _dut_sig} {}} {OutputCompare O_data_out_data O_data_out_data-ERR# {scverify_top user_tb O_data_out_data_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst {scverify_top rtl top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002 CCInst config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller_inst run_wen} {}} {Active_Processes {} top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst {scverify_top rtl top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002 PE rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller_inst run_wen} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
