AArch64 RV+Z6.4+fence.w.w+fence.rw.rw+fence.rw.rws
"DMB.STdWW Wse DMB.SYdWR Fre DMB.SYsWR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr Fr
Orig=DMB.STdWW Wse DMB.SYdWR Fre DMB.SYsWR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
2:X1=x;
}
 P0          | P1          | P2          ;
 MOV W0,#2   | MOV W0,#2   | MOV W0,#1   ;
 STR W0,[X1] | STR W0,[X1] | STR W0,[X1] ;
 DMB ST      | DMB SY      | DMB SY      ;
 MOV W2,#1   | LDR W2,[X3] | LDR W2,[X1] ;
 STR W2,[X3] |             |             ;
exists
(x=2 /\ y=2 /\ 1:X2=0 /\ 2:X2=1)
