/**
 * @file DeviceGraphBufferManager.h
 * @brief Centralized buffer management for DeviceGraphExecutor
 * @author David Sanftenberg
 * @date December 2025
 *
 * DeviceGraphBufferManager handles pre-allocation and lifecycle management of all
 * buffers used by compute stages within a graph. This enables:
 * - Zero-allocation hot paths during inference
 * - Memory planning based on stage requirements
 *
 * ## Design Philosophy
 *
 * Stages declare their buffer requirements via getBufferRequirements().
 * DeviceGraphBufferManager collects these requirements, allocates all buffers
 * upfront, then binds them to stages before execution.
 *
 * ## Typical Usage
 *
 * @code
 * // Create manager with tensor factory
 * DeviceGraphBufferManager manager(&tensor_factory, &mpi_ctx);
 *
 * // Allocate all buffers for a graph
 * manager.allocateForGraph(graph);
 *
 * // Retrieve a specific buffer
 * auto* output = manager.getBuffer("attention", "output");
 *
 * // Execute graph (buffers already allocated)
 * executor.execute(graph, ctx);
 *
 * // Release when done
 * manager.releaseAll();
 * @endcode
 *
 * @see BufferRole for buffer classification
 * @see StageBufferRequirements for stage declarations
 */

#pragma once

#include "../../debug/BufferRole.h"
#include "../collective/CollectiveContext.h"
#include "../device/DeviceWorkspaceManager.h"
#include "IGraphBufferManager.h"
#include "../../../backends/DeviceId.h"
#include "../../../tensors/TensorFactory.h"
#include "../../../utils/MPIContext.h"
#include <memory>
#include <string>
#include <unordered_map>
#include <vector>

namespace llaminar2
{

    // Forward declarations
    class ComputeGraph;
    class TensorBase;
    class PCIeBARBackend;
    class IComputeStage;
    class IWorkspaceConsumer;
    class IBackend;
    class ILocalTPContext;

    // =========================================================================
    // Workspace Budget Configuration (Phase 4: Memory Budget Enforcement)
    // =========================================================================

    /**
     * @brief Configuration for DeviceGraphBufferManager
     *
     * Controls buffer allocation behavior, including mapped memory support
     * for zero-copy GPU↔CPU access when snapshot/debugging mode is enabled.
     *
     * @see FP32Tensor::createMapped() for mapped allocation details
     */
    struct GraphBufferManagerConfig
    {
        /**
         * @brief Use mapped memory for activation buffers
         *
         * When enabled, FP32 activation buffers are allocated using mapped
         * memory (hipHostMallocMapped/cudaHostAllocMapped) which enables
         * zero-copy access from both host and device.
         *
         * Benefits:
         * - No memcpy required for ensureOnHost()/ensureOnDevice()
         * - Snapshot callback can access data without D2H transfer
         * - Reduces latency for debugging/profiling scenarios
         *
         * Tradeoffs:
         * - Slower access from GPU (PCIe bandwidth vs VRAM bandwidth)
         * - Only useful when both host and device need frequent access
         *
         * Enable via: LLAMINAR_SNAPSHOT_USE_MAPPED=1 environment variable
         */
        bool use_mapped_memory = false;

        // =====================================================================
        // BAR-Backed Allocation for LOCAL TP with PCIeBAR (Phase 3)
        // =====================================================================

        /**
         * @brief Tensor parallelism degree for LOCAL TP
         *
         * When tp_degree > 1 and collective_backend is PCIE_BAR, row-parallel
         * output buffers (FFN down, attention Wo) will be allocated in BAR
         * memory for efficient cross-vendor allreduce.
         *
         * Used in conjunction with Qwen2BufferSpec::requiresBARBacked() to
         * automatically identify which buffers need BAR-backed allocation.
         */
        int tp_degree = 1;

        /**
         * @brief Collective backend type for LOCAL TP
         *
         * When set to PCIE_BAR and tp_degree > 1, enables automatic BAR-backed
         * allocation for row-parallel output buffers identified by Qwen2BufferSpec.
         */
        CollectiveBackendType collective_backend = CollectiveBackendType::AUTO;

        /**
         * @brief ROCm device for BAR-backed allocation
         *
         * When using PCIeBAR backend with heterogeneous GPUs, this specifies
         * the ROCm device that owns the BAR memory. The tensor data physically
         * resides in this device's VRAM.
         *
         * Must be set along with cuda_device for createFP32BARBacked() to work.
         */
        DeviceId rocm_device;

        /**
         * @brief CUDA device for BAR-backed allocation
         *
         * When using PCIeBAR backend with heterogeneous GPUs, this specifies
         * the CUDA device that will access the tensor via PCIe BAR.
         *
         * Must be set along with rocm_device for createFP32BARBacked() to work.
         */
        DeviceId cuda_device;

        /**
         * @brief LocalTP context for BAR-backed tensor registration
         *
         * When set and BAR-backed tensors are allocated, they will be
         * automatically registered with the LocalTPContext via
         * registerBARBackedOutput(). This enables executePCIeBarAllreduce()
         * to look up the correct tensors for each stage.
         *
         * This pointer is NOT owned by the config.
         */
        ILocalTPContext *local_tp_ctx = nullptr;
    };

    /**
     * @brief Configuration for workspace memory budget calculation
     *
     * Controls how DeviceGraphBufferManager computes workspace budgets for GPU and CPU
     * devices. The budget is calculated as:
     *   budget = min(max(available * fraction - headroom, min_budget), max_budget)
     *
     * @see DeviceGraphBufferManager::computeWorkspaceBudget()
     */
    struct WorkspaceBudgetConfig
    {
        float gpu_fraction = 0.8f;                     ///< Fraction of free GPU memory to use (0.0-1.0)
        float cpu_fraction = 0.3f;                     ///< Fraction of free CPU memory to use (conservative)
        size_t min_budget = 64 * 1024 * 1024;          ///< Minimum budget (64MB)
        size_t max_budget = 4ULL * 1024 * 1024 * 1024; ///< Maximum budget (4GB)
        size_t headroom = 128 * 1024 * 1024;           ///< Reserved headroom (128MB)
    };

    /**
     * @brief Model-aware sizing hints for workspace consumers
     *
     * Used to preserve orchestrator workspace sizing behavior when routing
     * ownership through DeviceGraphBufferManager.
     */
    struct WorkspaceSizingHints
    {
        int max_seq_len = 4096;
        int n_heads = 0;
        int head_dim = 0;
        int d_model = 0;
        int batch_size = 1;
        int vocab_size = 0;
    };

    /**
     * @brief Explicit workspace request for non-graph consumers
     */
    struct WorkspaceConsumerRequest
    {
        IWorkspaceConsumer *consumer = nullptr;
        DeviceId device;
        int m = 4096;
        int n = 0;
        int k = 0;
    };

    // =========================================================================
    // Buffer Allocation Statistics
    // =========================================================================

    /**
     * @brief Statistics about buffer allocations
     */
    struct BufferAllocationStats
    {
        size_t total_buffers = 0;           ///< Number of buffers allocated
        size_t total_bytes = 0;             ///< Total bytes allocated
        size_t input_bytes = 0;             ///< Bytes for INPUT buffers
        size_t output_bytes = 0;            ///< Bytes for OUTPUT buffers
        size_t inout_bytes = 0;             ///< Bytes for INOUT buffers
        size_t scratch_bytes = 0;           ///< Bytes for SCRATCH buffers
        size_t weight_bytes = 0;            ///< Bytes for WEIGHT buffers (rarely managed here)
        size_t scratch_buffers_aliased = 0; ///< SCRATCH buffers sharing memory (future)

        /**
         * @brief Reset statistics
         */
        void reset()
        {
            total_buffers = 0;
            total_bytes = 0;
            input_bytes = 0;
            output_bytes = 0;
            inout_bytes = 0;
            scratch_bytes = 0;
            weight_bytes = 0;
            scratch_buffers_aliased = 0;
        }
    };

    // =========================================================================
    // Buffer Key
    // =========================================================================

    /**
     * @brief Composite key for buffer lookup
     *
     * Buffers are identified by (node_name, buffer_name) pairs.
     */
    struct BufferKey
    {
        std::string node_name;   ///< Graph node name (e.g., "layer0_attention")
        std::string buffer_name; ///< Buffer name within stage (e.g., "output")

        bool operator==(const BufferKey &other) const
        {
            return node_name == other.node_name && buffer_name == other.buffer_name;
        }
    };

    /**
     * @brief Hash function for BufferKey
     */
    struct BufferKeyHash
    {
        size_t operator()(const BufferKey &key) const
        {
            // Simple hash combining node and buffer names
            size_t h1 = std::hash<std::string>{}(key.node_name);
            size_t h2 = std::hash<std::string>{}(key.buffer_name);
            return h1 ^ (h2 << 1);
        }
    };

    // =========================================================================
    // Graph Buffer Manager
    // =========================================================================

    /**
     * @brief Centralized buffer manager for compute graphs
     *
     * Collects buffer requirements from all stages in a graph, allocates
     * tensors via TensorFactory, and tracks buffers for retrieval.
     *
     * ## Thread Safety
     *
     * NOT thread-safe. Should be used from a single thread or with
     * external synchronization.
     *
     * ## Lifecycle
     *
     * 1. Create manager with factory
     * 2. Call allocateForGraph() before execution
     * 3. Use getBuffer() to retrieve buffers
     * 4. Call releaseAll() or let destructor clean up
     *
     * ## Future: Liveness Analysis
     *
     * Phase 4 will add liveness analysis for SCRATCH buffer aliasing.
     * Multiple non-overlapping SCRATCH buffers can share the same
     * physical allocation to reduce memory usage.
     */
    class DeviceGraphBufferManager : public IGraphBufferManager
    {
    public:
        /**
         * @brief Construct buffer manager
         * @param factory TensorFactory for allocation (not owned)
         * @param mpi_ctx MPI context for NUMA awareness (not owned)
         * @param config Configuration for buffer allocation behavior
         */
        explicit DeviceGraphBufferManager(TensorFactory *factory, const MPIContext *mpi_ctx = nullptr,
                                          const GraphBufferManagerConfig &config = GraphBufferManagerConfig{});

        ~DeviceGraphBufferManager();

        // Non-copyable
        DeviceGraphBufferManager(const DeviceGraphBufferManager &) = delete;
        DeviceGraphBufferManager &operator=(const DeviceGraphBufferManager &) = delete;

        // Movable
        DeviceGraphBufferManager(DeviceGraphBufferManager &&) = default;
        DeviceGraphBufferManager &operator=(DeviceGraphBufferManager &&) = default;

        // =====================================================================
        // Collective Context (Phase 3: Buffer Registration API)
        // =====================================================================

        /**
         * @brief Set the collective context for BAR-aware allocation
         *
         * When set, buffers marked with `participates_in_collective=true`
         * will be allocated from the BAR region if the context has a
         * PCIeBARBackend and the buffer targets a ROCm device.
         *
         * @param ctx Shared pointer to CollectiveContext (may be nullptr)
         */
        void setCollectiveContext(std::shared_ptr<CollectiveContext> ctx) override;

        /**
         * @brief Get the current collective context
         * @return Shared pointer to CollectiveContext (may be nullptr)
         */
        std::shared_ptr<CollectiveContext> collectiveContext() const override
        {
            return collective_ctx_;
        }

        // =====================================================================
        // Allocation
        // =====================================================================

        /**
         * @brief Allocate all buffers for a compute graph
         *
         * Collects requirements from all stages via getBufferRequirements(),
         * then allocates tensors for OUTPUT, INOUT, and SCRATCH buffers.
         *
         * INPUT and WEIGHT buffers are NOT allocated (they come from external
         * sources like previous stages or model weights).
         *
         * @param graph The compute graph to allocate for
         * @return true if all allocations succeeded
         */
        bool allocateForGraph(ComputeGraph &graph) override;

        /**
         * @brief Allocate a single buffer from a descriptor
         *
         * Useful for manual buffer allocation outside of graph context.
         *
         * @param node_name Node/stage name for the buffer key
         * @param desc Buffer descriptor
         * @return true if allocation succeeded
         */
        bool allocateBuffer(const std::string &node_name, const BufferDescriptor &desc) override;

        /**
         * @brief Release all managed buffers
         */
        void releaseAll() override;

        // =====================================================================
        // Buffer Retrieval
        // =====================================================================

        /**
         * @brief Get a buffer by node and buffer name
         * @param node_name Node name in the graph
         * @param buffer_name Buffer name within the stage
         * @return Pointer to tensor (nullptr if not found)
         */
        TensorBase *getBuffer(const std::string &node_name, const std::string &buffer_name) override;

        /**
         * @brief Get a buffer by composite key
         * @param key Buffer key (node_name, buffer_name)
         * @return Pointer to tensor (nullptr if not found)
         */
        TensorBase *getBuffer(const BufferKey &key) override;

        /**
         * @brief Check if a buffer exists
         * @param node_name Node name
         * @param buffer_name Buffer name
         * @return true if buffer is allocated
         */
        bool hasBuffer(const std::string &node_name, const std::string &buffer_name) const override;

        /**
         * @brief Get all buffer keys
         * @return Vector of all allocated buffer keys
         */
        std::vector<BufferKey> getAllBufferKeys() const override;

        // =====================================================================
        // Binding (for future stage integration)
        // =====================================================================

        /**
         * @brief Bind a buffer to a stage's params
         *
         * This is a hook for future integration where DeviceGraphExecutor
         * automatically binds buffers to stage params before execution.
         *
         * Currently a no-op placeholder.
         *
         * @param node_name Node name
         * @param buffer_name Buffer name
         * @param target_ptr Pointer to the Params field to bind
         * @return true if binding succeeded
         */
        bool bindBuffer(const std::string &node_name,
                        const std::string &buffer_name,
                        TensorBase **target_ptr) override;

        // =====================================================================
        // GPU Workspace Management (Phase 4: Memory Budget Enforcement)
        // =====================================================================

        /**
         * @brief Query available memory for a device
         *
         * Uses the appropriate backend (CPU, CUDA, or ROCm) to query the
         * device's free memory. For CPU, this queries the local NUMA node.
         *
         * @param device Target device (CPU, CUDA, ROCm)
         * @return Available bytes (after weights loaded, before workspace)
         */
        size_t queryAvailableMemory(DeviceId device);

        /**
         * @brief Compute workspace budget for a device
         *
         * Applies the budget configuration to compute an appropriate workspace
         * allocation size. The budget calculation considers:
         * - Device-specific fraction (GPU vs CPU)
         * - Headroom reservation
         * - Min/max clamps
         *
         * @param device Target device
         * @param config Budget configuration (defaults to reasonable values)
         * @return Computed budget in bytes
         */
        size_t computeWorkspaceBudget(DeviceId device,
                                      const WorkspaceBudgetConfig &config = WorkspaceBudgetConfig{});

        /**
         * @brief Get workspace manager for a device
         *
         * Returns the workspace manager allocated via allocateDeviceWorkspace().
         *
         * @param device Target device
         * @return Workspace manager (nullptr if not allocated)
         */
        DeviceWorkspaceManager *getDeviceWorkspace(DeviceId device);

        /**
         * @brief Allocate GPU workspace for all devices used by stages
         *
         * Workflow:
         * 1. Enumerate unique devices from stages that implement IWorkspaceConsumer
         * 2. Query available memory per device
         * 3. Compute budget per device using config
         * 4. Collect workspace requirements from all consumers on each device
         * 5. Allocate workspace per device
         * 6. Bind workspace to consuming stages
         *
         * @param stages Stages that may need workspace (filtered for IWorkspaceConsumer)
         * @param config Budget configuration
         * @return true if all allocations succeeded
         */
        bool allocateDeviceWorkspace(const std::vector<IComputeStage *> &stages,
                                     const WorkspaceBudgetConfig &config = WorkspaceBudgetConfig{});

        /**
         * @brief Allocate GPU workspace using graph-aware, model-aware sizing
         *
         * This is the preferred API for orchestrator integration. It scans graph
         * stages for IWorkspaceConsumer implementations, derives per-stage dimension
         * hints from stage identity, allocates per-device workspace, and binds all
         * consumers. Optional extra consumers (e.g., KV cache) can be provided.
         */
        bool allocateDeviceWorkspaceForGraph(
            const ComputeGraph &graph,
            const WorkspaceSizingHints &hints,
            const std::vector<WorkspaceConsumerRequest> &extra_consumers = {},
            const WorkspaceBudgetConfig &config = WorkspaceBudgetConfig{});

        /**
         * @brief Release all GPU workspace
         *
         * Releases all workspace managers and clears budget tracking.
         * Workspace consumers are NOT unbound (they will fall back to legacy mode).
         */
        void releaseDeviceWorkspace();

        /**
         * @brief Get total GPU workspace allocated across all devices
         * @return Sum of used bytes from all workspace managers
         */
        size_t totalDeviceWorkspaceAllocated() const;

        /**
         * @brief Get GPU workspace allocated for a specific device
         * @param device Target device
         * @return Used bytes for that device (0 if not allocated)
         */
        size_t deviceWorkspaceAllocated(DeviceId device) const;

        // =====================================================================
        // Statistics
        // =====================================================================

        /**
         * @brief Get allocation statistics
         */
        const BufferAllocationStats &stats() const override { return stats_; }

        /**
         * @brief Reset statistics
         */
        void resetStats() override { stats_.reset(); }

        /**
         * @brief Get number of allocated buffers
         */
        size_t bufferCount() const override { return buffers_.size(); }

        /**
         * @brief Get total allocated bytes
         */
        size_t totalAllocatedBytes() const override { return stats_.total_bytes; }

        /**
         * @brief Get memory savings from aliasing
         * @return Percentage (0-100) of SCRATCH memory saved
         */
        double aliasingSavingsPercent() const override { return aliasing_savings_percent_; }

        /**
         * @brief Get number of aliasing groups
         */
        size_t aliasingGroupCount() const override { return aliasing_groups_.size(); }

        /**
         * @brief Get aliasing groups for inspection
         */
        const std::vector<AliasingGroup> &aliasingGroups() const override { return aliasing_groups_; }

        // =====================================================================
        // Debug
        // =====================================================================

        /**
         * @brief Dump buffer inventory to log
         * @param log_level Log level (DEBUG, INFO, etc.)
         */
        void dumpBufferInventory() const override;

    private:
        TensorFactory *factory_;          ///< Tensor factory (not owned)
        const MPIContext *mpi_ctx_;       ///< MPI context (not owned)
        GraphBufferManagerConfig config_; ///< Configuration for buffer allocation
        BufferAllocationStats stats_;     ///< Allocation statistics

        /// Buffer storage: key -> owned tensor
        std::unordered_map<BufferKey, std::unique_ptr<TensorBase>, BufferKeyHash> buffers_;

        /// Buffer descriptors for metadata lookup
        std::unordered_map<BufferKey, BufferDescriptor, BufferKeyHash> descriptors_;

        /// Aliasing analysis results (Phase 4+)
        std::vector<AliasingGroup> aliasing_groups_;
        double aliasing_savings_percent_ = 0.0;

        /// Aliased buffer storage: group_idx -> physical tensor
        std::unordered_map<size_t, std::unique_ptr<TensorBase>> aliased_buffers_;

        /// Map from logical buffer key to aliasing group index
        std::unordered_map<BufferKey, size_t, BufferKeyHash> buffer_to_group_;

        /// Collective context for BAR-aware allocation (Phase 3)
        std::shared_ptr<CollectiveContext> collective_ctx_;

        /// GPU workspace managers per device (Phase 4: Memory Budget Enforcement)
        std::unordered_map<DeviceId, std::unique_ptr<DeviceWorkspaceManager>> device_workspaces_;

        /// GPU workspace budgets per device (for metrics)
        std::unordered_map<DeviceId, size_t> device_workspace_budgets_;

        size_t computeModelAwareBudgetFloor(const WorkspaceSizingHints &hints) const;

        // Internal helpers
        std::unique_ptr<TensorBase> createTensorFromDescriptor(const BufferDescriptor &desc);
        void updateStats(const BufferDescriptor &desc, size_t allocated_bytes);

        /**
         * @brief Check if a buffer should use BAR allocation
         *
         * Returns true if:
         * 1. Buffer has participates_in_collective = true
         * 2. Buffer targets a ROCm device
         * 3. A CollectiveContext is set with a PCIeBARBackend
         *
         * @param desc Buffer descriptor
         * @return true if BAR allocation should be used
         */
        bool shouldUseBarAllocation(const BufferDescriptor &desc) const;

        /**
         * @brief Allocate a buffer from the BAR region
         *
         * Uses PCIeBARBackend::allocateInBarRegion() to get BAR memory,
         * then creates a tensor wrapping the external memory.
         *
         * @param node_name Node name for the buffer
         * @param desc Buffer descriptor
         * @return Allocated tensor, or nullptr on failure
         */
        std::unique_ptr<TensorBase> allocateFromBarRegion(
            const std::string &node_name,
            const BufferDescriptor &desc);
    };

} // namespace llaminar2
