<annotationInfo>
<item  id="15" filename="ex2_flatten.c" linenumber="8" name="icmp_ln8" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln8_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="16" filename="ex2_flatten.c" linenumber="8" name="add_ln8" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln8_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="20" filename="ex2_flatten.c" linenumber="8" name="i" contextFuncName="ex2" moduleName="ex2" rtlName="i_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="23" filename="ex2_flatten.c" linenumber="9" name="icmp_ln9" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln9_fu_147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="24" filename="ex2_flatten.c" linenumber="11" name="select_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="select_ln11_fu_153_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="25" filename="ex2_flatten.c" linenumber="11" name="select_ln11_1" contextFuncName="ex2" moduleName="ex2" rtlName="select_ln11_1_fu_161_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="26" filename="ex2_flatten.c" linenumber="11" name="zext_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_fu_222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="27" filename="ex2_flatten.c" linenumber="11" name="tmp" contextFuncName="ex2" moduleName="ex2" rtlName="tmp_fu_169_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="28" filename="ex2_flatten.c" linenumber="11" name="zext_ln11_2" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_2_fu_177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="29" filename="ex2_flatten.c" linenumber="11" name="tmp_1" contextFuncName="ex2" moduleName="ex2" rtlName="tmp_1_fu_181_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="30" filename="ex2_flatten.c" linenumber="11" name="zext_ln11_3" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_3_fu_189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="31" filename="ex2_flatten.c" linenumber="11" name="sub_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="sub_ln11_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="33" filename="ex2_flatten.c" linenumber="11" name="zext_ln11_1" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_1_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="34" filename="ex2_flatten.c" linenumber="11" name="zext_ln11_4" contextFuncName="ex2" moduleName="ex2" rtlName="zext_ln11_4_fu_204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="35" filename="ex2_flatten.c" linenumber="11" name="add_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="add_ln11_fu_208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="36" filename="ex2_flatten.c" linenumber="11" name="sext_ln11_3" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_3_fu_214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="43" filename="ex2_flatten.c" linenumber="11" name="mul_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="mul_ln11_fu_234_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="44" filename="ex2_flatten.c" linenumber="11" name="sext_ln11_2" contextFuncName="ex2" moduleName="ex2" rtlName="sext_ln11_2_fu_240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="45" filename="ex2_flatten.c" linenumber="11" name="trunc_ln11" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="46" filename="ex2_flatten.c" linenumber="11" name="trunc_ln11_1" contextFuncName="ex2" moduleName="ex2" rtlName="trunc_ln11_1_fu_248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="47" filename="ex2_flatten.c" linenumber="11" name="acc" contextFuncName="ex2" moduleName="ex2" rtlName="acc_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="48" filename="ex2_flatten.c" linenumber="12" name="icmp_ln12" contextFuncName="ex2" moduleName="ex2" rtlName="icmp_ln12_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="54" filename="ex2_flatten.c" linenumber="13" name="add_ln13" contextFuncName="ex2" moduleName="ex2" rtlName="C_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="60" filename="ex2_flatten.c" linenumber="9" name="j" contextFuncName="ex2" moduleName="ex2" rtlName="j_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
</annotationInfo>
