;redcode
;assert 1
	SPL 0, <-12
	CMP -209, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -209, <-120
	SPL 0, <-12
	SUB @0, @2
	SUB @-129, 100
	SUB @121, 106
	JMN -1, @-20
	CMP -209, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB 210, 60
	JMN -1, @-20
	SUB @121, 106
	DAT #0, <-12
	JMP -4, @-20
	JMP -4, @-20
	CMP -209, <-120
	SPL <-129, 100
	CMP @0, @2
	SUB 3, @120
	CMP @-129, 100
	SLT #13, 0
	SLT #13, 0
	CMP @-129, 100
	SUB #13, 0
	CMP -209, <-120
	SUB 3, @120
	SUB 3, @120
	ADD #290, <1
	SUB @0, @2
	SUB @0, @2
	JMP -4, @-20
	SUB @0, @2
	SUB @0, @2
	SUB @-129, 100
	CMP -209, <-120
	CMP -209, <-120
	ADD #290, <1
	SLT 20, 12
	JMP -1, @-20
	SUB @124, 106
	MOV -1, <-20
	SPL 0, <-12
	CMP @121, 106
	DAT #0, <-12
	SUB @121, 106
