# system info pwm on 2023.11.23.01:45:06
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1700700284
#
#
# Files generated for pwm on 2023.11.23.01:45:06
files:
filepath,kind,attributes,module,is_top
simulation/pwm.vhd,VHDL,,pwm,true
simulation/submodules/pwm_entree.vhd,VHDL,,pwm_entree,false
simulation/submodules/pwm_jtag_uart_0.vhd,VHDL,,pwm_jtag_uart_0,false
simulation/submodules/pwm_memoire.hex,HEX,,pwm_memoire,false
simulation/submodules/pwm_memoire.vhd,VHDL,,pwm_memoire,false
simulation/submodules/pwm_processeur.v,VERILOG,,pwm_processeur,false
simulation/submodules/pwm_sortie.vhd,VHDL,,pwm_sortie,false
simulation/submodules/pwm_sysid.v,VERILOG,,pwm_sysid,false
simulation/submodules/pwm_mm_interconnect_0.v,VERILOG,,pwm_mm_interconnect_0,false
simulation/submodules/pwm_irq_mapper.sv,SYSTEM_VERILOG,,pwm_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/pwm_processeur_cpu.sdc,SDC,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu.v,VERILOG,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_debug_slave_sysclk.v,VERILOG,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_debug_slave_tck.v,VERILOG,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_debug_slave_wrapper.v,VERILOG,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_nios2_waves.do,OTHER,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_ociram_default_contents.dat,DAT,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_ociram_default_contents.hex,HEX,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_ociram_default_contents.mif,MIF,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_rf_ram_a.dat,DAT,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_rf_ram_a.hex,HEX,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_rf_ram_a.mif,MIF,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_rf_ram_b.dat,DAT,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_rf_ram_b.hex,HEX,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_rf_ram_b.mif,MIF,,pwm_processeur_cpu,false
simulation/submodules/pwm_processeur_cpu_test_bench.v,VERILOG,,pwm_processeur_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/pwm_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_router,false
simulation/submodules/pwm_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_router_001,false
simulation/submodules/pwm_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_router_002,false
simulation/submodules/pwm_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_router_004,false
simulation/submodules/pwm_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_cmd_demux,false
simulation/submodules/pwm_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/pwm_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_cmd_mux,false
simulation/submodules/pwm_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/pwm_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_rsp_demux,false
simulation/submodules/pwm_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_rsp_mux,false
simulation/submodules/pwm_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/pwm_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,pwm_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
pwm.entree,pwm_entree
pwm.jtag_uart_0,pwm_jtag_uart_0
pwm.memoire,pwm_memoire
pwm.processeur,pwm_processeur
pwm.processeur.cpu,pwm_processeur_cpu
pwm.sortie,pwm_sortie
pwm.sysid,pwm_sysid
pwm.mm_interconnect_0,pwm_mm_interconnect_0
pwm.mm_interconnect_0.processeur_data_master_translator,altera_merlin_master_translator
pwm.mm_interconnect_0.processeur_instruction_master_translator,altera_merlin_master_translator
pwm.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
pwm.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
pwm.mm_interconnect_0.processeur_debug_mem_slave_translator,altera_merlin_slave_translator
pwm.mm_interconnect_0.memoire_s1_translator,altera_merlin_slave_translator
pwm.mm_interconnect_0.sortie_s1_translator,altera_merlin_slave_translator
pwm.mm_interconnect_0.entree_s1_translator,altera_merlin_slave_translator
pwm.mm_interconnect_0.processeur_data_master_agent,altera_merlin_master_agent
pwm.mm_interconnect_0.processeur_instruction_master_agent,altera_merlin_master_agent
pwm.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
pwm.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
pwm.mm_interconnect_0.processeur_debug_mem_slave_agent,altera_merlin_slave_agent
pwm.mm_interconnect_0.memoire_s1_agent,altera_merlin_slave_agent
pwm.mm_interconnect_0.sortie_s1_agent,altera_merlin_slave_agent
pwm.mm_interconnect_0.entree_s1_agent,altera_merlin_slave_agent
pwm.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
pwm.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
pwm.mm_interconnect_0.processeur_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
pwm.mm_interconnect_0.memoire_s1_agent_rsp_fifo,altera_avalon_sc_fifo
pwm.mm_interconnect_0.sortie_s1_agent_rsp_fifo,altera_avalon_sc_fifo
pwm.mm_interconnect_0.entree_s1_agent_rsp_fifo,altera_avalon_sc_fifo
pwm.mm_interconnect_0.router,pwm_mm_interconnect_0_router
pwm.mm_interconnect_0.router_001,pwm_mm_interconnect_0_router_001
pwm.mm_interconnect_0.router_002,pwm_mm_interconnect_0_router_002
pwm.mm_interconnect_0.router_003,pwm_mm_interconnect_0_router_002
pwm.mm_interconnect_0.router_006,pwm_mm_interconnect_0_router_002
pwm.mm_interconnect_0.router_007,pwm_mm_interconnect_0_router_002
pwm.mm_interconnect_0.router_004,pwm_mm_interconnect_0_router_004
pwm.mm_interconnect_0.router_005,pwm_mm_interconnect_0_router_004
pwm.mm_interconnect_0.cmd_demux,pwm_mm_interconnect_0_cmd_demux
pwm.mm_interconnect_0.cmd_demux_001,pwm_mm_interconnect_0_cmd_demux_001
pwm.mm_interconnect_0.rsp_demux_002,pwm_mm_interconnect_0_cmd_demux_001
pwm.mm_interconnect_0.rsp_demux_003,pwm_mm_interconnect_0_cmd_demux_001
pwm.mm_interconnect_0.cmd_mux,pwm_mm_interconnect_0_cmd_mux
pwm.mm_interconnect_0.cmd_mux_001,pwm_mm_interconnect_0_cmd_mux
pwm.mm_interconnect_0.cmd_mux_004,pwm_mm_interconnect_0_cmd_mux
pwm.mm_interconnect_0.cmd_mux_005,pwm_mm_interconnect_0_cmd_mux
pwm.mm_interconnect_0.cmd_mux_002,pwm_mm_interconnect_0_cmd_mux_002
pwm.mm_interconnect_0.cmd_mux_003,pwm_mm_interconnect_0_cmd_mux_002
pwm.mm_interconnect_0.rsp_demux,pwm_mm_interconnect_0_rsp_demux
pwm.mm_interconnect_0.rsp_demux_001,pwm_mm_interconnect_0_rsp_demux
pwm.mm_interconnect_0.rsp_demux_004,pwm_mm_interconnect_0_rsp_demux
pwm.mm_interconnect_0.rsp_demux_005,pwm_mm_interconnect_0_rsp_demux
pwm.mm_interconnect_0.rsp_mux,pwm_mm_interconnect_0_rsp_mux
pwm.mm_interconnect_0.rsp_mux_001,pwm_mm_interconnect_0_rsp_mux_001
pwm.mm_interconnect_0.avalon_st_adapter,pwm_mm_interconnect_0_avalon_st_adapter
pwm.mm_interconnect_0.avalon_st_adapter.error_adapter_0,pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pwm.mm_interconnect_0.avalon_st_adapter_001,pwm_mm_interconnect_0_avalon_st_adapter
pwm.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pwm.mm_interconnect_0.avalon_st_adapter_002,pwm_mm_interconnect_0_avalon_st_adapter
pwm.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pwm.mm_interconnect_0.avalon_st_adapter_003,pwm_mm_interconnect_0_avalon_st_adapter
pwm.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pwm.mm_interconnect_0.avalon_st_adapter_004,pwm_mm_interconnect_0_avalon_st_adapter
pwm.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pwm.mm_interconnect_0.avalon_st_adapter_005,pwm_mm_interconnect_0_avalon_st_adapter
pwm.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,pwm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pwm.irq_mapper,pwm_irq_mapper
pwm.rst_controller,altera_reset_controller
