SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory d:/demo_ax7102/demo/14_1_dual_ov5640_an5642_vga/dual_ov5640_an5642_vga.srcs/sources_1/ip/ddr3/_tmp/
SET_PREFERENCE subworkingdirectory d:/demo_ax7102/demo/14_1_dual_ov5640_an5642_vga/dual_ov5640_an5642_vga.srcs/sources_1/ip/ddr3/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr3
SET_PARAMETER xml_input_file D:/demo_ax7102/demo/14_1_dual_ov5640_an5642_vga/dual_ov5640_an5642_vga.srcs/sources_1/ip/ddr3/mig_a.prj
SET_PARAMETER data_dir_path c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0
SET_CORE_DATASHEET c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0/data/docs/ds176_7series_MIS.pdf
