Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 18 03:30:38 2025
| Host         : xy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                              4           
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.692        0.000                      0               330165        0.106        0.000                      0               330165        1.100        0.000                       0                 33862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       16.048        0.000                      0                  558        0.128        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        2.692        0.000                      0               329545        0.144        0.000                      0               329545        9.232        0.000                       0                 33503  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll       14.685        0.000                      0                   63        0.106        0.000                      0                   63  
clk_out1_pll  clk_out2_pll       14.902        0.000                      0                  228        0.393        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       16.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.048ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.309ns (8.358%)  route 3.388ns (91.642%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.911     1.218    twin_controller_inst/E[0]
    SLICE_X3Y145         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X3Y145         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][6]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X3Y145         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[2][6]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 16.048    

Slack (MET) :             16.140ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.309ns (8.572%)  route 3.296ns (91.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.819     1.126    twin_controller_inst/E[0]
    SLICE_X0Y146         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y146         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][4]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X0Y146         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 16.140    

Slack (MET) :             16.140ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.309ns (8.572%)  route 3.296ns (91.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.819     1.126    twin_controller_inst/E[0]
    SLICE_X0Y146         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y146         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X0Y146         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 16.140    

Slack (MET) :             16.161ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.309ns (8.624%)  route 3.274ns (91.376%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 18.020 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.797     1.104    twin_controller_inst/E[0]
    SLICE_X4Y145         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.391    18.020    twin_controller_inst/clk_out1
    SLICE_X4Y145         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][1]/C
                         clock pessimism             -0.450    17.571    
                         clock uncertainty           -0.105    17.465    
    SLICE_X4Y145         FDCE (Setup_fdce_C_CE)      -0.201    17.264    twin_controller_inst/status_buffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         17.264    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 16.161    

Slack (MET) :             16.199ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.309ns (8.856%)  route 3.180ns (91.144%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 17.965 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.703     1.010    twin_controller_inst/E[0]
    SLICE_X9Y149         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.336    17.965    twin_controller_inst/clk_out1
    SLICE_X9Y149         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][1]/C
                         clock pessimism             -0.450    17.516    
                         clock uncertainty           -0.105    17.410    
    SLICE_X9Y149         FDCE (Setup_fdce_C_CE)      -0.201    17.209    twin_controller_inst/status_buffer_reg[8][1]
  -------------------------------------------------------------------
                         required time                         17.209    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 16.199    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.309ns (8.811%)  route 3.198ns (91.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.721     1.028    twin_controller_inst/E[0]
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][0]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X0Y148         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[12][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.309ns (8.811%)  route 3.198ns (91.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.721     1.028    twin_controller_inst/E[0]
    SLICE_X1Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[12][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X1Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[12][0]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X1Y148         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.309ns (8.811%)  route 3.198ns (91.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.721     1.028    twin_controller_inst/E[0]
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][0]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X0Y148         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[14][0]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.309ns (8.811%)  route 3.198ns (91.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.721     1.028    twin_controller_inst/E[0]
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][0]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X0Y148         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.309ns (8.811%)  route 3.198ns (91.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.354    -2.479    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.223    -2.256 f  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          1.241    -1.015    uart_inst/rx_data[1]
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.043    -0.972 r  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.236    -0.736    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X4Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.693 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.721     1.028    twin_controller_inst/E[0]
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/C
                         clock pessimism             -0.450    17.572    
                         clock uncertainty           -0.105    17.466    
    SLICE_X0Y148         FDCE (Setup_fdce_C_CE)      -0.201    17.265    twin_controller_inst/status_buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 16.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.100ns (55.946%)  route 0.079ns (44.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.623    -0.410    uart_inst/clk_out1
    SLICE_X0Y158         FDCE                                         r  uart_inst/rx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_fdce_C_Q)         0.100    -0.310 r  uart_inst/rx_shift_reg[0]/Q
                         net (fo=1, routed)           0.079    -0.231    uart_inst/rx_shift_reg_n_0_[0]
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.823    -0.620    uart_inst/clk_out1
    SLICE_X1Y158         FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.222    -0.399    
    SLICE_X1Y158         FDCE (Hold_fdce_C_D)         0.040    -0.359    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.620%)  route 0.074ns (42.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.677    -0.356    twin_controller_inst/clk_out1
    SLICE_X1Y149         FDCE                                         r  twin_controller_inst/sw_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.100    -0.256 r  twin_controller_inst/sw_reg[32]/Q
                         net (fo=3, routed)           0.074    -0.182    twin_controller_inst/virtual_sw[32]
    SLICE_X0Y149         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.897    -0.546    twin_controller_inst/clk_out1
    SLICE_X0Y149         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][0]/C
                         clock pessimism              0.202    -0.345    
    SLICE_X0Y149         FDCE (Hold_fdce_C_D)         0.032    -0.313    twin_controller_inst/status_buffer_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.615%)  route 0.080ns (38.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.622    -0.411    twin_controller_inst/clk_out1
    SLICE_X4Y155         FDCE                                         r  twin_controller_inst/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.100    -0.311 r  twin_controller_inst/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.080    -0.231    uart_inst/Q[4]
    SLICE_X5Y155         LUT3 (Prop_lut3_I2_O)        0.028    -0.203 r  uart_inst/tx_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    uart_inst/tx_shift0_in[5]
    SLICE_X5Y155         FDPE                                         r  uart_inst/tx_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.823    -0.620    uart_inst/clk_out1
    SLICE_X5Y155         FDPE                                         r  uart_inst/tx_shift_reg[5]/C
                         clock pessimism              0.221    -0.400    
    SLICE_X5Y155         FDPE (Hold_fdpe_C_D)         0.060    -0.340    uart_inst/tx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.547%)  route 0.115ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.677    -0.356    twin_controller_inst/clk_out1
    SLICE_X1Y149         FDCE                                         r  twin_controller_inst/sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.100    -0.256 r  twin_controller_inst/sw_reg[1]/Q
                         net (fo=3, routed)           0.115    -0.141    twin_controller_inst/virtual_sw[1]
    SLICE_X5Y149         FDCE                                         r  twin_controller_inst/status_buffer_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.896    -0.547    twin_controller_inst/clk_out1
    SLICE_X5Y149         FDCE                                         r  twin_controller_inst/status_buffer_reg[6][1]/C
                         clock pessimism              0.223    -0.325    
    SLICE_X5Y149         FDCE (Hold_fdce_C_D)         0.047    -0.278    twin_controller_inst/status_buffer_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.289%)  route 0.102ns (28.711%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y149        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/Q
                         net (fo=3, routed)           0.101    -0.189    student_top_inst/bridge_inst/counter_inst/cnt_rdata[15]
    SLICE_X23Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.077 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.036 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.036    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1_n_7
    SLICE_X23Y150        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.790    -0.653    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y150        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]/C
                         clock pessimism              0.403    -0.251    
    SLICE_X23Y150        FDRE (Hold_fdre_C_D)         0.071    -0.180    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[10][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.674    -0.359    twin_controller_inst/clk_out1
    SLICE_X5Y146         FDCE                                         r  twin_controller_inst/sw_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDCE (Prop_fdce_C_Q)         0.100    -0.259 r  twin_controller_inst/sw_reg[34]/Q
                         net (fo=3, routed)           0.104    -0.154    twin_controller_inst/virtual_sw[34]
    SLICE_X5Y147         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.896    -0.547    twin_controller_inst/clk_out1
    SLICE_X5Y147         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][2]/C
                         clock pessimism              0.204    -0.344    
    SLICE_X5Y147         FDCE (Hold_fdce_C_D)         0.040    -0.304    twin_controller_inst/status_buffer_reg[10][2]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.509%)  route 0.110ns (52.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.625    -0.408    twin_controller_inst/clk_out1
    SLICE_X3Y151         FDCE                                         r  twin_controller_inst/sw_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDCE (Prop_fdce_C_Q)         0.100    -0.308 r  twin_controller_inst/sw_reg[28]/Q
                         net (fo=3, routed)           0.110    -0.197    twin_controller_inst/virtual_sw[28]
    SLICE_X3Y150         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.825    -0.618    twin_controller_inst/clk_out1
    SLICE_X3Y150         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][4]/C
                         clock pessimism              0.225    -0.394    
    SLICE_X3Y150         FDCE (Hold_fdce_C_D)         0.044    -0.350    twin_controller_inst/status_buffer_reg[9][4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[13][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.210%)  route 0.112ns (52.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.623    -0.410    twin_controller_inst/clk_out1
    SLICE_X5Y151         FDCE                                         r  twin_controller_inst/sw_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDCE (Prop_fdce_C_Q)         0.100    -0.310 r  twin_controller_inst/sw_reg[63]/Q
                         net (fo=3, routed)           0.112    -0.198    twin_controller_inst/virtual_sw[63]
    SLICE_X7Y151         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824    -0.619    twin_controller_inst/clk_out1
    SLICE_X7Y151         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][7]/C
                         clock pessimism              0.224    -0.396    
    SLICE_X7Y151         FDCE (Hold_fdce_C_D)         0.043    -0.353    twin_controller_inst/status_buffer_reg[13][7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.152%)  route 0.102ns (27.848%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y149        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[15]/Q
                         net (fo=3, routed)           0.101    -0.189    student_top_inst/bridge_inst/counter_inst/cnt_rdata[15]
    SLICE_X23Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.077 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]_i_1_n_0
    SLICE_X23Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.025 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.025    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[16]_i_1_n_5
    SLICE_X23Y150        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.790    -0.653    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y150        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/C
                         clock pessimism              0.403    -0.251    
    SLICE_X23Y150        FDRE (Hold_fdre_C_D)         0.071    -0.180    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_inst/rx_ready_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.359%)  route 0.121ns (48.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.623    -0.410    uart_inst/clk_out1
    SLICE_X1Y159         FDCE                                         r  uart_inst/rx_ready_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDCE (Prop_fdce_C_Q)         0.100    -0.310 r  uart_inst/rx_ready_pulse_reg/Q
                         net (fo=15, routed)          0.121    -0.188    uart_inst/rx_ready_pulse_reg_n_0
    SLICE_X4Y159         LUT3 (Prop_lut3_I0_O)        0.028    -0.160 r  uart_inst/rx_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.160    uart_inst/rx_ready_i_1_n_0
    SLICE_X4Y159         FDCE                                         r  uart_inst/rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.822    -0.621    uart_inst/clk_out1
    SLICE_X4Y159         FDCE                                         r  uart_inst/rx_ready_reg/C
                         clock pessimism              0.243    -0.379    
    SLICE_X4Y159         FDCE (Hold_fdce_C_D)         0.060    -0.319    uart_inst/rx_ready_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X1Y153    twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X1Y153    twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y156    twin_controller_inst/status_buffer_reg[17][2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y156    twin_controller_inst/status_buffer_reg[17][4]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y157    twin_controller_inst/status_buffer_reg[17][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y153    twin_controller_inst/status_buffer_reg[17][6]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y148    twin_controller_inst/status_buffer_reg[4][2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X1Y152    twin_controller_inst/status_buffer_reg[4][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y153    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y153    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y153    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X1Y153    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y156    twin_controller_inst/status_buffer_reg[17][2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y156    twin_controller_inst/status_buffer_reg[17][2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y156    twin_controller_inst/status_buffer_reg[17][4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y156    twin_controller_inst/status_buffer_reg[17][4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y157    twin_controller_inst/status_buffer_reg[17][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y157    twin_controller_inst/status_buffer_reg[17][5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y154   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y154   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y156   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y156   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y156   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y156   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X21Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.510ns  (logic 1.395ns (8.449%)  route 15.115ns (91.551%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 17.855 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.970    14.143    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_17_17/D
    SLICE_X106Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.226    17.855    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_17_17/WCLK
    SLICE_X106Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.393    
                         clock uncertainty           -0.105    17.287    
    SLICE_X106Y299       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.835    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                         -14.143    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31232_31487_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.507ns  (logic 1.395ns (8.451%)  route 15.112ns (91.549%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 17.855 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.966    14.139    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31232_31487_17_17/D
    SLICE_X106Y298       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31232_31487_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.226    17.855    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31232_31487_17_17/WCLK
    SLICE_X106Y298       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31232_31487_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.393    
                         clock uncertainty           -0.105    17.287    
    SLICE_X106Y298       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.835    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31232_31487_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44544_44799_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 1.395ns (8.490%)  route 15.036ns (91.510%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.146ns = ( 17.854 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.890    14.064    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44544_44799_17_17/D
    SLICE_X104Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44544_44799_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.225    17.854    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44544_44799_17_17/WCLK
    SLICE_X104Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44544_44799_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.392    
                         clock uncertainty           -0.105    17.286    
    SLICE_X104Y296       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.834    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44544_44799_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49152_49407_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.424ns  (logic 1.395ns (8.494%)  route 15.029ns (91.506%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.883    14.056    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49152_49407_17_17/D
    SLICE_X98Y299        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49152_49407_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.219    17.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49152_49407_17_17/WCLK
    SLICE_X98Y299        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49152_49407_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.386    
                         clock uncertainty           -0.105    17.280    
    SLICE_X98Y299        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.828    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49152_49407_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36096_36351_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.417ns  (logic 1.395ns (8.497%)  route 15.022ns (91.503%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.876    14.050    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36096_36351_17_17/D
    SLICE_X102Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36096_36351_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.221    17.850    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36096_36351_17_17/WCLK
    SLICE_X102Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36096_36351_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.388    
                         clock uncertainty           -0.105    17.282    
    SLICE_X102Y299       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.830    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36096_36351_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.545ns  (logic 1.395ns (8.431%)  route 15.150ns (91.569%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        3.005    14.178    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_17_17/D
    SLICE_X106Y300       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.356    17.985    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_17_17/WCLK
    SLICE_X106Y300       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.523    
                         clock uncertainty           -0.105    17.417    
    SLICE_X106Y300       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.965    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19456_19711_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.409ns  (logic 1.395ns (8.502%)  route 15.014ns (91.498%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.868    14.041    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19456_19711_17_17/D
    SLICE_X118Y280       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19456_19711_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.221    17.850    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19456_19711_17_17/WCLK
    SLICE_X118Y280       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19456_19711_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.388    
                         clock uncertainty           -0.105    17.282    
    SLICE_X118Y280       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.830    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19456_19711_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30464_30719_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.411ns  (logic 1.395ns (8.500%)  route 15.016ns (91.500%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 17.855 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.871    14.044    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30464_30719_17_17/D
    SLICE_X106Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30464_30719_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.226    17.855    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30464_30719_17_17/WCLK
    SLICE_X106Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30464_30719_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.393    
                         clock uncertainty           -0.105    17.287    
    SLICE_X106Y296       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.835    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30464_30719_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28928_29183_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.411ns  (logic 1.395ns (8.500%)  route 15.016ns (91.500%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 17.857 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.871    14.044    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28928_29183_17_17/D
    SLICE_X108Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28928_29183_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.228    17.857    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28928_29183_17_17/WCLK
    SLICE_X108Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28928_29183_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.395    
                         clock uncertainty           -0.105    17.289    
    SLICE_X108Y295       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.837    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28928_29183_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.528ns  (logic 1.395ns (8.440%)  route 15.133ns (91.560%))
  Logic Levels:           14  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.792     0.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.136     0.413 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_13/O
                         net (fo=32806, routed)       4.118     4.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/A3
    SLICE_X98Y312        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043     4.575 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.575    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/OD
    SLICE_X98Y312        MUXF7 (Prop_muxf7_I0_O)      0.115     4.690 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     4.690    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/O0
    SLICE_X98Y312        MUXF8 (Prop_muxf8_I0_O)      0.046     4.736 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17/F8/O
                         net (fo=1, routed)           0.979     5.715    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_17_17_n_0
    SLICE_X105Y287       LUT6 (Prop_lut6_I0_O)        0.125     5.840 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74/O
                         net (fo=1, routed)           0.000     5.840    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_74_n_0
    SLICE_X105Y287       MUXF7 (Prop_muxf7_I1_O)      0.108     5.948 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     5.948    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_32_n_0
    SLICE_X105Y287       MUXF8 (Prop_muxf8_I1_O)      0.043     5.991 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.684     6.675    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X107Y276       LUT6 (Prop_lut6_I0_O)        0.126     6.801 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.801    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X107Y276       MUXF7 (Prop_muxf7_I1_O)      0.122     6.923 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.923    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X107Y276       MUXF8 (Prop_muxf8_I0_O)      0.045     6.968 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           3.056    10.023    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[17]
    SLICE_X39Y163        LUT6 (Prop_lut6_I5_O)        0.126    10.149 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74/O
                         net (fo=1, routed)           0.981    11.130    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_74_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I5_O)        0.043    11.173 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_31/O
                         net (fo=1024, routed)        2.987    14.160    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_17_17/D
    SLICE_X98Y311        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.345    17.974    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_17_17/WCLK
    SLICE_X98Y311        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.512    
                         clock uncertainty           -0.105    17.406    
    SLICE_X98Y311        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.954    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  2.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.568%)  route 0.115ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.639    -0.394    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X15Y136        FDRE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[0]/Q
                         net (fo=2, routed)           0.115    -0.179    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[0]
    SLICE_X17Y135        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.858    -0.585    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X17Y135        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[0]/C
                         clock pessimism              0.223    -0.363    
    SLICE_X17Y135        FDRE (Hold_fdre_C_D)         0.040    -0.323    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.906%)  route 0.109ns (46.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.594    -0.439    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X53Y139        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.339 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[26]/Q
                         net (fo=3, routed)           0.109    -0.229    student_top_inst/Core_cpu/u_div/in16[27]
    SLICE_X53Y138        LUT6 (Prop_lut6_I3_O)        0.028    -0.201 r  student_top_inst/Core_cpu/u_div/dividend_r[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    student_top_inst/Core_cpu/u_div/dividend_r[27]
    SLICE_X53Y138        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.813    -0.630    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X53Y138        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[27]/C
                         clock pessimism              0.206    -0.425    
    SLICE_X53Y138        FDRE (Hold_fdre_C_D)         0.060    -0.365    student_top_inst/Core_cpu/u_div/dividend_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.425%)  route 0.089ns (49.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.643    -0.390    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X15Y145        FDSE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDSE (Prop_fdse_C_Q)         0.091    -0.299 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[31]/Q
                         net (fo=2, routed)           0.089    -0.209    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[31]
    SLICE_X15Y144        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.863    -0.580    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X15Y144        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]/C
                         clock pessimism              0.205    -0.376    
    SLICE_X15Y144        FDRE (Hold_fdre_C_D)        -0.003    -0.379    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.261%)  route 0.102ns (52.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.642    -0.391    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X13Y142        FDRE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.091    -0.300 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[21]/Q
                         net (fo=2, routed)           0.102    -0.198    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[21]
    SLICE_X13Y143        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.863    -0.580    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X13Y143        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[21]/C
                         clock pessimism              0.205    -0.376    
    SLICE_X13Y143        FDRE (Hold_fdre_C_D)         0.004    -0.372    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/div_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.155ns (65.286%)  route 0.082ns (34.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.586    -0.447    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X61Y129        FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.091    -0.356 r  student_top_inst/Core_cpu/u_div/div_result_reg[15]/Q
                         net (fo=3, routed)           0.082    -0.273    student_top_inst/Core_cpu/u_div/div_result_reg_n_0_[15]
    SLICE_X61Y129        LUT2 (Prop_lut2_I1_O)        0.064    -0.209 r  student_top_inst/Core_cpu/u_div/div_result[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    student_top_inst/Core_cpu/u_div/div_result[16]
    SLICE_X61Y129        FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.803    -0.640    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X61Y129        FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[16]/C
                         clock pessimism              0.194    -0.447    
    SLICE_X61Y129        FDRE (Hold_fdre_C_D)         0.061    -0.386    student_top_inst/Core_cpu/u_div/div_result_reg[16]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/divisor_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.773%)  route 0.124ns (49.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.593    -0.440    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X63Y140        FDSE                                         r  student_top_inst/Core_cpu/u_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDSE (Prop_fdse_C_Q)         0.100    -0.340 f  student_top_inst/Core_cpu/u_div/state_reg[0]/Q
                         net (fo=43, routed)          0.124    -0.215    student_top_inst/Core_cpu/u_div/Q[0]
    SLICE_X65Y140        LUT4 (Prop_lut4_I0_O)        0.028    -0.187 r  student_top_inst/Core_cpu/u_div/divisor_r[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    student_top_inst/Core_cpu/u_div/divisor_r[29]
    SLICE_X65Y140        FDRE                                         r  student_top_inst/Core_cpu/u_div/divisor_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.812    -0.631    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X65Y140        FDRE                                         r  student_top_inst/Core_cpu/u_div/divisor_r_reg[29]/C
                         clock pessimism              0.206    -0.426    
    SLICE_X65Y140        FDRE (Hold_fdre_C_D)         0.061    -0.365    student_top_inst/Core_cpu/u_div/divisor_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.911%)  route 0.258ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.643    -0.390    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/clk_out2
    SLICE_X19Y148        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y148        FDRE (Prop_fdre_C_Q)         0.100    -0.290 r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/Q
                         net (fo=9, routed)           0.258    -0.031    student_top_inst/bridge_inst/ie_reg2_rdata_o[25]
    SLICE_X11Y150        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.793    -0.650    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y150        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[25]/C
                         clock pessimism              0.403    -0.248    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.038    -0.210    student_top_inst/bridge_inst/seg_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.232%)  route 0.110ns (54.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.643    -0.390    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X15Y145        FDRE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.299 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[29]/Q
                         net (fo=2, routed)           0.110    -0.188    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[29]
    SLICE_X15Y146        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.863    -0.580    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X15Y146        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[29]/C
                         clock pessimism              0.205    -0.376    
    SLICE_X15Y146        FDRE (Hold_fdre_C_D)         0.007    -0.369    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.134%)  route 0.127ns (49.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.590    -0.443    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X68Y137        FDRE                                         r  student_top_inst/Core_cpu/u_div/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y137        FDRE (Prop_fdre_C_Q)         0.100    -0.343 r  student_top_inst/Core_cpu/u_div/count_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.215    student_top_inst/Core_cpu/u_div/count_reg_n_0_[26]
    SLICE_X69Y138        LUT2 (Prop_lut2_I1_O)        0.028    -0.187 r  student_top_inst/Core_cpu/u_div/count[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    student_top_inst/Core_cpu/u_div/count[25]
    SLICE_X69Y138        FDRE                                         r  student_top_inst/Core_cpu/u_div/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.811    -0.632    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X69Y138        FDRE                                         r  student_top_inst/Core_cpu/u_div/count_reg[25]/C
                         clock pessimism              0.205    -0.428    
    SLICE_X69Y138        FDRE (Hold_fdre_C_D)         0.060    -0.368    student_top_inst/Core_cpu/u_div/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.749%)  route 0.158ns (61.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.641    -0.392    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X17Y140        FDRE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.100    -0.292 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[12]/Q
                         net (fo=129, routed)         0.158    -0.133    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[12]
    SLICE_X21Y140        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.861    -0.582    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X21Y140        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[12]/C
                         clock pessimism              0.223    -0.360    
    SLICE_X21Y140        FDRE (Hold_fdre_C_D)         0.044    -0.316    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X69Y131   student_top_inst/Core_cpu/u_div/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X71Y134   student_top_inst/Core_cpu/u_div/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X61Y129   student_top_inst/Core_cpu/u_div/div_result_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X55Y129   student_top_inst/Core_cpu/u_div/div_result_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X61Y129   student_top_inst/Core_cpu/u_div/div_result_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X61Y129   student_top_inst/Core_cpu/u_div/div_result_reg[17]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X60Y131   student_top_inst/Core_cpu/u_div/div_result_reg[19]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X55Y133   student_top_inst/Core_cpu/u_div/div_result_reg[21]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X16Y136   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y2   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.582ns (12.444%)  route 4.095ns (87.556%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 17.783 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.466    -2.367    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X17Y136        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.144 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.818    -1.327    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043    -1.284 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.718    -0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X23Y155        LUT5 (Prop_lut5_I3_O)        0.051    -0.515 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         0.520     0.005    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.136     0.141 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_95/O
                         net (fo=28, routed)          1.346     1.486    student_top_inst/Core_cpu/u_id_ex/op1_ff/LED_reg[31]
    SLICE_X40Y148        LUT6 (Prop_lut6_I3_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/start_i_16/O
                         net (fo=14, routed)          0.351     1.881    student_top_inst/Core_cpu/u_id_ex/op1_ff/start_i_16_n_0
    SLICE_X37Y150        LUT5 (Prop_lut5_I4_O)        0.043     1.924 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/start_i_5/O
                         net (fo=22, routed)          0.343     2.266    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_reg_1
    SLICE_X40Y155        LUT6 (Prop_lut6_I4_O)        0.043     2.309 r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_1/O
                         net (fo=1, routed)           0.000     2.309    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X40Y155        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.154    17.783    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X40Y155        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.186    
                         clock uncertainty           -0.225    16.960    
    SLICE_X40Y155        FDRE (Setup_fdre_C_D)        0.034    16.994    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         16.994    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 14.685    

Slack (MET) :             15.079ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.471ns (11.120%)  route 3.765ns (88.880%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.131    -0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.876     0.757    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y154         LUT6 (Prop_lut6_I3_O)        0.136     0.893 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           1.038     1.930    twin_controller_inst/virtual_seg_OBUF[13]
    SLICE_X0Y153         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X0Y153         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X0Y153         FDCE (Setup_fdce_C_D)       -0.019    17.009    twin_controller_inst/status_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                 15.079    

Slack (MET) :             15.114ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.471ns (11.213%)  route 3.730ns (88.787%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.131    -0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.735     0.616    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y154         LUT6 (Prop_lut6_I1_O)        0.136     0.752 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           1.143     1.895    twin_controller_inst/virtual_seg_OBUF[12]
    SLICE_X0Y153         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X0Y153         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X0Y153         FDCE (Setup_fdce_C_D)       -0.019    17.009    twin_controller_inst/status_buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 15.114    

Slack (MET) :             15.192ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.370ns (8.974%)  route 3.753ns (91.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.123    -0.127 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           1.039     0.912    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X0Y153         LUT6 (Prop_lut6_I0_O)        0.043     0.955 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.863     1.818    twin_controller_inst/virtual_seg_OBUF[9]
    SLICE_X0Y152         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X0Y152         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X0Y152         FDCE (Setup_fdce_C_D)       -0.019    17.009    twin_controller_inst/status_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                 15.192    

Slack (MET) :             15.324ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.469ns (11.717%)  route 3.534ns (88.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.041    -1.061    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X11Y154        LUT3 (Prop_lut3_I1_O)        0.129    -0.932 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.521     0.589    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y155         LUT6 (Prop_lut6_I3_O)        0.136     0.725 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.973     1.698    twin_controller_inst/virtual_seg_OBUF[4]
    SLICE_X1Y152         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X1Y152         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X1Y152         FDCE (Setup_fdce_C_D)       -0.007    17.021    twin_controller_inst/status_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         17.021    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 15.324    

Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.471ns (11.876%)  route 3.495ns (88.124%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.131    -0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.935     0.816    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X4Y154         LUT6 (Prop_lut6_I4_O)        0.136     0.952 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.709     1.661    twin_controller_inst/virtual_seg_OBUF[14]
    SLICE_X7Y155         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.221    17.850    twin_controller_inst/clk_out1
    SLICE_X7Y155         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/C
                         clock pessimism             -0.598    17.253    
                         clock uncertainty           -0.225    17.027    
    SLICE_X7Y155         FDCE (Setup_fdce_C_D)       -0.031    16.996    twin_controller_inst/status_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             15.364ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.471ns (11.921%)  route 3.480ns (88.079%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.131    -0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.732     0.612    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y154         LUT6 (Prop_lut6_I5_O)        0.136     0.748 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.897     1.646    twin_controller_inst/virtual_seg_OBUF[10]
    SLICE_X0Y152         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X0Y152         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X0Y152         FDCE (Setup_fdce_C_D)       -0.019    17.009    twin_controller_inst/status_buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                 15.364    

Slack (MET) :             15.414ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.469ns (11.494%)  route 3.611ns (88.506%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.678    -0.423    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y148         LUT3 (Prop_lut3_I1_O)        0.129    -0.294 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           1.118     0.825    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_0
    SLICE_X0Y147         LUT6 (Prop_lut6_I2_O)        0.136     0.961 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[32]_inst_i_1/O
                         net (fo=2, routed)           0.814     1.775    twin_controller_inst/virtual_seg_OBUF[25]
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][0]/C
                         clock pessimism             -0.598    17.424    
                         clock uncertainty           -0.225    17.198    
    SLICE_X0Y148         FDCE (Setup_fdce_C_D)       -0.009    17.189    twin_controller_inst/status_buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         17.189    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 15.414    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.469ns (11.609%)  route 3.571ns (88.391%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.678    -0.423    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y148         LUT3 (Prop_lut3_I1_O)        0.129    -0.294 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           1.118     0.824    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_0
    SLICE_X3Y147         LUT6 (Prop_lut6_I5_O)        0.136     0.960 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           0.774     1.735    twin_controller_inst/virtual_seg_OBUF[24]
    SLICE_X3Y147         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X3Y147         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][7]/C
                         clock pessimism             -0.598    17.424    
                         clock uncertainty           -0.225    17.198    
    SLICE_X3Y147         FDCE (Setup_fdce_C_D)       -0.019    17.179    twin_controller_inst/status_buffer_reg[3][7]
  -------------------------------------------------------------------
                         required time                         17.179    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.492ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.469ns (11.746%)  route 3.524ns (88.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 18.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.678    -0.423    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y148         LUT3 (Prop_lut3_I1_O)        0.129    -0.294 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           1.117     0.823    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_0
    SLICE_X0Y147         LUT6 (Prop_lut6_I1_O)        0.136     0.959 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[33]_inst_i_1/O
                         net (fo=2, routed)           0.728     1.687    twin_controller_inst/virtual_seg_OBUF[26]
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.392    18.021    twin_controller_inst/clk_out1
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/C
                         clock pessimism             -0.598    17.424    
                         clock uncertainty           -0.225    17.198    
    SLICE_X0Y148         FDCE (Setup_fdce_C_D)       -0.019    17.179    twin_controller_inst/status_buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         17.179    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                 15.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.128ns (19.245%)  route 0.537ns (80.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.623    -0.410    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y151         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y151         FDRE (Prop_fdre_C_Q)         0.100    -0.310 r  student_top_inst/bridge_inst/seg_wdata_reg[8]/Q
                         net (fo=8, routed)           0.537     0.228    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[2][0]_0
    SLICE_X0Y153         LUT6 (Prop_lut6_I3_O)        0.028     0.256 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.256    twin_controller_inst/virtual_seg_OBUF[11]
    SLICE_X0Y153         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824    -0.619    twin_controller_inst/clk_out1
    SLICE_X0Y153         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][4]/C
                         clock pessimism              0.484    -0.136    
                         clock uncertainty            0.225     0.090    
    SLICE_X0Y153         FDCE (Hold_fdce_C_D)         0.060     0.150    twin_controller_inst/status_buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.091ns (13.966%)  route 0.561ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.621    -0.412    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y157         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.091    -0.321 r  student_top_inst/bridge_inst/LED_reg[26]/Q
                         net (fo=1, routed)           0.561     0.240    twin_controller_inst/virtual_led_OBUF[26]
    SLICE_X4Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.823    -0.620    twin_controller_inst/clk_out1
    SLICE_X4Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/C
                         clock pessimism              0.484    -0.137    
                         clock uncertainty            0.225     0.089    
    SLICE_X4Y156         FDCE (Hold_fdce_C_D)         0.006     0.095    twin_controller_inst/status_buffer_reg[17][2]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.441%)  route 0.592ns (85.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.623    -0.410    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y157         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100    -0.310 r  student_top_inst/bridge_inst/LED_reg[17]/Q
                         net (fo=1, routed)           0.592     0.283    twin_controller_inst/virtual_led_OBUF[17]
    SLICE_X0Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.824    -0.619    twin_controller_inst/clk_out1
    SLICE_X0Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/C
                         clock pessimism              0.484    -0.136    
                         clock uncertainty            0.225     0.090    
    SLICE_X0Y156         FDCE (Hold_fdce_C_D)         0.036     0.126    twin_controller_inst/status_buffer_reg[16][1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.100ns (14.077%)  route 0.610ns (85.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.677    -0.356    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y147         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100    -0.256 r  student_top_inst/bridge_inst/LED_reg[0]/Q
                         net (fo=1, routed)           0.610     0.355    twin_controller_inst/virtual_led_OBUF[0]
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.897    -0.546    twin_controller_inst/clk_out1
    SLICE_X0Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][0]/C
                         clock pessimism              0.484    -0.063    
                         clock uncertainty            0.225     0.163    
    SLICE_X0Y148         FDCE (Hold_fdce_C_D)         0.032     0.195    twin_controller_inst/status_buffer_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.233%)  route 0.603ns (85.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.621    -0.412    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y157         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.100    -0.312 r  student_top_inst/bridge_inst/LED_reg[16]/Q
                         net (fo=1, routed)           0.603     0.291    twin_controller_inst/virtual_led_OBUF[16]
    SLICE_X4Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.823    -0.620    twin_controller_inst/clk_out1
    SLICE_X4Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][0]/C
                         clock pessimism              0.484    -0.137    
                         clock uncertainty            0.225     0.089    
    SLICE_X4Y156         FDCE (Hold_fdce_C_D)         0.040     0.129    twin_controller_inst/status_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.091ns (13.188%)  route 0.599ns (86.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.643    -0.390    student_top_inst/bridge_inst/clk_out2
    SLICE_X9Y146         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDRE (Prop_fdre_C_Q)         0.091    -0.299 r  student_top_inst/bridge_inst/LED_reg[8]/Q
                         net (fo=1, routed)           0.599     0.300    twin_controller_inst/virtual_led_OBUF[8]
    SLICE_X9Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.578    twin_controller_inst/clk_out1
    SLICE_X9Y148         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][0]/C
                         clock pessimism              0.484    -0.095    
                         clock uncertainty            0.225     0.131    
    SLICE_X9Y148         FDCE (Hold_fdce_C_D)         0.005     0.136    twin_controller_inst/status_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.100ns (14.141%)  route 0.607ns (85.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.590    -0.443    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y158        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.100    -0.343 r  student_top_inst/bridge_inst/LED_reg[31]/Q
                         net (fo=1, routed)           0.607     0.265    twin_controller_inst/virtual_led_OBUF[31]
    SLICE_X9Y158         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.791    -0.652    twin_controller_inst/clk_out1
    SLICE_X9Y158         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/C
                         clock pessimism              0.484    -0.169    
                         clock uncertainty            0.225     0.057    
    SLICE_X9Y158         FDCE (Hold_fdce_C_D)         0.041     0.098    twin_controller_inst/status_buffer_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.100ns (14.126%)  route 0.608ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.622    -0.411    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y154         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  student_top_inst/bridge_inst/LED_reg[19]/Q
                         net (fo=1, routed)           0.608     0.297    twin_controller_inst/virtual_led_OBUF[19]
    SLICE_X7Y154         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.823    -0.620    twin_controller_inst/clk_out1
    SLICE_X7Y154         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][3]/C
                         clock pessimism              0.484    -0.137    
                         clock uncertainty            0.225     0.089    
    SLICE_X7Y154         FDCE (Hold_fdce_C_D)         0.041     0.130    twin_controller_inst/status_buffer_reg[16][3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.100ns (14.175%)  route 0.605ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.590    -0.443    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y158        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.100    -0.343 r  student_top_inst/bridge_inst/LED_reg[27]/Q
                         net (fo=1, routed)           0.605     0.263    twin_controller_inst/virtual_led_OBUF[27]
    SLICE_X9Y158         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.791    -0.652    twin_controller_inst/clk_out1
    SLICE_X9Y158         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][3]/C
                         clock pessimism              0.484    -0.169    
                         clock uncertainty            0.225     0.057    
    SLICE_X9Y158         FDCE (Hold_fdce_C_D)         0.038     0.095    twin_controller_inst/status_buffer_reg[17][3]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.100ns (14.248%)  route 0.602ns (85.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.621    -0.412    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y157         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.100    -0.312 r  student_top_inst/bridge_inst/LED_reg[18]/Q
                         net (fo=1, routed)           0.602     0.290    twin_controller_inst/virtual_led_OBUF[18]
    SLICE_X4Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.823    -0.620    twin_controller_inst/clk_out1
    SLICE_X4Y156         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/C
                         clock pessimism              0.484    -0.137    
                         clock uncertainty            0.225     0.089    
    SLICE_X4Y156         FDCE (Hold_fdce_C_D)         0.032     0.121    twin_controller_inst/status_buffer_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.902ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.481ns (10.531%)  route 4.086ns (89.469%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.370     0.633    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I1_O)        0.043     0.676 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.579     1.255    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I2_O)        0.043     1.298 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=7, routed)           0.791     2.089    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/DIC1
    SLICE_X14Y137        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y137        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X14Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    16.991    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.991    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                 14.902    

Slack (MET) :             14.921ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.481ns (10.556%)  route 4.076ns (89.444%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 17.962 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.367     0.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I1_O)        0.043     0.673 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.471     1.144    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I2_O)        0.043     1.187 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_1/O
                         net (fo=7, routed)           0.891     2.078    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_12_17/DIA1
    SLICE_X16Y139        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.333    17.962    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X16Y139        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.598    17.365    
                         clock uncertainty           -0.225    17.139    
    SLICE_X16Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140    16.999    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 14.921    

Slack (MET) :             14.937ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.481ns (10.531%)  route 4.086ns (89.469%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.343     0.606    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X37Y146        LUT6 (Prop_lut6_I1_O)        0.043     0.649 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_29/O
                         net (fo=1, routed)           0.598     1.247    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_29_n_0
    SLICE_X40Y133        LUT6 (Prop_lut6_I0_O)        0.043     1.290 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_6/O
                         net (fo=7, routed)           0.799     2.089    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/DIC0
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X14Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112    17.026    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         17.026    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                 14.937    

Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.481ns (10.698%)  route 4.015ns (89.302%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.300     0.563    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X37Y148        LUT6 (Prop_lut6_I1_O)        0.043     0.606 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.590     1.196    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_15_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I0_O)        0.043     1.239 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_3/O
                         net (fo=7, routed)           0.779     2.018    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/DIB1
    SLICE_X14Y137        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y137        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X14Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135    17.003    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.003    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             14.987ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.481ns (10.731%)  route 4.001ns (89.269%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.370     0.633    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I1_O)        0.043     0.676 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.579     1.255    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I2_O)        0.043     1.298 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=7, routed)           0.706     2.004    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/DIC1
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X14Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    16.991    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.991    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                 14.987    

Slack (MET) :             14.998ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.481ns (10.727%)  route 4.003ns (89.273%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.300     0.563    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X37Y148        LUT6 (Prop_lut6_I1_O)        0.043     0.606 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.590     1.196    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_15_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I0_O)        0.043     1.239 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_3/O
                         net (fo=7, routed)           0.767     2.006    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/DIB1
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X14Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135    17.003    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.003    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                 14.998    

Slack (MET) :             15.020ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.481ns (10.687%)  route 4.020ns (89.313%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.195     0.458    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I1_O)        0.043     0.501 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_12/O
                         net (fo=1, routed)           0.584     1.085    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I2_O)        0.043     1.128 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_2/O
                         net (fo=7, routed)           0.894     2.022    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/DIA0
    SLICE_X16Y138        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X16Y138        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X16Y138        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096    17.042    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                 15.020    

Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.481ns (10.743%)  route 3.996ns (89.257%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.343     0.606    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X37Y146        LUT6 (Prop_lut6_I1_O)        0.043     0.649 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_29/O
                         net (fo=1, routed)           0.598     1.247    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_29_n_0
    SLICE_X40Y133        LUT6 (Prop_lut6_I0_O)        0.043     1.290 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_6/O
                         net (fo=7, routed)           0.709     1.999    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/DIC0
    SLICE_X14Y137        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X14Y137        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X14Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112    17.026    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         17.026    
                         arrival time                          -1.999    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.034ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.481ns (10.755%)  route 3.991ns (89.245%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.303     0.566    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X37Y148        LUT6 (Prop_lut6_I5_O)        0.043     0.609 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.566     1.175    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I2_O)        0.043     1.218 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_4/O
                         net (fo=7, routed)           0.775     1.994    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/DIB0
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X14Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111    17.027    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         17.027    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                 15.034    

Slack (MET) :             15.044ns  (required time - arrival time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.481ns (10.852%)  route 3.951ns (89.148%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.355    -2.478    twin_controller_inst/clk_out1
    SLICE_X4Y152         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDCE (Prop_fdce_C_Q)         0.223    -2.255 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=4, routed)           0.764    -1.492    student_top_inst/Core_cpu/u_id_ex/op1_ff/virtual_key[0]
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.043    -1.449 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_171/O
                         net (fo=1, routed)           0.405    -1.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_1
    SLICE_X21Y150        LUT6 (Prop_lut6_I1_O)        0.043    -1.001 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133/O
                         net (fo=2, routed)           0.820    -0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_133_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.043    -0.138 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107/O
                         net (fo=1, routed)           0.358     0.220    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_107_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043     0.263 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=9, routed)           0.367     0.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_53_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I1_O)        0.043     0.673 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.471     1.144    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I2_O)        0.043     1.187 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_1/O
                         net (fo=7, routed)           0.767     1.954    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/DIA1
    SLICE_X16Y138        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.332    17.961    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X16Y138        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.598    17.364    
                         clock uncertainty           -0.225    17.138    
    SLICE_X16Y138        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140    16.998    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.998    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 15.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.212ns (20.919%)  route 0.801ns (79.081%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.590    -0.443    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y150        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDRE (Prop_fdre_C_Q)         0.100    -0.343 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/Q
                         net (fo=2, routed)           0.219    -0.123    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[10]
    SLICE_X37Y150        LUT6 (Prop_lut6_I2_O)        0.028    -0.095 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_72/O
                         net (fo=1, routed)           0.256     0.161    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[17]
    SLICE_X37Y144        LUT6 (Prop_lut6_I1_O)        0.028     0.189 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_26/O
                         net (fo=1, routed)           0.205     0.394    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I2_O)        0.028     0.422 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_5/O
                         net (fo=7, routed)           0.121     0.543    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[17]_1
    SLICE_X36Y141        LUT4 (Prop_lut4_I3_O)        0.028     0.571 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[17]_i_1__3/O
                         net (fo=1, routed)           0.000     0.571    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[17]_1
    SLICE_X36Y141        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.852    -0.591    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X36Y141        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[17]/C
                         clock pessimism              0.484    -0.108    
                         clock uncertainty            0.225     0.118    
    SLICE_X36Y141        FDRE (Hold_fdre_C_D)         0.060     0.178    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.184ns (18.573%)  route 0.807ns (81.427%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y147        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/Q
                         net (fo=2, routed)           0.249    -0.041    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[5]
    SLICE_X23Y154        LUT6 (Prop_lut6_I2_O)        0.028    -0.013 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.439     0.426    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.454 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.118     0.572    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[5]_1
    SLICE_X21Y129        LUT4 (Prop_lut4_I3_O)        0.028     0.600 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[5]_i_1__3/O
                         net (fo=1, routed)           0.000     0.600    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[5]_1
    SLICE_X21Y129        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.851    -0.592    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X21Y129        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[5]/C
                         clock pessimism              0.484    -0.109    
                         clock uncertainty            0.225     0.117    
    SLICE_X21Y129        FDRE (Hold_fdre_C_D)         0.061     0.178    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.156ns (14.406%)  route 0.927ns (85.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.641    -0.392    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y146        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.292 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.314     0.022    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[2]
    SLICE_X21Y152        LUT6 (Prop_lut6_I3_O)        0.028     0.050 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.374     0.424    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I0_O)        0.028     0.452 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=7, routed)           0.239     0.691    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/DIB0
    SLICE_X16Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.858    -0.585    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X16Y136        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.484    -0.102    
                         clock uncertainty            0.225     0.124    
    SLICE_X16Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.256    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.184ns (18.156%)  route 0.829ns (81.844%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y147        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.307     0.016    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[6]
    SLICE_X19Y153        LUT6 (Prop_lut6_I3_O)        0.028     0.044 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.396     0.440    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.028     0.468 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=7, routed)           0.127     0.595    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[6]_1
    SLICE_X21Y130        LUT4 (Prop_lut4_I3_O)        0.028     0.623 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.623    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[6]_1
    SLICE_X21Y130        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.852    -0.591    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X21Y130        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[6]/C
                         clock pessimism              0.484    -0.108    
                         clock uncertainty            0.225     0.118    
    SLICE_X21Y130        FDRE (Hold_fdre_C_D)         0.060     0.178    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.184ns (17.849%)  route 0.847ns (82.151%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.641    -0.392    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y146        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.292 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.314     0.022    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[2]
    SLICE_X21Y152        LUT6 (Prop_lut6_I3_O)        0.028     0.050 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.374     0.424    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I0_O)        0.028     0.452 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=7, routed)           0.159     0.611    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[2]_1
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.028     0.639 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.639    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[2]
    SLICE_X23Y133        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.854    -0.589    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X23Y133        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[2]/C
                         clock pessimism              0.484    -0.106    
                         clock uncertainty            0.225     0.120    
    SLICE_X23Y133        FDRE (Hold_fdre_C_D)         0.060     0.180    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.184ns (17.824%)  route 0.848ns (82.176%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y147        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.307     0.016    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[6]
    SLICE_X19Y153        LUT6 (Prop_lut6_I3_O)        0.028     0.044 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.396     0.440    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.028     0.468 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=7, routed)           0.145     0.614    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[6]_1
    SLICE_X23Y131        LUT6 (Prop_lut6_I5_O)        0.028     0.642 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[6]_i_1__2/O
                         net (fo=1, routed)           0.000     0.642    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[6]
    SLICE_X23Y131        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.852    -0.591    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X23Y131        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]/C
                         clock pessimism              0.484    -0.108    
                         clock uncertainty            0.225     0.118    
    SLICE_X23Y131        FDRE (Hold_fdre_C_D)         0.061     0.179    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.156ns (14.059%)  route 0.954ns (85.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.641    -0.392    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y146        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.292 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.314     0.022    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[2]
    SLICE_X21Y152        LUT6 (Prop_lut6_I3_O)        0.028     0.050 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.374     0.424    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I0_O)        0.028     0.452 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=7, routed)           0.266     0.718    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/DIB0
    SLICE_X18Y134        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.857    -0.586    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X18Y134        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.484    -0.103    
                         clock uncertainty            0.225     0.123    
    SLICE_X18Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.255    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.184ns (17.599%)  route 0.862ns (82.401%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y147        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/Q
                         net (fo=2, routed)           0.249    -0.041    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[5]
    SLICE_X23Y154        LUT6 (Prop_lut6_I2_O)        0.028    -0.013 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.439     0.426    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.454 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.173     0.627    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[5]_1
    SLICE_X23Y132        LUT6 (Prop_lut6_I3_O)        0.028     0.655 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.655    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[31]_1[5]
    SLICE_X23Y132        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.853    -0.590    student_top_inst/Core_cpu/u_id_ex/op2_ff/clk_out2
    SLICE_X23Y132        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[5]/C
                         clock pessimism              0.484    -0.107    
                         clock uncertainty            0.225     0.119    
    SLICE_X23Y132        FDRE (Hold_fdre_C_D)         0.061     0.180    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.156ns (14.246%)  route 0.939ns (85.754%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y147        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/Q
                         net (fo=2, routed)           0.249    -0.041    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[5]
    SLICE_X23Y154        LUT6 (Prop_lut6_I2_O)        0.028    -0.013 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.439     0.426    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.454 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.251     0.705    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/DIC1
    SLICE_X18Y134        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.857    -0.586    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X18Y134        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.484    -0.103    
                         clock uncertainty            0.225     0.123    
    SLICE_X18Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.229    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.184ns (17.559%)  route 0.864ns (82.441%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.642    -0.391    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X23Y147        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[5]/Q
                         net (fo=2, routed)           0.249    -0.041    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[5]
    SLICE_X23Y154        LUT6 (Prop_lut6_I2_O)        0.028    -0.013 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.439     0.426    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.454 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.175     0.629    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[5]_1
    SLICE_X21Y130        LUT4 (Prop_lut4_I1_O)        0.028     0.657 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.657    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[5]_1
    SLICE_X21Y130        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.852    -0.591    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/clk_out2
    SLICE_X21Y130        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[5]/C
                         clock pessimism              0.484    -0.108    
                         clock uncertainty            0.225     0.118    
    SLICE_X21Y130        FDRE (Hold_fdre_C_D)         0.060     0.178    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.480    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.539ns (54.742%)  route 2.926ns (45.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.353    -2.480    uart_inst/clk_out1
    SLICE_X3Y160         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDPE (Prop_fdpe_C_Q)         0.223    -2.257 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.926     0.668    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     3.984 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.984    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.524ns (53.284%)  route 1.336ns (46.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.622    -0.411    uart_inst/clk_out1
    SLICE_X3Y160         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDPE (Prop_fdpe_C_Q)         0.100    -0.311 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.336     1.025    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.424     2.449 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.449    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.583ns  (logic 2.869ns (27.108%)  route 7.714ns (72.892%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.131    -0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.935     0.816    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X4Y154         LUT6 (Prop_lut6_I4_O)        0.136     0.952 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           4.929     5.880    virtual_seg_OBUF[15]
    H12                  OBUF (Prop_obuf_I_O)         2.398     8.278 r  virtual_seg_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.278    virtual_seg[15]
    H12                                                               r  virtual_seg[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.448ns  (logic 2.755ns (26.365%)  route 7.693ns (73.635%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.123    -0.127 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           1.039     0.912    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X0Y153         LUT6 (Prop_lut6_I0_O)        0.043     0.955 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           4.803     5.758    virtual_seg_OBUF[10]
    J13                  OBUF (Prop_obuf_I_O)         2.385     8.142 r  virtual_seg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.142    virtual_seg[10]
    J13                                                               r  virtual_seg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 2.870ns (29.020%)  route 7.021ns (70.980%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.131    -0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.732     0.612    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y154         LUT6 (Prop_lut6_I5_O)        0.136     0.748 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           4.438     5.186    virtual_seg_OBUF[11]
    H11                  OBUF (Prop_obuf_I_O)         2.399     7.586 r  virtual_seg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.586    virtual_seg[11]
    H11                                                               r  virtual_seg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 2.846ns (29.103%)  route 6.934ns (70.897%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.429    -0.672    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X13Y153        LUT3 (Prop_lut3_I1_O)        0.131    -0.541 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.890     0.349    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I1_O)        0.136     0.485 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.615     5.100    virtual_seg_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         2.375     7.475 r  virtual_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.475    virtual_seg[0]
    K14                                                               r  virtual_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 2.862ns (29.602%)  route 6.805ns (70.398%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.429    -0.672    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X13Y153        LUT3 (Prop_lut3_I1_O)        0.131    -0.541 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.901     0.360    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y153         LUT6 (Prop_lut6_I5_O)        0.136     0.496 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.475     4.971    virtual_seg_OBUF[6]
    L12                  OBUF (Prop_obuf_I_O)         2.391     7.362 r  virtual_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.362    virtual_seg[6]
    L12                                                               r  virtual_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 2.754ns (28.512%)  route 6.905ns (71.488%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.429    -0.672    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X13Y153        LUT3 (Prop_lut3_I1_O)        0.123    -0.549 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.281     0.732    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y154         LUT6 (Prop_lut6_I5_O)        0.043     0.775 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.195     4.970    virtual_seg_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         2.384     7.354 r  virtual_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.354    virtual_seg[3]
    J16                                                               r  virtual_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 2.760ns (29.861%)  route 6.482ns (70.139%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.678    -0.423    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y148         LUT3 (Prop_lut3_I1_O)        0.123    -0.300 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           0.587     0.287    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.043     0.330 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           4.217     4.547    virtual_seg_OBUF[20]
    AG28                 OBUF (Prop_obuf_I_O)         2.390     6.937 r  virtual_seg_OBUF[20]_inst/O
                         net (fo=0)                   0.000     6.937    virtual_seg[20]
    AG28                                                              r  virtual_seg[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 2.770ns (30.045%)  route 6.450ns (69.955%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.123    -0.127 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           0.933     0.805    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X0Y153         LUT6 (Prop_lut6_I5_O)        0.043     0.848 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           3.666     4.515    virtual_seg_OBUF[12]
    J12                  OBUF (Prop_obuf_I_O)         2.400     6.915 r  virtual_seg_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.915    virtual_seg[12]
    J12                                                               r  virtual_seg[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.207ns  (logic 2.880ns (31.276%)  route 6.328ns (68.724%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.851    -0.250    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y152         LUT3 (Prop_lut3_I1_O)        0.131    -0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3/O
                         net (fo=7, routed)           0.735     0.616    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_3_n_0
    SLICE_X0Y154         LUT6 (Prop_lut6_I1_O)        0.136     0.752 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           3.741     4.493    virtual_seg_OBUF[13]
    L11                  OBUF (Prop_obuf_I_O)         2.409     6.902 r  virtual_seg_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.902    virtual_seg[13]
    L11                                                               r  virtual_seg[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.165ns  (logic 2.848ns (31.076%)  route 6.317ns (68.924%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       1.528    -2.305    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X1Y146         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.204    -2.101 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.041    -1.061    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X11Y154        LUT3 (Prop_lut3_I1_O)        0.129    -0.932 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.517     0.585    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y155         LUT6 (Prop_lut6_I4_O)        0.136     0.721 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.759     4.480    virtual_seg_OBUF[5]
    K15                  OBUF (Prop_obuf_I_O)         2.379     6.860 r  virtual_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.860    virtual_seg[5]
    K15                                                               r  virtual_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.466ns (67.827%)  route 0.695ns (32.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.610    -0.423    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y173         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.695     0.373    lopt_4
    C29                  OBUF (Prop_obuf_I_O)         1.366     1.739 r  virtual_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.739    virtual_led[13]
    C29                                                               r  virtual_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.453ns (64.892%)  route 0.786ns (35.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.618    -0.415    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y164         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.786     0.472    lopt_2
    C25                  OBUF (Prop_obuf_I_O)         1.353     1.825 r  virtual_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.825    virtual_led[11]
    C25                                                               r  virtual_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.451ns (64.491%)  route 0.799ns (35.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.612    -0.421    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y173         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.799     0.478    lopt_26
    C26                  OBUF (Prop_obuf_I_O)         1.351     1.829 r  virtual_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.829    virtual_led[4]
    C26                                                               r  virtual_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.452ns (64.344%)  route 0.805ns (35.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.614    -0.419    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y169         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.100    -0.319 r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           0.805     0.486    lopt_13
    D28                  OBUF (Prop_obuf_I_O)         1.352     1.839 r  virtual_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.839    virtual_led[21]
    D28                                                               r  virtual_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.462ns (63.388%)  route 0.844ns (36.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.619    -0.414    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y162         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.100    -0.314 r  student_top_inst/bridge_inst/LED_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           0.844     0.531    lopt_19
    A25                  OBUF (Prop_obuf_I_O)         1.362     1.893 r  virtual_led_OBUF[27]_inst/O
                         net (fo=0)                   0.000     1.893    virtual_led[27]
    A25                                                               r  virtual_led[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.452ns (62.950%)  route 0.855ns (37.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.620    -0.413    student_top_inst/bridge_inst/clk_out2
    SLICE_X3Y165         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.855     0.542    lopt_5
    E28                  OBUF (Prop_obuf_I_O)         1.352     1.894 r  virtual_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.894    virtual_led[14]
    E28                                                               r  virtual_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.413ns (60.810%)  route 0.911ns (39.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.612    -0.421    student_top_inst/bridge_inst/clk_out2
    SLICE_X3Y173         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  student_top_inst/bridge_inst/LED_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.911     0.590    lopt_11
    E24                  OBUF (Prop_obuf_I_O)         1.313     1.903 r  virtual_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.903    virtual_led[1]
    E24                                                               r  virtual_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.449ns (61.309%)  route 0.914ns (38.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.582    -0.451    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y170        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.914     0.564    lopt_28
    G25                  OBUF (Prop_obuf_I_O)         1.349     1.913 r  virtual_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.913    virtual_led[6]
    G25                                                               r  virtual_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.420ns (61.000%)  route 0.908ns (39.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.618    -0.415    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y164         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164         FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  student_top_inst/bridge_inst/LED_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           0.908     0.594    lopt_9
    D23                  OBUF (Prop_obuf_I_O)         1.320     1.914 r  virtual_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.914    virtual_led[18]
    D23                                                               r  virtual_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.401ns (59.965%)  route 0.935ns (40.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33501, routed)       0.620    -0.413    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y164         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  student_top_inst/bridge_inst/LED_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.935     0.623    lopt
    G24                  OBUF (Prop_obuf_I_O)         1.301     1.924 r  virtual_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.924    virtual_led[0]
    G24                                                               r  virtual_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.533ns (36.847%)  route 2.627ns (63.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.627     4.160    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y159         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.220    -2.151    uart_inst/clk_out1
    SLICE_X1Y159         FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.458ns (24.087%)  route 1.442ns (75.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.442     1.900    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y159         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.823    -0.620    uart_inst/clk_out1
    SLICE_X1Y159         FDPE                                         r  uart_inst/rx_d0_reg/C





