Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 22 13:55:22 2019
| Host         : DESKTOP-P1VCJHC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   495 |
| Unused register locations in slices containing registers |   876 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|      4 |            9 |
|      6 |            5 |
|      8 |           67 |
|     10 |            9 |
|     12 |           17 |
|     14 |            7 |
|    16+ |          374 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3254 |          497 |
| No           | No                    | Yes                    |             272 |           43 |
| No           | Yes                   | No                     |            1840 |          351 |
| Yes          | No                    | No                     |            6174 |          820 |
| Yes          | No                    | Yes                    |             322 |           35 |
| Yes          | Yes                   | No                     |            6934 |         1092 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                |                                                                                                                                                     Enable Signal                                                                                                                                                     |                                                                                                                                                      Set/Reset Signal                                                                                                                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/curr_state_i_2_n_0                                                                                                                                                                                                                        |                1 |              2 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                            |                1 |              2 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                             |                1 |              2 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[31]_0[0]                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                           |                1 |              2 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                          | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                            |                1 |              2 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                             |                1 |              2 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/Decim_data_valid |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/histo_counter_0/U0/count[31]_i_3_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/gen_master_slots[12].reg_slice_mi/reset                                                                                                                                           |                1 |              4 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                         |                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                      |                1 |              6 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                        |                2 |              6 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/OLD_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                |                1 |              6 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                  |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out                                                                                                                                                                                 |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                 | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                                                              |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                                | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                              |                4 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                              |                4 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                              |                3 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                              |                4 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/count0_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                              |                4 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                              |                3 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                                                                                               | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                              |                3 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                              |                3 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                              |                4 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                         | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                          | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                              |                4 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]                                                                                           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                                           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[0]                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_byte_cntr_reg[8][1]                                                                                                                                        |                1 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/busy_reg_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                                                               |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                               | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                     |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[2][0]                                                                                           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/FSM_onehot_state[3]_i_2_n_0                                                                                                                                                                                                                        |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[10].w_issuing_cnt_reg[83][0]                                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                        |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                           | design_2_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                         | design_2_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                     | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[9].w_issuing_cnt_reg[75][0]                                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[8].w_issuing_cnt_reg[67][0]                                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[11].w_issuing_cnt_reg[91][0]                                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                1 |              8 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             10 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                3 |             10 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                5 |             10 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                     |                4 |             10 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                    |                1 |             10 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |                1 |             10 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                 |                2 |             12 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                 |                2 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                       |                2 |             12 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/clk_toggles0                                                                                                                                                                                                                                                  | design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/clk_toggles[5]_i_1_n_0                                                                                                                                                                                                                                             |                3 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                       |                2 |             12 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                         | design_2_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                       |                1 |             12 |
|                                                                             |                                                                                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/axif_fifo_inst/axi_rdata_reg[31]_i_2_n_0                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_dram_inst/axi_arlen[7]_i_1__0_n_0                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/axif_dram_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                                                                             |                3 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                  |                1 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                                               |                2 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_fifo_inst/axi_araddr11_out                                                                                                                                                                                                                                                              | design_2_i/comblock_0/U0/axif_fifo_inst/fifo_clear_a2c                                                                                                                                                                                                                                                                     |                1 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/axi_awready0                                                                                                                                                                                                                                                                  | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_m_valid_dup_reg                                                                                                                                          |                3 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_dram_inst/p_9_in                                                                                                                                                                                                                                                                        | design_2_i/comblock_0/U0/axif_dram_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                                                                             |                3 |             12 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | design_2_i/Processing_System/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                     |                1 |             12 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                   | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                            |                3 |             12 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                                                |                1 |             12 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/tmp_sum[15]_i_1_n_0                                                                                                                                                                                                                                              |                2 |             14 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                  | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                                                       |                1 |             14 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                               | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_data2wsc_cmd_cmplt_reg[0]                                                                                                                                  |                1 |             14 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/axif_dram_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                                                                             |                2 |             14 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                  | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                 |                3 |             14 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[21][0]                                                                                                                                                |                2 |             14 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |                2 |             14 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/event_number_reg[7]_i_2_n_0  |                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/axif_fifo_inst/fifo_clear_a2c                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_2_n_0                                                                                                                                                                                               | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                               | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                               | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                        | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                        | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                        | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0   | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                     | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                           |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_fifo_inst/axi_araddr1                                                                                                                                                                                                                                                                   | design_2_i/comblock_0/U0/axif_fifo_inst/axi_arlen_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                                                       |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_dram_inst/axi_araddr1                                                                                                                                                                                                                                                                   | design_2_i/comblock_0/U0/axif_dram_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_dram_inst/axi_awaddr1                                                                                                                                                                                                                                                                   | design_2_i/comblock_0/U0/axif_dram_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                                                                         |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[12]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                3 |             16 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/E[0]                                                                                                                                                                                     | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                         | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                5 |             16 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0][0]                                                             | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                                                           |                3 |             16 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[0]                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_byte_cntr_reg[8][0]                                                                                                                                        |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                         |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/p_1_in[15]                                                                                                                                                                                                                                                                    | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/p_1_in[31]                                                                                                                                                                                                                                                                    | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/p_1_in[23]                                                                                                                                                                                                                                                                    | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/p_1_in[7]                                                                                                                                                                                                                                                                     | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                8 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg32[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg32[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg33[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg33[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg33[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg33[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg32[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg32[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                          | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |                3 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                          | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                       |                4 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                         | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                       |                5 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                             |                                                                                                                                                                                                                                                                                                                            |                3 |             18 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                         | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                        |                2 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                                                                            |                2 |             18 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                4 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0[0] | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8][0]                                                                                                             |                3 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                        |                4 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8][0]   | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8][0]                                                                                                             |                3 |             18 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                        |                4 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                         |                3 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8][0]                                                                                                             |                2 |             18 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                3 |             18 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_3_in                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                 |                4 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |                3 |             18 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                       |                5 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                 |                6 |             20 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                        |                5 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9][0]                                                                                                               |                2 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                          |                2 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                   |                2 |             20 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                     |                3 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                                                                      |                2 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                        |                2 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                        |                2 |             20 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/axi_arready0                                                                                                                                                                                                                                                                  | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                8 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                              | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9][0]                                                                                                               |                3 |             20 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/OLD_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                                              |                3 |             20 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |                4 |             22 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                5 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                    |                4 |             24 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                     |                4 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |             24 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]            | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                3 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                      | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                3 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__11_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                6 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                5 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                    |                5 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                     |                5 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                2 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |                5 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |                9 |             24 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                            |                6 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                     | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg                                                                                                                                                                                        |                3 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                     | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                5 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                            |                3 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rst                                                                                                                                                                                                                                                                 |                4 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[31]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                            |                3 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/comblock_i/fifo_ftp_g.fifo1_i/rst                                                                                                                                                                                                                                                                 |                4 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                4 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                         | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                5 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                    | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                5 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                5 |             26 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                3 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__9_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |                4 |             28 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                         |                                                                                                                                                                                                                                                                                                                            |                3 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__8_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__10_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                4 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                  | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                       |                4 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                4 |             28 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                2 |             28 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                                                                         |                4 |             30 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                5 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/GEN_ASYNC_READ.arready_d12_reg                                                                                                                                                                                                                            |                6 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                5 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                3 |             32 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/cnt[0]_i_1_n_0                                                                                                                                                                                                                                                   |                4 |             32 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                            | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_cmd_cmplt_reg_reg                                                                                                                                     |                5 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_dram_inst/axi_araddr[17]_i_1_n_0                                                                                                                                                                                                                                                        | design_2_i/comblock_0/U0/axif_dram_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                                                                             |                6 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axif_dram_inst/axi_awaddr[17]_i_1_n_0                                                                                                                                                                                                                                                        | design_2_i/comblock_0/U0/axif_dram_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                                                                             |                6 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |                7 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                3 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_11_out                                                                                                                                                   | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                              |                2 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                3 |             32 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                            |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                4 |             32 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                            |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                5 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/cnt_val[15]_i_2_n_0                                                                                                                                                                                                                           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/Trig_Gen/cnt_val[15]_i_1_n_0                                                                                                                                                                                                                                |                5 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                            | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                4 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                             | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                3 |             32 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                6 |             34 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                7 |             34 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Fix/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                 |                7 |             36 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/SR[0]                                                                                                                                                                                                                                                            |                6 |             36 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                         |                                                                                                                                                                                                                                                                                                                            |                3 |             36 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                8 |             42 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               10 |             42 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               10 |             42 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                7 |             42 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                8 |             42 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_9[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                5 |             44 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                5 |             44 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |               13 |             44 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                5 |             44 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                5 |             44 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                            |                6 |             46 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                6 |             46 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                            | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg                                                                                                                                                                                        |                4 |             46 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                6 |             46 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                          |                                                                                                                                                                                                                                                                                                                            |                3 |             48 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/tx_buffer0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               12 |             50 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               11 |             50 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |                9 |             50 |
|  design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/sa_signal_reg[7]_i_2_n_0     |                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |               11 |             52 |
| ~design_2_i/comblock_0/U0/axif_fifo_inst/L                                  |                                                                                                                                                                                                                                                                                                                       | design_2_i/comblock_0/U0/axif_fifo_inst/axi_rdata_reg[31]_i_2_n_0                                                                                                                                                                                                                                                          |               11 |             52 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/timestamp/mstrigger_0/U0/diff/x_reg[2][0]_0                                                                                                                                                                                                                                                         |                7 |             52 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                7 |             54 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                7 |             54 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                7 |             54 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             54 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                5 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                  | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                                                                            |                6 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                6 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                7 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                8 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                6 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                8 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                5 |             56 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                7 |             56 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/count0_0                                                                                                                                                                                                                                                      | design_2_i/Comblock_PL/DAC_CTRL1v1_0/U0/Inst_SPI_MASTER/count[31]_i_1_n_0                                                                                                                                                                                                                                                  |                8 |             56 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                                                            |                5 |             58 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                 |               12 |             58 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                                                                            |               10 |             58 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                              |                                                                                                                                                                                                                                                                                                                            |                4 |             60 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                 |                9 |             60 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                         |               10 |             62 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/comblock_0/U0/axil_regs_inst/slv_reg_rden                                                                                                                                                                                                                                                                  | design_2_i/comblock_0/U0/p_0_in                                                                                                                                                                                                                                                                                            |               13 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                |                                                                                                                                                                                                                                                                                                                            |               13 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                         | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                     |               10 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                      | design_2_i/Comblock_PL/DMA_Osciloscope/AXI_Trigger_gen_m4_0/U0/AXI_Trigger_gen_m4_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    |               13 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                         |                9 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg                                                                                                                                                                                        |                6 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                7 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/OLD_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |               20 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                    |                                                                                                                                                                                                                                                                                                                            |               10 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                7 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/timestamp/timer_0/U0/ts[31]_i_2_n_0                                                                                                                                                                                                                                                                 |                8 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0                                                                                                                                                                                                                                              |                8 |             64 |
| ~design_2_i/comblock_0/U0/axil_regs_inst/reg8_o[0]                          |                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |               14 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                9 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                  | design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/SBRAM_wen_mgr_0/U0/dinb[31]_i_1_n_0                                                                                                                                                                                                                          |                9 |             64 |
|  design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/Decim_data_valid | design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/histo_counter_0/U0/count0                                                                                                                                                                                                                               | design_2_i/Comblock_PL/Hist_Gen_Block_0/U0/Histo1_i/Histogram/histo_counter_0/U0/count[31]_i_3_n_0                                                                                                                                                                                                                         |                8 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                9 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                8 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/tlast_gen_0/inst/new_sample                                                                                                                                                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/tlast_gen_0/inst/cnt0_n_0                                                                                                                                                                                                                                                           |                8 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/timestamp/timer_0/U0/rise                                                                                                                                                                                                                                                                      | design_2_i/Comblock_PL/timestamp/timer_0/U0/ts[31]_i_2_n_0                                                                                                                                                                                                                                                                 |                8 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/timestamp/timestamp_1/U0/timer_component/rise                                                                                                                                                                                                                                                  | design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0                                                                                                                                                                                                                                              |                8 |             64 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                   | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/SR[0]                                                                       |                7 |             68 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                            |               20 |             70 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/timestamp/FIFOMGR_0/U0/FSM_sequential_cstate[2]_i_2_n_0                                                                                                                                                                                                                                             |               12 |             70 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                               | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                          |               13 |             74 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                         | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |               12 |             74 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                  | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |               10 |             76 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                  | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                    |                9 |             76 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0][0]                          | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |               15 |             76 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                         | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |               14 |             76 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_addr_reg_reg[31][0]                                                                                                                                                |               14 |             78 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_child_error_reg_reg[0]                                                                                                                                                   |               13 |             80 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                      |                                                                                                                                                                                                                                                                                                                            |                6 |             84 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                            |                9 |             84 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                            |                8 |             84 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                            |                7 |             86 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                8 |             86 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                9 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |               11 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |               10 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |                9 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                8 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_6[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                8 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                9 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                                                                                                            |               10 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_7[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               14 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg                                                                                                                                                                                        |               12 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                            |                9 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |                9 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               11 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |               15 |             90 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_addr_reg_empty_reg[0]                                                                                                                                      |                8 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_10[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                            |               10 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |               11 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |               11 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_8[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                            |                9 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                            |               11 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               13 |             90 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               10 |             90 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22]                                                                                                    |               16 |             92 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |                9 |             94 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |               12 |             94 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                         | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                          |               11 |             96 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/OLD_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                                                                                                                                           | design_2_i/Comblock_PL/DMA_Osciloscope/OLD_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                |               11 |             96 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                  | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg                                                                                                                                                                                        |                9 |            112 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |               14 |            114 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                   | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                               |               14 |            116 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                                             | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                 |                9 |            118 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |               19 |            124 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |               16 |            124 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |               16 |            124 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       | design_2_i/Processing_System/processing_system7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |               13 |            124 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                            |               23 |            128 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                            |               25 |            128 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss[31]_i_1_n_0                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/timestamp/timestamp_1/U0/stamp_component/tss_reg[31]_0                                                                                                                                                                                                                                              |               11 |            130 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               13 |            146 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                            |               16 |            146 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                            |               13 |            146 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                            |               15 |            146 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                     | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |               29 |            156 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                 | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |               37 |            156 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                    | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                |               20 |            156 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       | design_2_i/Comblock_PL/DMA_Osciloscope/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                 |               30 |            158 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                                                                                                                            |               10 |            160 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                               |                                                                                                                                                                                                                                                                                                                            |               13 |            208 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/DMA_Osciloscope/OLD_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                                        | design_2_i/Comblock_PL/DMA_Osciloscope/OLD_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                                              |               30 |            222 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      | design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/eqOp                                                                                                                                                                                                                                                        | design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_N_init/SR[0]                                                                                                                                                                                                                                                            |               60 |            300 |
|  design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                      |                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |              198 |           1284 |
|  design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                            |              307 |           2106 |
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


