# üí´ About Me

üî≠ **I‚Äôm currently working on**  
‚Ä¢ AXI4-Lite based memory interface using SystemVerilog & UVM  
‚Ä¢ Advanced VLSI design as part of my **CDAC Pune ‚Äì VLSI PG Diploma**  
‚Ä¢ Improving RTL design, UVM verification & SoC-level design skills  

ü§ù **I‚Äôm looking to collaborate on**  
‚Ä¢ VLSI Design (RTL, Verification, Digital Design)  
‚Ä¢ FPGA / SoC projects  
‚Ä¢ Hardware acceleration (Neural Network Accelerators, RISC CPUs)  

üß† **I‚Äôm currently learning**  
‚Ä¢ Advanced UVM methodology  
‚Ä¢ Semiconductor device simulation (TCAD, GAA MOSFETs)  
‚Ä¢ Physical Design, STA & timing closure concepts  

üí¨ **Ask me about**  
‚Ä¢ Verilog / SystemVerilog / UVM  
‚Ä¢ RISC CPU design & RTL architecture  
‚Ä¢ Radar signal processing (Micro-Doppler)  
‚Ä¢ MATLAB & Simulink modeling  
‚Ä¢ Neural network accelerators & digital design  

üÜò **I‚Äôm looking for help with**  
‚Ä¢ Building optimized verification environments  
‚Ä¢ Exploring open-source VLSI design flows (OpenLane, QFlow)  

‚ö° **Fun fact**  
‚Ä¢ Recommended by the **Service Selection Board (SSB)** for NDA  
‚Ä¢ Winner of **MeitY‚Äôs Truth Tell Algorithm (Anvesha)** AI challenge  
‚Ä¢ Winner of **IEEE Smart City Hackathon**  
‚Ä¢ Former captain of Handball & Chess teams; multiple debate/extempore awards  

---

## üåê Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/madhav02)  
[![Email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:madhavkaushik02@gmail.com)

---

# üíª Tech Stack:
![Verilog](https://img.shields.io/badge/Verilog-000000?style=for-the-badge&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4B8BBE?style=for-the-badge)
![UVM](https://img.shields.io/badge/UVM-025E8C?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-AA0000?style=for-the-badge)
![MATLAB](https://img.shields.io/badge/MATLAB-FF7F00?style=for-the-badge)
![TCAD](https://img.shields.io/badge/TCAD-003366?style=for-the-badge)
![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white)

---

# üìä GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=kmadhav02&theme=dark&hide_border=true&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=kmadhav02&theme=dark&hide_border=true)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=kmadhav02&theme=dark&hide_border=true&include_all_commits=false&count_private=false&layout=compact)

---

### ‚úçÔ∏è Random Dev Quote
![](https://quotes-github-readme.vercel.app/api?type=horizontal&theme=tokyonight)

---

[![](https://visitcount.itsvg.in/api?id=kmadhav02&icon=0&color=0)](https://visitcount.itsvg.in)
