{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646004747283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646004747284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 02:32:27 2022 " "Processing started: Mon Feb 28 02:32:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646004747284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004747284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cross_bar -c cross_bar " "Command: quartus_map --read_settings_files=on --write_settings_files=off cross_bar -c cross_bar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004747284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646004747735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646004747736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004759000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004759002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter/arbiter.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/arbiter/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004759003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slaves.sv(16) " "Verilog HDL information at slaves.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "test/slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/slaves.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646004759004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/slaves.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/slaves.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "test/slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/slaves.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004759004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "masters.sv(24) " "Verilog HDL information at masters.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "test/masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/masters.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646004759005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/masters.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/masters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "test/masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/test/masters.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004759005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Muxes/Mux_masters.sv 1 1 " "Found 1 design units, including 1 entities, in source file Muxes/Mux_masters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_masters " "Found entity 1: Mux_masters" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004759006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Muxes/Mux_slaves.sv 1 1 " "Found 1 design units, including 1 entities, in source file Muxes/Mux_slaves.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_slaves " "Found entity 1: Mux_slaves" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646004759006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646004759074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_slaves Mux_slaves:master1 " "Elaborating entity \"Mux_slaves\" for hierarchy \"Mux_slaves:master1\"" {  } { { "top.sv" "master1" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646004759080 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_1_addr Mux_slaves.sv(38) " "Verilog HDL Always Construct warning at Mux_slaves.sv(38): inferring latch(es) for variable \"slave_1_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_2_addr Mux_slaves.sv(38) " "Verilog HDL Always Construct warning at Mux_slaves.sv(38): inferring latch(es) for variable \"slave_2_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[0\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[0\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[1\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[1\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[2\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[2\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[3\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[3\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[4\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[4\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[5\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[5\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[6\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[6\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[7\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[7\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[8\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[8\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[9\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[9\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[10\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[10\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[11\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[11\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[12\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[12\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[13\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[13\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[14\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[14\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[15\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[15\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[16\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[16\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[17\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[17\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[18\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[18\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[19\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[19\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[20\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[20\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[21\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[21\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[22\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[22\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[23\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[23\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[24\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[24\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[25\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[25\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[26\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[26\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759082 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[27\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[27\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[28\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[28\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[29\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[29\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[30\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[30\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_2_addr\[31\] Mux_slaves.sv(54) " "Inferred latch for \"slave_2_addr\[31\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[0\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[0\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[1\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[1\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[2\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[2\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[3\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[3\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[4\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[4\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[5\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[5\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[6\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[6\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[7\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[7\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[8\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[8\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[9\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[9\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[10\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[10\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[11\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[11\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[12\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[12\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[13\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[13\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[14\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[14\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[15\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[15\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[16\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[16\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[17\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[17\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[18\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[18\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[19\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[19\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[20\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[20\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[21\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[21\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[22\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[22\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[23\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[23\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[24\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[24\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[25\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[25\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[26\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[26\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[27\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[27\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[28\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[28\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759083 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[29\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[29\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759084 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[30\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[30\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759084 "|top|Mux_slaves:master1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_1_addr\[31\] Mux_slaves.sv(54) " "Inferred latch for \"slave_1_addr\[31\]\" at Mux_slaves.sv(54)" {  } { { "Muxes/Mux_slaves.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_slaves.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004759084 "|top|Mux_slaves:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arb1 " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arb1\"" {  } { { "top.sv" "arb1" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646004759085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_masters Mux_masters:slave_1 " "Elaborating entity \"Mux_masters\" for hierarchy \"Mux_masters:slave_1\"" {  } { { "top.sv" "slave_1" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646004759087 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux_masters.sv(57) " "Verilog HDL Case Statement information at Mux_masters.sv(57): all case item expressions in this case statement are onehot" {  } { { "Muxes/Mux_masters.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/Muxes/Mux_masters.sv" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1646004759089 "|top|Mux_masters:slave_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "slave_1_addr\[31\] GND " "Pin \"slave_1_addr\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646004760606 "|top|slave_1_addr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646004760606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646004760789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mboris/projectsVerilog/Syntacore/output_files/cross_bar.map.smsg " "Generated suppressed messages file /home/mboris/projectsVerilog/Syntacore/output_files/cross_bar.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004761682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646004761917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646004761917 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "/home/mboris/projectsVerilog/Syntacore/top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646004762777 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646004762777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "874 " "Implemented 874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "200 " "Implemented 200 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646004762782 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646004762782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646004762782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646004762782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646004762791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 02:32:42 2022 " "Processing ended: Mon Feb 28 02:32:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646004762791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646004762791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646004762791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646004762791 ""}
