0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sim_1/new/Basic_Memory_Design_Tb.v,1692250270,verilog,,,,Basic_Memory_Design_Tb,,,,,,,,
E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/new/Basic_Memory_Design.v,1692251005,verilog,,E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sim_1/new/Basic_Memory_Design_Tb.v,,Basic_Memory_Design,,,,,,,,
