INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/synchro_D/synchro_D.srcs/sources_1/new/synchro_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/synchro_D/synchro_D.srcs/sim_1/new/synchro_d_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/synchro_D/synchro_D.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
