;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 12, @10
	SUB #2, -1
	SUB 12, @10
	SUB 12, @10
	SUB @3, 0
	SUB @-121, 100
	SUB #12, @200
	SUB #12, @200
	SUB -1, <10
	SUB 1, <20
	SUB -1, <10
	ADD @197, 106
	SUB #12, @200
	SUB @121, 106
	MOV -207, -622
	ADD @3, 0
	SUB 0, 402
	ADD @3, 0
	JMN @72, #200
	ADD @197, 106
	SUB 12, @10
	ADD @197, 106
	ADD 3, 20
	ADD 30, 9
	SPL 0, <402
	ADD 30, 9
	SUB @121, 106
	SUB @12, @416
	SUB 12, @10
	ADD 3, 20
	ADD 3, 20
	SUB #12, @200
	SUB #12, @200
	MOV -1, <-20
	SUB @121, 100
	SUB #12, @200
	JMZ 30, 9
	SUB @1, 2
	ADD @3, 0
	ADD @3, 0
	JMZ 30, 9
	SUB @1, 2
	MOV -1, <-20
	SLT 102, 10
	DJN -1, @-20
	SUB 12, @10
	ADD @12, @416
	SLT 102, 10
	MOV -201, -622
	SUB #421, 100
	SUB @21, 0
	SUB 12, @10
	SUB 12, @10
	CMP 12, @10
	SUB -1, <-20
