// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "compuerta_xor,Vivado 2019.1" *)
module design_1_compuerta_xor_0_0(adc, nadc);
  input [11:0]adc;
  output [11:0]nadc;
endmodule
