## Protection and Examples of Virtual Memory

The invention of multiprogramming, where a computer would be shared by several programs running concurrently, led to new demands for protection and sharing among programs. These demands are closely tied to virtual memory in computers today, and so we cover the topic here along with two examples of virtual memory.

> 多编程的发明，该计算机将通过同时运行的几个程序共享一台计算机，这导致了对程序之间保护和共享的新需求。这些需求与当今计算机中的虚拟内存紧密相关，因此我们在这里介绍了该主题以及两个虚拟内存示例。

Multiprogramming leads to the concept of a _process_. Metaphorically, a process is a program’s breathing air and living space—that is, a running program plus any state needed to continue running it. Time-sharing is a variation of multiprogram- ming that shares the processor and memory with several interactive users at the same time, giving the illusion that all users have their own computers. Thus, at any instant it must be possible to switch from one process to another. This exchange is called a _process switch_ or _context switch_.

> 多编程导致 *process* 的概念。隐喻地，一个过程是程序的呼吸空气和生活空间，也就是说，一个跑步程序以及继续运行它所需的任何状态。时间共享是多编程的变体，它同时与几个交互式用户共享处理器和内存，这使所有用户都有自己的计算机的幻想。因此，在任何瞬间都必须从一个过程切换到另一个过程。此交换称为 *Process Switch* 或 *Context Switch*。

A process must operate correctly whether it executes continuously from start to finish, or it is interrupted repeatedly and switched with other processes. The responsibility for maintaining correct process behavior is shared by designers of the computer and the operating system. The computer designer must ensure that the processor portion of the process state can be saved and restored. The operating system designer must guarantee that processes do not interfere with each others’ computations.

> 无论是从头到尾连续执行，还是反复中断并使用其他过程切换，该过程必须正确操作。计算机和操作系统的设计人员共同分享了保持正确的流程行为的责任。计算机设计人员必须确保可以保存和还原过程状态的处理器部分。操作系统设计人员必须保证过程不会干扰彼此的计算。

The safest way to protect the state of one process from another would be to copy the current information to disk. However, a process switch would then take seconds—far too long for a time-sharing environment.

> 保护一个过程免受另一个过程状态的最安全方法是将当前信息复制到磁盘。但是，流程切换将需要几秒钟 - 对于时间分配的环境来说太长了。

This problem is solved by operating systems partitioning main memory so that several different processes have their state in memory at the same time. This divi- sion means that the operating system designer needs help from the computer designer to provide protection so that one process cannot modify another. Besides protection, the computers also provide for sharing of code and data between pro- cesses, to allow communication between processes or to save memory by reducing the number of copies of identical information.

> 通过对主内存进行分区的操作系统来解决此问题，以便几个不同的进程同时在内存中具有其状态。该分区意味着操作系统设计人员需要计算机设计人员的帮助来提供保护，以便一个过程无法修改另一个过程。除了保护外，计算机还提供了在过程之间共享代码和数据，以允许过程之间的通信或通过减少相同信息的副本数量来节省内存。

### Protecting Processes

Processes can be protected from one another by having their own page tables, each pointing to distinct pages of memory. Obviously, user programs must be prevented from modifying their page tables or protection would be circumvented.

> 可以通过拥有自己的页面表，每个指向内存的不同页面来互相保护过程。显然，必须防止用户程序修改其页面表，否则将规避保护。

Protection can be escalated, depending on the apprehension of the computer designer or the purchaser. _Rings_ added to the processor protection structure expand memory access protection from two levels (user and kernel) to many more. Like a military classification system of top secret, secret, confidential, and unclassified, concentric rings of security levels allow the most trusted to access anything, the second most trusted to access everything except the innermost level, and so on. The "civilian" programs are the least trusted and, hence, have the most limited range of accesses. There may also be restrictions on what pieces of memory can contain code—execute protection—and even on the entrance point between the levels. The Intel 80x86 protection structure, which uses rings, is described later in this section. It is not clear whether rings are an improvement in practice over the simple system of user and kernel modes.

> 根据计算机设计人员或购买者的逮捕，可以升级保护。*rings* 添加到处理器保护结构中，将内存访问保护从两个级别(用户和内核)扩展到更多。就像最高秘密，秘密，机密和未分类的军事分类系统一样，安全级别的同心环使最受信任的任何东西都可以访问任何东西，这是最受信任的第二种，除了最内向的水平以外的所有东西，依此类推。"平民" 计划是最不信任的计划，因此，访问范围最有限。关于哪些内存可以包含代码(执行保护)，甚至在级别之间的入口点上也可能有限制。本节稍后描述了使用环的英特尔 80x86 保护结构。目前尚不清楚戒指是否比简单的用户和内核模式的系统有所改善。

As the designer’s apprehension escalates to trepidation, these simple rings may not suffice. Restricting the freedom given a program in the inner sanctum requires a new classification system. Instead of a military model, the analogy of this system is to keys and locks: a program can’t unlock access to the data unless it has the key. For these keys, or _capabilities_, to be useful, the hardware and operating system must be able to explicitly pass them from one program to another without allowing a program itself to forge them. Such checking requires a great deal of hardware support if time for checking keys is to be kept low.

> 随着设计师的忧虑升级为恐惧，这些简单的戒指可能不够。限制在内部圣所中给定程序的自由需要一个新的分类系统。该系统的类比不是军事模型，而是键和锁：除非有密钥，否则程序无法解锁对数据的访问。为了使这些键或*capabilities *有用，硬件和操作系统必须能够将它们从一个程序中明确传递给另一个程序，而不允许程序本身伪造它们。如果要保持较低的时间检查密钥，则需要大量的硬件支持。

The 80x86 architecture has tried several of these alternatives over the years. Because backward compatibility is one of the guidelines of this architecture, the most recent versions of the architecture include all of its experiments in virtual memory. We’ll go over two of the options here: first the older segmented address space and then the newer flat, 64-bit address space.

> 多年来，80x86 体系结构尝试了其中几种选择。由于向后兼容性是该体系结构的指南之一，因此该体系结构的最新版本包括其虚拟内存中的所有实验。我们将在此处浏览两个选项：首先是较旧的分段地址空间，然后再使用较新的 64 位地址空间。

### A Segmented Virtual Memory Example: Protection in the Intel Pentium

The second system is the most dangerous system a man ever designs… . The general tendency is to over-design the second system, using all the ideas and frills that were cautiously sidetracked on the first one.

F. P. Brooks, Jr.
_The Mythical Man-Month_ (1975)

The original 8086 used segments for addressing, yet it provided nothing for virtual memory or for protection. Segments had base registers but no bound registers and no access checks, and before a segment register could be loaded the corresponding segment had to be in physical memory. Intel’s dedication to virtual memory and protection is evident in the successors to the 8086, with a few fields extended to support larger addresses. This protection scheme is elaborate, with many details carefully designed to try to avoid security loopholes. We’ll refer to it as IA-32. The next few pages highlight a few of the Intel safeguards; if you find the reading difficult, imagine the difficulty of implementing them!

> 原始的 8086 使用段来解决，但没有为虚拟内存或保护提供什么。段有基本寄存器，但没有界限，没有访问检查，并且在可以加载段寄存器之前，相应的段必须在物理内存中。英特尔对虚拟内存和保护的奉献精神在 8086 的继任者中很明显，其中一些字段扩展了以支持较大的地址。这种保护方案精心制作，许多细节仔细设计以避免安全漏洞。我们将其称为 IA-32。接下来的几页突出显示了一些英特尔保障措施；如果您觉得阅读困难，请想象实施它们的困难！

The first enhancement is to double the traditional two-level protection model: the IA-32 has four levels of protection. The innermost level (0) corresponds to the traditional kernel mode, and the outermost level (3) is the least privileged mode. The IA-32 has separate stacks for each level to avoid security breaches between the levels. There are also data structures analogous to traditional page tables that con- tain the physical addresses for segments, as well as a list of checks to be made on translated addresses.

> 第一个增强功能是将传统的两级保护模型加倍：IA-32 具有四个级别的保护层。最终级别(0)对应于传统的内核模式，最外面的级别(3)是特权最低的模式。IA-32 对于每个级别都有单独的堆栈，以避免级别之间的安全漏洞。还有类似于传统页面表的数据结构，该表包含细分市场的物理地址，以及在翻译地址上要进行的检查列表。

The Intel designers did not stop there. The IA-32 divides the address space, allowing both the operating system and the user access to the full space. The IA-32 user can call an operating system routine in this space and even pass param- eters to it while retaining full protection. This safe call is not a trivial action, because the stack for the operating system is different from the user’s stack. More- over, the IA-32 allows the operating system to maintain the protection level of the _called_ routine for the parameters that are passed to it. This potential loophole in protection is prevented by not allowing the user process to ask the operating system to access something indirectly that it would not have been able to access itself. (Such security loopholes are called _Trojan horses_.)

> 英特尔设计师并没有止步于此。IA-32 将地址空间划分，允许操作系统和用户访问整个空间。IA-32 用户可以在此空间中调用操作系统例程，甚至可以将参数传递给它，同时保留全面保护。这个安全的调用不是一个微不足道的动作，因为操作系统的堆栈与用户的堆栈不同。更重要的是，IA-32 允许操作系统维护传递给它的参数的 *CALLED* 例程的保护级别。通过不允许用户进程要求操作系统间接访问某些东西，以使其无法访问它，可以防止这种潜在的漏洞。(此类安全漏洞称为 *trojan Horses*。)

The Intel designers were guided by the principle of trusting the operating system as little as possible, while supporting sharing and protection. As an exam- ple of the use of such protected sharing, suppose a payroll program writes checks and also updates the year-to-date information on total salary and benefits pay- ments. Thus, we want to give the program the ability to read the salary and year-to-date information and modify the year-to-date information but not the sal- ary. We will see the mechanism to support such features shortly. In the rest of this subsection, we will look at the big picture of the IA-32 protection and exam- ine its motivation.

> 英特尔设计师的指导下，在支持共享和保护的同时，尽可能少地信任操作系统的原则。作为使用此类保护共享的检查，假设薪资计划会写支票，并更新有关总工资和福利付款的年度至今信息。因此，我们希望使该计划能够阅读薪水和年度至今信息，并修改年初信息，但不能修改 SALERY。我们将看到尽快支持此类功能的机制。在本小节的其余部分中，我们将研究 IA-32 保护并进行动机的全局。

##### _Adding Bounds Checking and Memory Mapping_

The first step in enhancing the Intel processor was getting the segmented addres- sing to check bounds as well as supply a base. Rather than a base address, the seg- ment registers in the IA-32 contain an index to a virtual memory data structure called a _descriptor table_. Descriptor tables play the role of traditional page tables. On the IA-32 the equivalent of a page table entry is a _segment descriptor_. It con- tains fields found in PTEs:

> 增强英特尔处理器的第一步是使细分的 addres-trion 进行检查和供应基础。IA-32 中的 segterments 不是基本地址，而是包含一个称为 *descriptor table* 的虚拟内存数据结构的索引。描述符表扮演着传统页面表的角色。在 IA-32 上，页面表条目的当量为\_段描述符。它包含在 PTE 中发现的领域：

- _Present bit_—Equivalent to the PTE valid bit, used to indicate this is a valid translation
- _Base field_—Equivalent to a page frame address, containing the physical address of the first byte of the segment
- _Access bit_—Like the reference bit or use bit in some architectures that is helpful for replacement algorithms
- _Attributes field_—Specifies the valid operations and protection levels for oper- ations that use this segment

> - _ present bit _-与 PTE 有效位等效，用于指示这是有效的翻译
> - _base field_-与页面帧地址等同，包含该段的第一个字节的物理地址
> - _access bit _-例如参考位或在某些架构中使用位，这有助于替换算法
> - 属性字段 - 指定使用此细分市场的操作的有效操作和保护级别

There is also a _limit field,_ not found in paged systems, which establishes the upper bound of valid offsets for this segment. [Figure B.26](#_bookmark467) shows examples of IA-32 seg- ment descriptors.

> 在分类系统中找不到一个\_limit 字段，它在该细分市场中建立了有效偏移的上限。[图 B.26](#_bookmark467) 显示了 IA-32 segting 描述符的示例。

IA-32 provides an optional paging system in addition to this segmented addres- sing. The upper portion of the 32-bit address selects the segment descriptor, and the middle portion is an index into the page table selected by the descriptor. The fol- lowing section describes the protection system that does not rely on paging.

> IA-32 除了这种分段的插件外，还提供了一个可选的分页系统。32 位地址的上部选择段描述符，中间部分是描述符选择的页面表中的索引。下一节描述了不依赖分页的保护系统。

##### _Adding Sharing and Protection_

To provide for protected sharing, half of the address space is shared by all processes and half is unique to each process, called _global address space_ and _local address space_, respectively. Each half is given a descriptor table with the appropriate name. A descriptor pointing to a shared segment is placed in the global descriptor table, while a descriptor for a private segment is placed in the local descriptor table.

> 为了提供受保护的共享，所有进程共享了一半的地址空间，而每个过程的一半是 *global 地址空间*和 *local 地址空间*的一半。每个半部分都有一个具有适当名称的描述符表。指向共享段的描述符放置在全局描述符表中，而私有段的描述符则将其放置在本地描述符表中。

A program loads an IA-32 segment register with an index to the table _and_ a bit saying which table it desires. The operation is checked according to the attributes in the descriptor, the physical address being formed by adding the offset in the pro- cessor to the base in the descriptor, provided the offset is less than the limit field. Every segment descriptor has a separate 2-bit field to give the legal access level of this segment. A violation occurs only if the program tries to use a segment with a lower protection level in the segment descriptor.

> 一个程序加载一个带有索引的 IA-32 段寄存器*和*有点说出所需的表。根据描述符中的属性检查操作，如果偏移量小于限制字段，则将通过将偏移添加到描述符中的基础中而形成的物理地址。每个细分市场描述符都有一个单独的 2 位字段，可以给出该细分市场的合法访问级别。只有在程序尝试使用段描述符中具有较低保护级别的段时，才会发生违规行为。

We can now show how to invoke the payroll program mentioned herein to update the year-to-date information without allowing it to update salaries. The pro- gram could be given a descriptor to the information that has the writable field clear, meaning it can read but not write the data. A trusted program can then be supplied that will only write the year-to-date information. It is given a descriptor with the writable field set ([Figure B.26](#_bookmark467)). The payroll program invokes the trusted code using a code segment descriptor with the conforming field set. This setting means the called program takes on the privilege level of the code being called rather than the privilege level of the caller. Hence, the payroll program can read the salaries and call a trusted program to update the year-to-date totals, yet the payroll program cannot modify the salaries. If a Trojan horse exists in this system, to be effective it must be located in the trusted code whose only job is to update the year-to-date information. The argument for this style of protection is that limiting the scope of the vulnerability enhances security.

> 我们现在可以展示如何调用此处提到的薪资程序来更新年初至今的信息，而不允许它更新薪水。可以为程序提供一个描述符，以描述可写字段清晰的信息，这意味着它可以读取但不能写入数据。然后可以提供一个受信任的程序，它只会写入年初至今的信息。它被赋予一个带有可写字段集的描述符([图 B.26](#_bookmark467))。工资单程序使用具有一致字段集的代码段描述符调用可信代码。此设置意味着被调用程序采用被调用代码的特权级别，而不是调用者的特权级别。因此，薪资程序可以读取薪水并调用受信任的程序来更新年初至今的总计，但薪资程序无法修改薪水。如果此系统中存在特洛伊木马，则必须将其置于可信代码中才能生效，该代码的唯一工作就是更新年初至今的信息。这种保护方式的论点是限制漏洞的范围可以增强安全性。

Figure B.26 The IA-32 segment descriptors are distinguished by bits in the attributes field. _Base, limit, present, readable_, and _writable_ are all self-explanatory. D gives the default addressing size of the instructions: 16 bits or 32 bits. G gives the granularity of the segment limit: 0 means in bytes and 1 means in 4 KiB pages. G is set to 1 when paging is turned on to set the size of the page tables. DPL means _descriptor privilege level_—this is checked against the code privilege level to see if the access will be allowed. _Conforming_ says the code takes on the privilege level of the code being called rather than the priv- ilege level of the caller; it is used for library routines. The _expand-down field_ flips the check to let the base field be the high-water mark and the limit field be the low-water mark. As you might expect, this is used for stack segments that grow down. _Word count_ controls the number of words copied from the current stack to the new stack on a call gate. The other two fields of the call gate descriptor, _destination selector_ and _destination offset,_ select the descriptor of the destination of the call and the offset into it, respectively. There are many more than these three segment descriptors in the IA-32 protection model.

> 图 B.26 IA-32 段描述符通过属性字段中的位来区分。_Base、limit、present、readable_ 和 _writable_ 都是不言自明的。D 给出指令的默认寻址大小：16 位或 32 位。G 给出段限制的粒度：0 表示以字节为单位，1 表示以 4 KiB 页为单位。当打开分页以设置页表的大小时，G 设置为 1。DPL 表示*描述符特权级别*——这是根据代码特权级别检查的，以查看是否允许访问。_Conforming_ 表示代码采用被调用代码的特权级别，而不是调用者的特权级别；它用于库例程。_expand-down 字段_ 翻转检查，让基字段成为高水位线，限制字段成为低水位线。如您所料，这用于向下增长的堆栈段。_Word count_ 控制调用门上从当前堆栈复制到新堆栈的单词数。调用门描述符的另外两个字段，*destination selector* 和 *destination offset*，分别选择调用目标的描述符和偏移量。IA-32 保护模型中的段描述符远不止这三个。

##### _Adding Safe Calls from User to OS Gates and Inheriting Protection_ Level for Parameters

Allowing the user to jump into the operating system is a bold step. How, then, can a hardware designer increase the chances of a safe system without trusting the operating system or any other piece of code? The IA-32 approach is to restrict where the user can enter a piece of code, to safely place parameters on the proper stack, and to make sure the user parameters don’t get the protection level of the called code.

> 允许用户跳入操作系统是一个大胆的步骤。那么，硬件设计师如何在不信任操作系统或任何其他代码的情况下增加安全系统的机会？IA-32 方法是限制用户可以输入一件代码，安全地将参数放在正确的堆栈上，并确保用户参数无法获得所谓代码的保护级别。

To restrict entry into others’ code, the IA-32 provides a special segment descriptor, or _call gate_, identified by a bit in the attributes field. Unlike other descriptors, call gates are full physical addresses of an object in memory; the offset supplied by the processor is ignored. As stated previously, their purpose is to pre- vent the user from randomly jumping anywhere into a protected or more privileged code segment. In our programming example, this means the only place the payroll program can invoke the trusted code is at the proper boundary. This restriction is needed to make conforming segments work as intended.

> 为了限制进入他人代码的输入，IA-32 提供了一个特殊的段描述符或 *call gate*，该描述是在属性字段中识别的。与其他描述符不同，呼叫门是内存中对象的完整物理地址。处理器提供的偏移量被忽略。如前所述，他们的目的是预言用户将随机跳入任何地方或更多特权代码段中。在我们的编程示例中，这意味着薪资计划唯一可以调用受信任的代码处于适当边界的位置。需要这种限制以使符合段按预期工作。

What happens if caller and callee are "mutually suspicious," so that neither trusts the other? The solution is found in the word count field in the bottom descriptor in [Figure B.26](#_bookmark467). When a call instruction invokes a call gate descriptor, the descriptor cop- ies the number of words specified in the descriptor from the local stack onto the stack corresponding to the level of this segment. This copying allows the user to pass parameters by first pushing them onto the local stack. The hardware then safely trans- fers them onto the correct stack. A return from a call gate will pop the parameters off both stacks and copy any return values to the proper stack. Note that this model is incompatible with the current practice of passing parameters in registers.

> 如果呼叫者和 Callee "相互怀疑" 会发生什么，以便两者都信任对方？该解决方案在[图 B.26](#_bookmark467) 的底部描述符中的单词计数字段中找到。当呼叫指令调用呼叫门描述符时，描述符 COP 会在描述符中从本地堆栈中指定的单词数量到对应于该段级别的堆栈上。此复制使用户可以通过将参数推到本地堆栈来传递参数。然后，硬件将它们安全地转移到正确的堆栈上。来自呼叫门的返回将弹出两个堆栈的参数，并将任何返回值复制到适当的堆栈。请注意，此模型与当前传递参数的实践不相容。

This scheme still leaves open the potential loophole of having the operating system use the user’s address, passed as parameters, with the operating system’s security level, instead of with the user’s level. The IA-32 solves this problem by dedicating 2 bits in every processor segment register to the _requested protection level_. When an operating system routine is invoked, it can execute an instruction that sets this 2-bit field in all address parameters with the protection level of the user that called the routine. Thus, when these address parameters are loaded into the segment registers, they will set the requested protection level to the proper value. The IA-32 hardware then uses the requested protection level to prevent any foolishness: no segment can be accessed from the system routine using those parameters if it has a more privileged protection level than requested.

> 该方案仍然打开了让操作系统使用用户的地址(作为参数，操作系统的安全级别)而不是用户级别传递的用户地址的潜在漏洞。IA-32 通过将每个处理器段中的 2 位注册到 *requested 保护级*来解决此问题。调用操作系统例程时，它可以执行指令，该指令将所有地址参数中的 2 位字段设置为使用称为例程的用户的保护级别。因此，当将这些地址参数加载到段寄存器中时，它们将将请求的保护级设置为适当的值。然后，IA-32 硬件使用请求的保护级别来防止任何愚蠢：如果这些参数具有比要求更高的保护级别，则可以使用这些参数从系统例程中访问段。

### A Paged Virtual Memory Example: The 64-Bit Opteron Memory Management

AMD engineers found few uses of the elaborate protection model described in the previous section. The popular model is a flat, 32-bit address space, introduced by the 80386, which sets all the base values of the segment registers to zero. Hence,

> AMD 工程师发现上一节中描述的精细保护模型的用途很少。流行模型是由 80386 引入的平坦，32 位地址空间，该空间将段寄存器的所有基本值设置为零。因此，

AMD dispensed with the multiple segments in the 64-bit mode. It assumes that the segment base is zero and ignores the limit field. The page sizes are 4 KiB, 2 MiB, and 4 MiB.

> AMD 以 64 位模式下的多个片段分配。它假设该段基库为零，并且忽略了限制字段。页面尺寸为 4 KIB，2 MIB 和 4 个 MIB。

The 64-bit virtual address of the AMD64 architecture is mapped onto 52-bit physical addresses, although implementations can implement fewer bits to sim- plify hardware. The Opteron, for example, uses 48-bit virtual addresses and 40- bit physical addresses. AMD64 requires that the upper 16 bits of the virtual address be just the sign extension of the lower 48 bits, which it calls _canonical form_.

> AMD64 体系结构的 64 位虚拟地址映射到 52 位物理地址，尽管实现可以实现更少的位来模拟硬件。例如，Opteron 使用 48 位虚拟地址和 40 位物理地址。AMD64 要求虚拟地址的上部 16 位仅是下部 48 位的符号扩展，并称为* Caronical form*。

The size of page tables for the 64-bit address space is alarming. Hence, AMD64 uses a multilevel hierarchical page table to map the address space to keep the size reasonable. The number of levels depends on the size of the virtual address space. [Figure B.27](#_bookmark468) shows the four-level translation of the 48-bit virtual addresses of the Opteron.

> 64 位地址空间的页面表大小令人震惊。因此，AMD64 使用多级分层页表来映射地址空间以保持尺寸合理。级别的数量取决于虚拟地址空间的大小。[图 B.27](#_bookmark468) 显示了 Opteron 的 48 位虚拟地址的四级翻译。

The offsets for each of these page tables come from four 9-bit fields. Address translation starts with adding the first offset to the page-map level 4 base register and then reading memory from this location to get the base of the next-level page table. The next address offset is in turn added to this newly fetched address, and memory is accessed again to determine the base of the third page table. It happens again in the same fashion. The last address field is added to this final base address, and memory is read using this sum to (finally) get the physical address of the page being referenced. This address is concatenated with the 12-bit page offset to get the full physical address. Note that the page table in the Opteron architecture fits within a single 4 KiB page.

> 这些页面表中的每个偏移都来自四个 9 位字段。地址翻译首先将第一个偏移添加到 Page-Map 级别 4 基本寄存器，然后从此位置读取内存，以获取下一级页面表的基础。下一个地址偏移又又添加到了此新提取的地址中，并再次访问内存以确定第三页表的底部。它以同样的方式再次发生。最后一个地址字段将添加到此最终基础地址中，并使用此和(最终)获取引用页面的物理地址的内存。该地址与 12 位页面偏移相连，以获取完整的物理地址。请注意，Opteron 体系结构中的页面表拟合在一个 4 KIB 页面中。

![](../media/image494.png)

Figure B.27 The mapping of an Opteron virtual address. The Opteron virtual memory implementation with four page table levels supports an effective physical address size of 40 bits. Each page table has 512 entries, so each level field is 9 bits wide. The AMD64 architecture document allows the virtual address size to grow from the current 48 bits to 64 bits, and the physical address size to grow from the current 40 bits to 52 bits.

> 图 B.27 opteron 虚拟地址的映射。具有四个页面级别的 Opteron 虚拟内存实现支持 40 位的有效物理地址大小。每个页面都有 512 个条目，因此每个级别字段宽 9 位。AMD64 架构文档允许虚拟地址大小从当前的 48 位增长到 64 位，并且物理地址大小从当前的 40 位增长到 52 位。

The Opteron uses a 64-bit entry in each of these page tables. The first 12 bits are reserved for future use, the next 52 bits contain the physical page frame number, and the last 12 bits give the protection and use information. Although the fields vary some between the page table levels, here are the basic ones:

> Opteron 在每个页面表中使用 64 位条目。前 12 位保留供将来使用，接下来的 52 位包含物理页面框架号，最后 12 位提供了保护和使用信息。尽管这些字段在页面表级别之间有所不同，但这是基本的：

- _Presence_—Says that page is present in memory.
- _Read/write_—Says whether page is read-only or read-write.
- _User/supervisor_—Says whether a user can access the page or if it is limited to the upper three privilege levels.
- _Dirty_—Says if page has been modified.
- _Accessed_—Says if page has been read or written since the bit was last cleared.
- _Page size_—Says whether the last level is for 4 KiB pages or 4 MiB pages; if it’s the latter, then the Opteron only uses three instead of four levels of pages.
- _No execute_—Not found in the 80386 protection scheme, this bit was added to prevent code from executing in some pages.
- _Page level cache disable_—Says whether the page can be cached or not.
- _Page level write through_—Says whether the page allows write back or write through for data caches.

> - _Presence_—表示该页面存在于内存中。
> - _Read/write_—表示页面是只读还是读写。
> - _User/supervisor_—说明用户是否可以访问该页面，或者它是否仅限于上三个权限级别。
> - _Dirty_—表示页面是否已被修改。
> - _Accessed_—表示自上次清除该位以来是否已读取或写入页面。
> - _Page size_—表示最后一层是 4 KiB 页面还是 4 MiB 页面；如果是后者，那么 Opteron 只使用三层而不是四层页面。
> - _No execute_——在 80386 保护方案中没有找到，添加这个位是为了防止代码在某些页面中执行。
> - _Page level cache disable_——表示页面是否可以缓存。
> - _Page level write through_——表示页面是否允许回写或直写数据缓存。

Because the Opteron usually goes through four levels of tables on a TLB miss, there are three potential places to check protection restrictions. The Opteron obeys only the bottom-level PTE, checking the others only to be sure the valid bit is set.

> 由于 Opteron 通常在 TLB 失误上经历四个级别的表，因此有三个潜在的检查保护限制的地方。Opteron 仅遵守底部级别的 PTE，检查其他 PTE 只是为了确保设置有效的位。

As the entry is 8 bytes long, each page table has 512 entries, and the Opteron has 4 KiB pages, the page tables are exactly one page long. Each of the four level fields are 9 bits long, and the page offset is 12 bits. This derivation leaves

> 由于条目为 8 个字节，每个页面表都有 512 个条目，并且 Opteron 有 4 个 KIB 页面，因此页面表完全是一页。四个级别的字段中的每个级别为 9 位，页面偏移量为 12 位。这种推导离开

Although we have explained translation of legal addresses, what prevents the user from creating illegal address translations and getting into mischief? The page tables themselves are protected from being written by user programs. Thus, the user can try any virtual address, but by controlling the page table entries the oper- ating system controls what physical memory is accessed. Sharing of memory between processes is accomplished by having a page table entry in each address space point to the same physical memory page.

> 尽管我们已经解释了法律地址的翻译，但是什么阻止用户创建非法地址翻译并陷入恶作剧？页面表本身受到用户程序的编写保护。因此，用户可以尝试任何虚拟地址，但是通过控制 "页面" 条目操作系统控制访问什么物理内存。通过在每个地址空间中将页面表条目指向同一物理内存页面，可以完成过程之间的内存共享。

The Opteron employs four TLBs to reduce address translation time, two for instruction accesses and two for data accesses. Like multilevel caches, the Opteron reduces TLB misses by having two larger L2 TLBs: one for instructions and one for data. [Figure B.28](#_bookmark469) describes the data TLB.

Figure B.28 Memory hierarchy parameters of the Opteron L1 and L2 instruction and data TLBs.

### Summary: Protection on the 32-Bit Intel Pentium Versus the 64-Bit AMD Opteron

Memory management in the Opteron is typical of most desktop or server com- puters today, relying on page-level address translation and correct operation of the operating system to provide safety to multiple processes sharing the computer. Although presented as alternatives, Intel has followed AMD’s lead and embraced the AMD64 architecture. Hence, both AMD and Intel support the 64-bit extension of 80x86; yet, for compatibility reasons, both support the elaborate segmented pro- tection scheme.

> Opteron 中的内存管理是今天大多数台式机或服务器计算机的典型特征，依靠页面级地址翻译和操作系统的正确操作来为共享计算机的多个流程提供安全性。尽管以替代方式呈现，但英特尔却遵循 AMD 的领先优势，并接受了 AMD64 架构。因此，AMD 和英特尔都支持 80x86 的 64 位扩展；然而，出于兼容原因，两者都支持精心制作的分段过程。

If the segmented protection model looks harder to build than the AMD64 model, that’s because it is. This effort must be especially frustrating for the engi- neers, because few customers use the elaborate protection mechanism. In addition, the fact that the protection model is a mismatch to the simple paging protection of UNIX-like systems means it will be used only by someone writing an operating system especially for this computer, which hasn’t happened yet.

> 如果分割的保护模型看起来比 AMD64 模型更难构建，那是因为它是。这项努力对于工程师来说尤其令人沮丧，因为很少有客户使用精致的保护机制。此外，保护模型是与 Unix 样系统的简单分页保护不匹配的事实，这意味着它只能通过编写操作系统特别是为这台计算机的人使用，这一事实尚未发生。

Just five years after DEC and Carnegie Mellon University collaborated to design the new PDP-11 computer family, it was apparent that their creation had a fatal

> DEC 和 Carnegie Mellon University 合作设计了新的 PDP-11 计算机家族后的五年，很明显，他们的创作是致命的

flaw. An architecture announced by IBM six years _before_ the PDP-11 was still thriving, with minor modifications, 25 years later. And the DEC VAX, criticized for including unnecessary functions, sold millions of units after the PDP-11 went out of production. Why?

> 缺陷。IBM 六年宣布的一个建筑\_比前面的 PDP-11 仍在蓬勃发展，并在 25 年后进行了轻微的修改。DEC VAX 因包括不必要的功能而受到批评，在 PDP-11 退出生产后，出售了数百万台。为什么？

The fatal flaw of the PDP-11 was the size of its addresses (16 bits) as compared with the address sizes of the IBM 360 (24–31 bits) and the VAX (32 bits). Address size limits the program length, because the size of a program and the amount of data needed by the program must be less than 2<sup>Address</sup> <sup>size</sup>. The reason the address size is so hard to change is that it determines the minimum width of anything that can contain an address: PC, register, memory word, and effective-address arith- metic. If there is no plan to expand the address from the start, then the chances of successfully changing address size are so slim that it usually means the end of that computer family. [Bell and Strecker (1976)](#_bookmark927) put it like this:

> 与 IBM 360(24-31 位)和 VAX(32 位)相比，PDP-11 的致命缺陷是其地址的大小(16 位)。地址大小限制了程序长度，因为程序的大小和程序所需的数据必须小于 2 <sup>地址</sup> <sup> <sup> size </sup>。地址大小如此之难更改的原因是，它决定了任何可能包含地址的任何内容的最小宽度：PC，寄存器，内存单词和有效的地址算术。如果没有计划从一开始就扩展地址，那么成功更改地址大小的机会是如此苗条，以至于通常意味着该计算机系列的终结。[Bell and Strecker(1976)](#_bookmark927)这样说：

There is only one mistake that can be made in computer design that is difficult to recover from—not having enough address bits for memory addressing and memory management. The PDP-11 followed the unbroken tradition of nearly every known computer. \[p. 2]

> 在计算机设计中只有一个错误很难从中恢复过来，而不是有足够的地址用于内存地址和内存管理。PDP-11 遵循几乎所有已知计算机的不间断传统。\ [p。2 ]

A partial list of successful computers that eventually starved to death for lack of address bits includes the PDP-8, PDP-10, PDP-11, Intel 8080, Intel 8086, Intel 80186, Intel 80286, Motorola 6800, AMI 6502, Zilog Z80, CRAY-1, and CRAY X-MP.

> 成功的计算机的一部分列表，最终因缺乏地址位而饿死，包括 PDP-8，PDP-10，PDP-11，Intel 8080，Intel 8086，Intel 80186，Intel 80186，Intel 80286，Motorola 6800，AMI 6502，AMI 6502，Zilog Z80，Zilog Z80，Cray-1 和 Cray X-MP。

The venerable 80x86 line bears the distinction of having been extended twice, first to 32 bits with the Intel 80386 in 1985 and recently to 64 bits with the AMD Opteron.

> 尊贵的 80x86 系列具有两次延伸的区别，1985 年首先与英特尔 80386，最近与 AMD Opteron 一起使用了 64 位。

Pitfall _Ignoring the impact of the operating system on the performance of the memory hierarchy._

> 陷阱\_签名操作系统对内存层次结构性能的影响。

[Figure B.29](#_bookmark471) shows the memory stall time due to the operating system spent on three large workloads. About 25% of the stall time is either spent in misses in the operating system or results from misses in the application programs because of interference with the operating system.

> [图 B.29](#_bookmark471) 显示了由于在三个大工作负载上花费的操作系统而导致的内存失速时间。由于干扰操作系统，大约 25％的失速时间用于操作系统的错过，或者由于操作程序中的失误而被花费在应用程序中。

Pitfall _Relying on the operating systems to change the page size over time._

> 陷阱\_Relying 在操作系统上以随着时间的推移更改页面大小。

The Alpha architects had an elaborate plan to grow the architecture over time by growing its page size, even building it into the size of its virtual address. When it came time to grow page sizes with later Alphas, the operating system designers balked and the virtual memory system was revised to grow the address space while maintaining the 8 KiB page.

> Alpha Architects 制定了一个精心的计划，可以通过扩大页面大小，甚至将其构建成虚拟地址的大小来发展架构。当需要随后的 Alphas 增长页面尺寸时，操作系统设计人员被拒绝并修改了虚拟内存系统，以在维护 8 KIB 页面的同时增加地址空间。

Architects of other computers noticed very high TLB miss rates, and so added multiple, larger page sizes to the TLB. The hope was that operating systems pro- grammers would allocate an object to the largest page that made sense, thereby preserving TLB entries. After a decade of trying, most operating systems use these "superpages" only for handpicked functions: mapping the display memory or other I/O devices, or using very large pages for the database code.

> 其他计算机的架构师注意到 TLB 的率很高，因此在 TLB 中添加了多个较大的页面尺寸。希望是，操作系统程序能够将一个对象分配给最大的页面，从而保留 TLB 条目。经过十年的尝试，大多数操作系统仅用于手工挑选功能：映射显示内存或其他 I/O 设备，或为数据库代码使用非常大的页面。

Figure B.29 Misses and time spent in misses for applications and operating system. The operating system adds about 25% to the execution time of the application. Each processor has a 64 KiB instruction cache and a two-level data cache with 64 KiB in the first level and 256 KiB in the second level; all caches are direct mapped with 16-byte blocks. Collected on Silicon Graphics POWER station 4D/340, a multiprocessor with four 33 MHz R3000 processors running three application workloads under a UNIX System V—Pmake, a parallel compile of 56 files; Multipgm, the parallel numeric program MP3D running concurrently with Pmake and a five-screen edit session; and Oracle, running a restricted version of the TP-1 benchmark using the Oracle database. Data from Torrellas, J., Gupta, A., Hen- nessy, J., 1992. Characterizing the caching and synchronization performance of a multiprocessor operating system. In: Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Oper- ating Systems (ASPLOS), October 12–15, 1992, Boston (SIGPLAN Notices 27:9 (September)), pp. 162–174.

> 图 B.29 错过了用于应用和操作系统的错过的时间。操作系统在应用程序的执行时间增加了约 25％。每个处理器都有一个 64 KIB 指令缓存和两个级别的数据缓存，第一级具有 64 KIB，第二级为 256 KIB；所有缓存均为 16 字节块的直接映射。在硅图形电站 4D/340 上收集，这是一个带有四个 33 MHz R3000 处理器的多处理器，在 Unix System V -Pmake 下运行三个应用程序工作负载，并并行编译为 56 个文件；MultipGM，并行数字程序 MP3D 与 PMAKE 同时运行和五屏编辑会话；和 Oracle，使用 Oracle 数据库运行 TP-1 基准测试的限制版本。来自 Torrellas，J.，Gupta，A.，Hennessy，J.，1992 的数据。表征多处理器操作系统的缓存和同步性能。在：第五届国际建筑支持编程语言和操作系统国际会议论文集(ASPLOS)，1992 年 10 月 12 日至 15 日，波士顿(Sigplan Notees 27：9(9 月))，第 162-174 页。
