Classic Timing Analyzer report for UpDownCounter
Tue Mar 24 15:25:21 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.611 ns                                       ; input    ; state.s0   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.514 ns                                      ; state.s0 ; cnt_out[0] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.553 ns                                      ; input    ; state.s2   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s2 ; state.s1   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s2 ; state.s1 ; clk        ; clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s2 ; state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s3 ; state.s0 ; clk        ; clk      ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s3 ; state.s2 ; clk        ; clk      ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s0 ; state.s3 ; clk        ; clk      ; None                        ; None                      ; 0.886 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s0 ; state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.882 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s1 ; state.s2 ; clk        ; clk      ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s1 ; state.s0 ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To       ; To Clock ;
+-------+--------------+------------+-------+----------+----------+
; N/A   ; None         ; 3.611 ns   ; input ; state.s0 ; clk      ;
; N/A   ; None         ; 3.610 ns   ; input ; state.s1 ; clk      ;
; N/A   ; None         ; 3.608 ns   ; input ; state.s3 ; clk      ;
; N/A   ; None         ; 3.605 ns   ; input ; state.s2 ; clk      ;
+-------+--------------+------------+-------+----------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+----------+------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To         ; From Clock ;
+-------+--------------+------------+----------+------------+------------+
; N/A   ; None         ; 15.514 ns  ; state.s0 ; cnt_out[0] ; clk        ;
; N/A   ; None         ; 15.376 ns  ; state.s2 ; cnt_out[0] ; clk        ;
; N/A   ; None         ; 14.145 ns  ; state.s0 ; cnt_out[1] ; clk        ;
; N/A   ; None         ; 13.805 ns  ; state.s1 ; cnt_out[1] ; clk        ;
; N/A   ; None         ; 12.205 ns  ; state.s0 ; seg[4]     ; clk        ;
; N/A   ; None         ; 12.069 ns  ; state.s2 ; seg[4]     ; clk        ;
; N/A   ; None         ; 11.935 ns  ; state.s0 ; seg[2]     ; clk        ;
; N/A   ; None         ; 11.925 ns  ; state.s0 ; seg[0]     ; clk        ;
; N/A   ; None         ; 11.797 ns  ; state.s2 ; seg[2]     ; clk        ;
; N/A   ; None         ; 11.585 ns  ; state.s1 ; seg[0]     ; clk        ;
; N/A   ; None         ; 11.296 ns  ; state.s0 ; seg[1]     ; clk        ;
; N/A   ; None         ; 11.275 ns  ; state.s1 ; seg[3]     ; clk        ;
; N/A   ; None         ; 11.271 ns  ; state.s1 ; seg[6]     ; clk        ;
+-------+--------------+------------+----------+------------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To       ; To Clock ;
+---------------+-------------+-----------+-------+----------+----------+
; N/A           ; None        ; -3.553 ns ; input ; state.s2 ; clk      ;
; N/A           ; None        ; -3.556 ns ; input ; state.s3 ; clk      ;
; N/A           ; None        ; -3.558 ns ; input ; state.s1 ; clk      ;
; N/A           ; None        ; -3.559 ns ; input ; state.s0 ; clk      ;
+---------------+-------------+-----------+-------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 15:25:20 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UpDownCounter -c UpDownCounter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "state.s2" and destination register "state.s1"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.055 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y17_N2; Fanout = 4; REG Node = 'state.s2'
            Info: 2: + IC(0.577 ns) + CELL(0.478 ns) = 1.055 ns; Loc. = LC_X26_Y17_N6; Fanout = 5; REG Node = 'state.s1'
            Info: Total cell delay = 0.478 ns ( 45.31 % )
            Info: Total interconnect delay = 0.577 ns ( 54.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 7.317 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(5.137 ns) + CELL(0.711 ns) = 7.317 ns; Loc. = LC_X26_Y17_N6; Fanout = 5; REG Node = 'state.s1'
                Info: Total cell delay = 2.180 ns ( 29.79 % )
                Info: Total interconnect delay = 5.137 ns ( 70.21 % )
            Info: - Longest clock path from clock "clk" to source register is 7.317 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(5.137 ns) + CELL(0.711 ns) = 7.317 ns; Loc. = LC_X26_Y17_N2; Fanout = 4; REG Node = 'state.s2'
                Info: Total cell delay = 2.180 ns ( 29.79 % )
                Info: Total interconnect delay = 5.137 ns ( 70.21 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "state.s0" (data pin = "input", clock pin = "clk") is 3.611 ns
    Info: + Longest pin to register delay is 10.891 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T6; Fanout = 4; PIN Node = 'input'
        Info: 2: + IC(8.809 ns) + CELL(0.607 ns) = 10.891 ns; Loc. = LC_X26_Y17_N5; Fanout = 6; REG Node = 'state.s0'
        Info: Total cell delay = 2.082 ns ( 19.12 % )
        Info: Total interconnect delay = 8.809 ns ( 80.88 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.317 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(5.137 ns) + CELL(0.711 ns) = 7.317 ns; Loc. = LC_X26_Y17_N5; Fanout = 6; REG Node = 'state.s0'
        Info: Total cell delay = 2.180 ns ( 29.79 % )
        Info: Total interconnect delay = 5.137 ns ( 70.21 % )
Info: tco from clock "clk" to destination pin "cnt_out[0]" through register "state.s0" is 15.514 ns
    Info: + Longest clock path from clock "clk" to source register is 7.317 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(5.137 ns) + CELL(0.711 ns) = 7.317 ns; Loc. = LC_X26_Y17_N5; Fanout = 6; REG Node = 'state.s0'
        Info: Total cell delay = 2.180 ns ( 29.79 % )
        Info: Total interconnect delay = 5.137 ns ( 70.21 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 7.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y17_N5; Fanout = 6; REG Node = 'state.s0'
        Info: 2: + IC(0.561 ns) + CELL(0.442 ns) = 1.003 ns; Loc. = LC_X26_Y17_N4; Fanout = 2; COMB Node = 'output~12'
        Info: 3: + IC(4.862 ns) + CELL(2.108 ns) = 7.973 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'cnt_out[0]'
        Info: Total cell delay = 2.550 ns ( 31.98 % )
        Info: Total interconnect delay = 5.423 ns ( 68.02 % )
Info: th for register "state.s2" (data pin = "input", clock pin = "clk") is -3.553 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.317 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(5.137 ns) + CELL(0.711 ns) = 7.317 ns; Loc. = LC_X26_Y17_N2; Fanout = 4; REG Node = 'state.s2'
        Info: Total cell delay = 2.180 ns ( 29.79 % )
        Info: Total interconnect delay = 5.137 ns ( 70.21 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 10.885 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T6; Fanout = 4; PIN Node = 'input'
        Info: 2: + IC(8.803 ns) + CELL(0.607 ns) = 10.885 ns; Loc. = LC_X26_Y17_N2; Fanout = 4; REG Node = 'state.s2'
        Info: Total cell delay = 2.082 ns ( 19.13 % )
        Info: Total interconnect delay = 8.803 ns ( 80.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 124 megabytes
    Info: Processing ended: Tue Mar 24 15:25:21 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


