{"vcs1":{"timestamp_begin":1739693082.617535752, "rt":1.78, "ut":0.54, "st":0.23}}
{"vcselab":{"timestamp_begin":1739693084.510706933, "rt":1.05, "ut":0.32, "st":0.07}}
{"link":{"timestamp_begin":1739693085.648168010, "rt":0.64, "ut":0.34, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739693081.856173969}
{"VCS_COMP_START_TIME": 1739693081.856173969}
{"VCS_COMP_END_TIME": 1739693088.289663127}
{"VCS_USER_OPTIONS": "-R +v2k -full64 testfixture_a.v ../syn/netlist/CLE_syn.v -v /home/m107/m107061543/icc/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +define+SDF -debug_acc +neg_tchk"}
{"vcs1": {"peak_mem": 349820}}
{"stitch_vcselab": {"peak_mem": 222248}}
