{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601284276288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601284276288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 16:11:16 2020 " "Processing started: Mon Sep 28 16:11:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601284276288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601284276288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Bai1 -c Bai1 --generate_functional_sim_netlist " "Command: quartus_map Bai1 -c Bai1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601284276289 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601284276871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "F:/VerilogHDL/Lab1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601284276966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601284276966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botang.v 1 1 " "Found 1 design units, including 1 entities, in source file botang.v" { { "Info" "ISGN_ENTITY_NAME" "1 Botang " "Found entity 1: Botang" {  } { { "Botang.v" "" { Text "F:/VerilogHDL/Lab1/Botang.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601284276970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601284276970 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "transfer.v(19) " "Verilog HDL warning at transfer.v(19): extended using \"x\" or \"z\"" {  } { { "transfer.v" "" { Text "F:/VerilogHDL/Lab1/transfer.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1601284276974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 transfer " "Found entity 1: transfer" {  } { { "transfer.v" "" { Text "F:/VerilogHDL/Lab1/transfer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601284276974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601284276974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.v" "" { Text "F:/VerilogHDL/Lab1/Lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601284276978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601284276978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file loadlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadLogic " "Found entity 1: LoadLogic" {  } { { "LoadLogic.v" "" { Text "F:/VerilogHDL/Lab1/LoadLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601284276983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601284276983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601284277032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_inst0 " "Elaborating entity \"register\" for hierarchy \"register:register_inst0\"" {  } { { "Lab1.v" "register_inst0" { Text "F:/VerilogHDL/Lab1/Lab1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601284277045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Botang Botang:Botang_inst0 " "Elaborating entity \"Botang\" for hierarchy \"Botang:Botang_inst0\"" {  } { { "Lab1.v" "Botang_inst0" { Text "F:/VerilogHDL/Lab1/Lab1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601284277050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer transfer:transfer_inst0 " "Elaborating entity \"transfer\" for hierarchy \"transfer:transfer_inst0\"" {  } { { "Lab1.v" "transfer_inst0" { Text "F:/VerilogHDL/Lab1/Lab1.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601284277054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadLogic LoadLogic:loadLogic_inst0 " "Elaborating entity \"LoadLogic\" for hierarchy \"LoadLogic:loadLogic_inst0\"" {  } { { "Lab1.v" "loadLogic_inst0" { Text "F:/VerilogHDL/Lab1/Lab1.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601284277058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601284277182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 16:11:17 2020 " "Processing ended: Mon Sep 28 16:11:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601284277182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601284277182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601284277182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601284277182 ""}
