

================================================================
== Vivado HLS Report for 'Init'
================================================================
* Date:           Thu Feb 22 01:24:15 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     5.542|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4700|  4700|  4700|  4700|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1624|  1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1      |    56|    56|         2|          -|          -|    28|    no    |
        |- Loop 2         |  1878|  1878|       626|          -|          -|     3|    no    |
        | + Loop 2.1      |   624|   624|        26|          -|          -|    24|    no    |
        |  ++ Loop 2.1.1  |    24|    24|         1|          -|          -|    24|    no    |
        |- Loop 3         |   510|   510|       170|          -|          -|     3|    no    |
        | + Loop 3.1      |   168|   168|        14|          -|          -|    12|    no    |
        |  ++ Loop 3.1.1  |    12|    12|         1|          -|          -|    12|    no    |
        |- Loop 4         |   410|   410|        82|          -|          -|     5|    no    |
        | + Loop 4.1      |    80|    80|        10|          -|          -|     8|    no    |
        |  ++ Loop 4.1.1  |     8|     8|         1|          -|          -|     8|    no    |
        |- Loop 5         |   130|   130|        26|          -|          -|     5|    no    |
        | + Loop 5.1      |    24|    24|         6|          -|          -|     4|    no    |
        |  ++ Loop 5.1.1  |     4|     4|         1|          -|          -|     4|    no    |
        |- Loop 6         |    80|    80|         1|          -|          -|    80|    no    |
        |- Loop 7         |    50|    50|         1|          -|          -|    50|    no    |
        |- Loop 8         |    10|    10|         1|          -|          -|    10|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    256|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     59|
|Register         |        -|      -|     245|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     245|    315|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |channels_3_fu_502_p2  |     +    |      0|  0|   3|           2|           1|
    |channels_4_fu_621_p2  |     +    |      0|  0|   3|           2|           1|
    |channels_5_fu_740_p2  |     +    |      0|  0|   4|           3|           1|
    |channels_6_fu_819_p2  |     +    |      0|  0|   4|           3|           1|
    |i_11_fu_932_p2        |     +    |      0|  0|   6|           4|           1|
    |i_3_fu_434_p2         |     +    |      0|  0|   7|           5|           1|
    |i_4_fu_548_p2         |     +    |      0|  0|   7|           5|           1|
    |i_5_fu_667_p2         |     +    |      0|  0|   6|           4|           1|
    |i_6_fu_898_p2         |     +    |      0|  0|   7|           7|           1|
    |i_7_fu_764_p2         |     +    |      0|  0|   6|           4|           1|
    |i_8_fu_915_p2         |     +    |      0|  0|   6|           6|           1|
    |i_9_fu_843_p2         |     +    |      0|  0|   4|           3|           1|
    |j_3_fu_476_p2         |     +    |      0|  0|   7|           5|           1|
    |j_4_fu_595_p2         |     +    |      0|  0|   7|           5|           1|
    |j_5_fu_714_p2         |     +    |      0|  0|   6|           4|           1|
    |j_6_fu_793_p2         |     +    |      0|  0|   6|           4|           1|
    |j_7_fu_872_p2         |     +    |      0|  0|   4|           3|           1|
    |tmp_35_fu_486_p2      |     +    |      0|  0|  11|          11|          11|
    |tmp_39_fu_558_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_42_fu_677_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_44_fu_605_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_46_fu_774_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_47_fu_724_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_48_fu_853_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_49_fu_803_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_50_fu_882_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_30_fu_464_p2      |     -    |      0|  0|  11|          11|          11|
    |tmp_34_fu_532_p2      |     -    |      0|  0|   8|           8|           8|
    |tmp_38_fu_651_p2      |     -    |      0|  0|   7|           7|           7|
    |tmp_40_fu_583_p2      |     -    |      0|  0|  12|          12|          12|
    |tmp_43_fu_702_p2      |     -    |      0|  0|  10|          10|          10|
    |exitcond10_fu_661_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond11_fu_615_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond12_fu_589_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond13_fu_542_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond14_fu_496_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond15_fu_470_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond16_fu_428_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond1_fu_909_p2   |   icmp   |      0|  0|   3|           6|           5|
    |exitcond2_fu_892_p2   |   icmp   |      0|  0|   3|           7|           7|
    |exitcond3_fu_866_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_837_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond5_fu_813_p2   |   icmp   |      0|  0|   2|           3|           3|
    |exitcond6_fu_787_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond7_fu_758_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond8_fu_734_p2   |   icmp   |      0|  0|   2|           3|           3|
    |exitcond9_fu_708_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_926_p2    |   icmp   |      0|  0|   2|           4|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 256|         267|         216|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   8|         20|    1|         20|
    |channels3_reg_296  |   3|          2|    2|          4|
    |channels6_reg_329  |   3|          2|    3|          6|
    |channels9_reg_362  |   3|          2|    3|          6|
    |channels_reg_263   |   3|          2|    2|          4|
    |i10_reg_417        |   3|          2|    4|          8|
    |i1_reg_274         |   3|          2|    5|         10|
    |i4_reg_307         |   3|          2|    4|          8|
    |i6_reg_395         |   3|          2|    7|         14|
    |i7_reg_340         |   3|          2|    4|          8|
    |i8_reg_373         |   3|          2|    3|          6|
    |i9_reg_406         |   3|          2|    6|         12|
    |i_reg_241          |   3|          2|    5|         10|
    |j2_reg_285         |   3|          2|    5|         10|
    |j5_reg_318         |   3|          2|    4|          8|
    |j7_reg_384         |   3|          2|    3|          6|
    |j8_reg_351         |   3|          2|    4|          8|
    |j_reg_252          |   3|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  59|         54|   70|        158|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  19|   0|   19|          0|
    |channels3_reg_296     |   2|   0|    2|          0|
    |channels6_reg_329     |   3|   0|    3|          0|
    |channels9_reg_362     |   3|   0|    3|          0|
    |channels_3_reg_977    |   2|   0|    2|          0|
    |channels_4_reg_1011   |   2|   0|    2|          0|
    |channels_5_reg_1045   |   3|   0|    3|          0|
    |channels_6_reg_1079   |   3|   0|    3|          0|
    |channels_reg_263      |   2|   0|    2|          0|
    |i10_reg_417           |   4|   0|    4|          0|
    |i1_reg_274            |   5|   0|    5|          0|
    |i4_reg_307            |   4|   0|    4|          0|
    |i6_reg_395            |   7|   0|    7|          0|
    |i7_reg_340            |   4|   0|    4|          0|
    |i8_reg_373            |   3|   0|    3|          0|
    |i9_reg_406            |   6|   0|    6|          0|
    |i_3_reg_946           |   5|   0|    5|          0|
    |i_4_reg_990           |   5|   0|    5|          0|
    |i_5_reg_1024          |   4|   0|    4|          0|
    |i_7_reg_1058          |   4|   0|    4|          0|
    |i_9_reg_1092          |   3|   0|    3|          0|
    |i_reg_241             |   5|   0|    5|          0|
    |j2_reg_285            |   5|   0|    5|          0|
    |j5_reg_318            |   4|   0|    4|          0|
    |j7_reg_384            |   3|   0|    3|          0|
    |j8_reg_351            |   4|   0|    4|          0|
    |j_3_reg_959           |   5|   0|    5|          0|
    |j_reg_252             |   5|   0|    5|          0|
    |tmp_30_reg_951        |   9|   0|   11|          2|
    |tmp_40_reg_995        |   9|   0|   12|          3|
    |tmp_41_cast_reg_982   |   6|   0|    9|          3|
    |tmp_42_cast_reg_964   |  64|   0|   64|          0|
    |tmp_43_reg_1029       |   8|   0|   10|          2|
    |tmp_45_cast_reg_1016  |   6|   0|    8|          2|
    |tmp_51_cast_reg_1050  |   3|   0|    7|          4|
    |tmp_58_cast_reg_1084  |   3|   0|    6|          3|
    |tmp_61_cast_reg_1063  |   7|   0|   10|          3|
    |tmp_65_cast_reg_1097  |   6|   0|    8|          2|
    +----------------------+----+----+-----+-----------+
    |Total                 | 245|   0|  269|         24|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |      Init      | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |      Init      | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |      Init      | return value |
|ap_done                  | out |    1| ap_ctrl_hs |      Init      | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |      Init      | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |      Init      | return value |
|data_address0            | out |   10|  ap_memory |      data      |     array    |
|data_ce0                 | out |    1|  ap_memory |      data      |     array    |
|data_q0                  |  in |   32|  ap_memory |      data      |     array    |
|conv1_input_address0     | out |   10|  ap_memory |   conv1_input  |     array    |
|conv1_input_ce0          | out |    1|  ap_memory |   conv1_input  |     array    |
|conv1_input_we0          | out |    1|  ap_memory |   conv1_input  |     array    |
|conv1_input_d0           | out |   32|  ap_memory |   conv1_input  |     array    |
|conv1_output_address0    | out |   11|  ap_memory |  conv1_output  |     array    |
|conv1_output_ce0         | out |    1|  ap_memory |  conv1_output  |     array    |
|conv1_output_we0         | out |    1|  ap_memory |  conv1_output  |     array    |
|conv1_output_d0          | out |   32|  ap_memory |  conv1_output  |     array    |
|pool1_output_address0    | out |    9|  ap_memory |  pool1_output  |     array    |
|pool1_output_ce0         | out |    1|  ap_memory |  pool1_output  |     array    |
|pool1_output_we0         | out |    1|  ap_memory |  pool1_output  |     array    |
|pool1_output_d0          | out |   32|  ap_memory |  pool1_output  |     array    |
|conv2_output_address0    | out |    9|  ap_memory |  conv2_output  |     array    |
|conv2_output_ce0         | out |    1|  ap_memory |  conv2_output  |     array    |
|conv2_output_we0         | out |    1|  ap_memory |  conv2_output  |     array    |
|conv2_output_d0          | out |   32|  ap_memory |  conv2_output  |     array    |
|pool2_output_address0    | out |    7|  ap_memory |  pool2_output  |     array    |
|pool2_output_ce0         | out |    1|  ap_memory |  pool2_output  |     array    |
|pool2_output_we0         | out |    1|  ap_memory |  pool2_output  |     array    |
|pool2_output_d0          | out |   32|  ap_memory |  pool2_output  |     array    |
|flatten_output_address0  | out |    7|  ap_memory | flatten_output |     array    |
|flatten_output_ce0       | out |    1|  ap_memory | flatten_output |     array    |
|flatten_output_we0       | out |    1|  ap_memory | flatten_output |     array    |
|flatten_output_d0        | out |   32|  ap_memory | flatten_output |     array    |
|fc1_output_address0      | out |    6|  ap_memory |   fc1_output   |     array    |
|fc1_output_ce0           | out |    1|  ap_memory |   fc1_output   |     array    |
|fc1_output_we0           | out |    1|  ap_memory |   fc1_output   |     array    |
|fc1_output_d0            | out |   32|  ap_memory |   fc1_output   |     array    |
|fc2_output_address0      | out |    4|  ap_memory |   fc2_output   |     array    |
|fc2_output_ce0           | out |    1|  ap_memory |   fc2_output   |     array    |
|fc2_output_we0           | out |    1|  ap_memory |   fc2_output   |     array    |
|fc2_output_d0            | out |   32|  ap_memory |   fc2_output   |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

