

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s'
================================================================
* Date:           Tue Aug  8 12:28:19 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      721|    52741|  7.210 us|  0.527 ms|  721|  52741|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                     |                                                                         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                       Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s  |        2|      291|  20.000 ns|  2.910 us|    2|  291|       no|
        +-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      720|    52740|   4 ~ 293|          -|          -|   180|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       34|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       29|    64|    37022|    23530|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|     1038|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       29|    64|    38060|    23629|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|        4|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                       Instance                                      |                                  Module                                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s  |       29|  64|  37022|  23530|    0|
    +-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                                |                                                                         |       29|  64|  37022|  23530|    0|
    +-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_3220_p2   |         +|   0|  0|  15|           8|           1|
    |ap_block_state2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_3214_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  34|          18|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |indvar_flatten_fu_1708  |   9|          2|    8|         16|
    |layer11_out_blk_n       |   9|          2|    1|          2|
    |layer12_out_write       |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  65|         14|   13|         28|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                         |   3|   0|    3|          0|
    |ap_done_reg                                                                                       |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_1708                                                                            |   8|   0|    8|          0|
    |ref_tmp_10_i_reg_3999                                                                             |  16|   0|   16|          0|
    |ref_tmp_11_i_reg_4004                                                                             |  16|   0|   16|          0|
    |ref_tmp_12_i_reg_4009                                                                             |  16|   0|   16|          0|
    |ref_tmp_13_i_reg_4014                                                                             |  16|   0|   16|          0|
    |ref_tmp_14_i_reg_4019                                                                             |  16|   0|   16|          0|
    |ref_tmp_15_i_reg_4024                                                                             |  16|   0|   16|          0|
    |ref_tmp_16_i_reg_4029                                                                             |  16|   0|   16|          0|
    |ref_tmp_17_i_reg_4034                                                                             |  16|   0|   16|          0|
    |ref_tmp_18_i_reg_4039                                                                             |  16|   0|   16|          0|
    |ref_tmp_19_i_reg_4044                                                                             |  16|   0|   16|          0|
    |ref_tmp_1_i_reg_3954                                                                              |  16|   0|   16|          0|
    |ref_tmp_20_i_reg_4049                                                                             |  16|   0|   16|          0|
    |ref_tmp_21_i_reg_4054                                                                             |  16|   0|   16|          0|
    |ref_tmp_22_i_reg_4059                                                                             |  16|   0|   16|          0|
    |ref_tmp_23_i_reg_4064                                                                             |  16|   0|   16|          0|
    |ref_tmp_24_i_reg_4069                                                                             |  16|   0|   16|          0|
    |ref_tmp_25_i_reg_4074                                                                             |  16|   0|   16|          0|
    |ref_tmp_26_i_reg_4079                                                                             |  16|   0|   16|          0|
    |ref_tmp_27_i_reg_4084                                                                             |  16|   0|   16|          0|
    |ref_tmp_28_i_reg_4089                                                                             |  16|   0|   16|          0|
    |ref_tmp_29_i_reg_4094                                                                             |  16|   0|   16|          0|
    |ref_tmp_2_i_reg_3959                                                                              |  16|   0|   16|          0|
    |ref_tmp_30_i_reg_4099                                                                             |  16|   0|   16|          0|
    |ref_tmp_31_i_reg_4104                                                                             |  16|   0|   16|          0|
    |ref_tmp_32_i_reg_4109                                                                             |  16|   0|   16|          0|
    |ref_tmp_33_i_reg_4114                                                                             |  16|   0|   16|          0|
    |ref_tmp_34_i_reg_4119                                                                             |  16|   0|   16|          0|
    |ref_tmp_35_i_reg_4124                                                                             |  16|   0|   16|          0|
    |ref_tmp_36_i_reg_4129                                                                             |  16|   0|   16|          0|
    |ref_tmp_37_i_reg_4134                                                                             |  16|   0|   16|          0|
    |ref_tmp_38_i_reg_4139                                                                             |  16|   0|   16|          0|
    |ref_tmp_39_i_reg_4144                                                                             |  16|   0|   16|          0|
    |ref_tmp_3_i_reg_3964                                                                              |  16|   0|   16|          0|
    |ref_tmp_40_i_reg_4149                                                                             |  16|   0|   16|          0|
    |ref_tmp_41_i_reg_4154                                                                             |  16|   0|   16|          0|
    |ref_tmp_42_i_reg_4159                                                                             |  16|   0|   16|          0|
    |ref_tmp_43_i_reg_4164                                                                             |  16|   0|   16|          0|
    |ref_tmp_44_i_reg_4169                                                                             |  16|   0|   16|          0|
    |ref_tmp_45_i_reg_4174                                                                             |  16|   0|   16|          0|
    |ref_tmp_46_i_reg_4179                                                                             |  16|   0|   16|          0|
    |ref_tmp_47_i_reg_4184                                                                             |  16|   0|   16|          0|
    |ref_tmp_48_i_reg_4189                                                                             |  16|   0|   16|          0|
    |ref_tmp_49_i_reg_4194                                                                             |  16|   0|   16|          0|
    |ref_tmp_4_i_reg_3969                                                                              |  16|   0|   16|          0|
    |ref_tmp_50_i_reg_4199                                                                             |  16|   0|   16|          0|
    |ref_tmp_51_i_reg_4204                                                                             |  16|   0|   16|          0|
    |ref_tmp_52_i_reg_4209                                                                             |  16|   0|   16|          0|
    |ref_tmp_53_i_reg_4214                                                                             |  16|   0|   16|          0|
    |ref_tmp_54_i_reg_4219                                                                             |  16|   0|   16|          0|
    |ref_tmp_55_i_reg_4224                                                                             |  16|   0|   16|          0|
    |ref_tmp_56_i_reg_4229                                                                             |  16|   0|   16|          0|
    |ref_tmp_57_i_reg_4234                                                                             |  16|   0|   16|          0|
    |ref_tmp_58_i_reg_4239                                                                             |  16|   0|   16|          0|
    |ref_tmp_59_i_reg_4244                                                                             |  16|   0|   16|          0|
    |ref_tmp_5_i_reg_3974                                                                              |  16|   0|   16|          0|
    |ref_tmp_60_i_reg_4249                                                                             |  16|   0|   16|          0|
    |ref_tmp_61_i_reg_4254                                                                             |  16|   0|   16|          0|
    |ref_tmp_6_i_reg_3979                                                                              |  16|   0|   16|          0|
    |ref_tmp_7_i_reg_3984                                                                              |  16|   0|   16|          0|
    |ref_tmp_8_i_reg_3989                                                                              |  16|   0|   16|          0|
    |ref_tmp_9_i_reg_3994                                                                              |  16|   0|   16|          0|
    |start_once_reg                                                                                    |   1|   0|    1|          0|
    |trunc_ln87_2_reg_3949                                                                             |  16|   0|   16|          0|
    |trunc_ln87_reg_3939                                                                               |  16|   0|   16|          0|
    |trunc_ln87_s_reg_3944                                                                             |  16|   0|   16|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             |1038|   0| 1038|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+------+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|start_full_n                |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|start_out                   |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|start_write                 |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>|  return value|
|layer11_out_dout            |   in|  1024|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|     9|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|     9|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_empty_n         |   in|     1|     ap_fifo|                                                               layer11_out|       pointer|
|layer11_out_read            |  out|     1|     ap_fifo|                                                               layer11_out|       pointer|
|layer12_out_din             |  out|   512|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|     8|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|     8|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_full_n          |   in|     1|     ap_fifo|                                                               layer12_out|       pointer|
|layer12_out_write           |  out|     1|     ap_fifo|                                                               layer12_out|       pointer|
+----------------------------+-----+------+------------+--------------------------------------------------------------------------+--------------+

