{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768772909683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768772909683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 18 14:48:29 2026 " "Processing started: Sun Jan 18 14:48:29 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768772909683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772909683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772909683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768772909932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768772909932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "verilog/seven_seg_decoder.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768772913903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768772913904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768772913912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768772913943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "verilog/lab1.v" "Alu" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768772913957 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(173) " "Verilog HDL warning at ALU.v(173): converting signed shift amount to unsigned" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 173 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768772913959 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(185) " "Verilog HDL warning at ALU.v(185): converting signed shift amount to unsigned" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 185 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768772913959 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(197) " "Verilog HDL warning at ALU.v(197): converting signed shift amount to unsigned" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 197 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768772913959 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(55) " "Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1768772913960 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"zFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"cFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"fFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"lFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"nFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negRsrc ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"negRsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_amt ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"shift_amt\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768772913963 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(55) " "Inferred latch for \"Flags\[0\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(55) " "Inferred latch for \"Flags\[1\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[2\] ALU.v(55) " "Inferred latch for \"Flags\[2\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] ALU.v(55) " "Inferred latch for \"Flags\[3\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[4\] ALU.v(55) " "Inferred latch for \"Flags\[4\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nFlag ALU.v(55) " "Inferred latch for \"nFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lFlag ALU.v(55) " "Inferred latch for \"lFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fFlag ALU.v(55) " "Inferred latch for \"fFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cFlag ALU.v(55) " "Inferred latch for \"cFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zFlag ALU.v(55) " "Inferred latch for \"zFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.v(55) " "Inferred latch for \"Result\[0\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.v(55) " "Inferred latch for \"Result\[1\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.v(55) " "Inferred latch for \"Result\[2\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.v(55) " "Inferred latch for \"Result\[3\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913966 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.v(55) " "Inferred latch for \"Result\[4\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.v(55) " "Inferred latch for \"Result\[5\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.v(55) " "Inferred latch for \"Result\[6\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.v(55) " "Inferred latch for \"Result\[7\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] ALU.v(55) " "Inferred latch for \"Result\[8\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] ALU.v(55) " "Inferred latch for \"Result\[9\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] ALU.v(55) " "Inferred latch for \"Result\[10\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] ALU.v(55) " "Inferred latch for \"Result\[11\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] ALU.v(55) " "Inferred latch for \"Result\[12\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] ALU.v(55) " "Inferred latch for \"Result\[13\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] ALU.v(55) " "Inferred latch for \"Result\[14\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] ALU.v(55) " "Inferred latch for \"Result\[15\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772913967 "|lab1|alu:Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:u0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:u0\"" {  } { { "verilog/lab1.v" "u0" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768772913977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1768772914296 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[15\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[15\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[14\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[14\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[13\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[13\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[12\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[12\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[11\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[11\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[10\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[10\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[9\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[9\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[8\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[8\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[7\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[7\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[6\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[6\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[5\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[5\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[4\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[4\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[3\] alu:Alu\|Result\[2\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[3\]\" merged with LATCH primitive \"alu:Alu\|Result\[2\]\"" {  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768772914302 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1768772914302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[0\] " "Latch alu:Alu\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768772914303 ""}  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768772914303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[1\] " "Latch alu:Alu\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768772914303 ""}  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768772914303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[2\] " "Latch alu:Alu\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768772914303 ""}  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768772914303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Flags\[1\] " "Latch alu:Alu\|Flags\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768772914303 ""}  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768772914303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|zFlag " "Latch alu:Alu\|zFlag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768772914303 ""}  } { { "verilog/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768772914303 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] GND " "Pin \"flags\[0\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|flags[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[4\] GND " "Pin \"flags\[4\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768772914315 "|lab1|flags[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768772914315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768772914360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768772914586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768772914586 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768772914628 "|lab1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "verilog/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768772914628 "|lab1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768772914628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768772914628 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768772914628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768772914628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768772914628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768772914644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 18 14:48:34 2026 " "Processing ended: Sun Jan 18 14:48:34 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768772914644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768772914644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768772914644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768772914644 ""}
