16K 4-way associate FIFO cache design using write-through write no-allocate policy
By Nijith Jacob (nijith89@gmail.com)

This project contains all the necessary verilog files with cache.v as the top level module.


For any questions, please contact me.

Enjoy!