// Seed: 1257404560
module module_0 (
    output supply0 id_0,
    output uwire   id_1
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input tri id_4,
    output tri id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output supply1 id_9
    , id_15,
    input tri id_10,
    input tri1 id_11,
    input tri id_12,
    input wire id_13
);
  logic id_16[-1 'b0 : -1 'b0 ^  -1];
  tri1 id_17 = 1;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  logic id_18;
endmodule
