Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1cf1c08ea7a54131a477e4fde0ea6eb7 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Tanh_Matrix_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Tanh_Matrix_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2048 differs from formal bit length 25088 for port Yin [E:/edu/sem6/logic2/Tanh/Tanh.srcs/sources_1/new/Tanh_Matrix_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 2048 differs from formal bit length 25088 for port Yout [E:/edu/sem6/logic2/Tanh/Tanh.srcs/sources_1/new/Tanh_Matrix_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_mul
Compiling module xil_defaultlib.flp_postnorm
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.Tanh
Compiling module xil_defaultlib.Tanh_Matrix(InpSize=784)
Compiling module xil_defaultlib.Tanh_Matrix_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Tanh_Matrix_tb_time_synth
