{
    "DESIGN_NAME": "user_proj_airisc",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_ctrl_constants.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_csr_addr_map.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_hasti_constants.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_dmi_constants.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_arch_options.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_arch_options.vh",
						"dir::../../verilog/airisc_core_complex/src/rv32_opcodes.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_ctrl_constants.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_PC_mux.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_alu_ops.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_alu.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_fetch.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_dmi_constants.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_csr_addr_map.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_hasti_constants.vh",
						"dir::../../verilog/airisc_core_complex/src/airi5c_core.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_csr_file.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_ctrl.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_dmem_latch.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_EX_pregs.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_WB_pregs.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_decode.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_debug_module.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_debug_rom.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_periph_mux.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_pipeline.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_custom/src/airi5c_custom.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_mul_div/src/airi5c_mul_div.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_hasti_bridge.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_src_a_mux.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_src_b_mux.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_imm_gen.v",
						"dir::../../verilog/airisc_core_complex/src/airi5c_regfile.v",	
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_dtm/src/airi5c_dtm.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_spi/src/airi5c_spi.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/airi5c_uart_constants.vh",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/airi5c_uart.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/airi5c_uart_fifo.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/airi5c_uart_tx.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/airi5c_uart_rx.v",	
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_gpio/src/airi5c_gpio.v",
						"dir::../../verilog/airisc_core_complex/src/modules/airi5c_timer/src/airi5c_timer.v",
						"dir::../../verilog/airisc_core_complex/tb/configs/airi5c_top_asic.v",
						"dir::../../verilog/rtl/user_proj_airisc.v"
						],
	"VERILOG_INCLUDE_DIRS": ["dir::../../verilog/airisc_core_complex/src/", "dir::../../verilog/airisc_core_complex/src/modules/airi5c_uart/src/"],					
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "airisc.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 900 600",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.55,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DIODE_INSERTION_STRATEGY": 4,
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
