AArch64 MP+dmb.sttp+addr_asynctagfault
Variant=memtag,async
{
0:X0=x:red; 0:X1=x:green; 0:X3=y:green;
1:X1=x:red; 1:X3=y:green; x=1;
}
 P0          | P1                  ;
 STG X0,[X1] | LDR W2,[X3]         ;
 DMB ST      | EOR W5,W2,W2        ;
 MOV W2,#1   | LDR W4,[X1,W5,SXTW] ;
 STR W2,[X3] |                     ;
exists 1:X2=1 /\ 1:TFSR_ELx=1
