Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Fri May  9 16:42:54 2025
| Host             : lapdune2 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.823        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.674        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.052 |       14 |       --- |             --- |
| Slice Logic             |     0.012 |    11388 |       --- |             --- |
|   LUT as Logic          |     0.009 |     3846 |    133800 |            2.87 |
|   CARRY4                |    <0.001 |      428 |     33450 |            1.28 |
|   LUT as Shift Register |    <0.001 |      965 |     46200 |            2.09 |
|   Register              |    <0.001 |     5095 |    269200 |            1.89 |
|   F7/F8 Muxes           |    <0.001 |       54 |    133800 |            0.04 |
|   Others                |    <0.001 |      300 |       --- |             --- |
| Signals                 |     0.025 |    11154 |       --- |             --- |
| Block RAM               |     0.055 |     77.5 |       365 |           21.23 |
| MMCM                    |     0.222 |        2 |        10 |           20.00 |
| DSPs                    |     0.016 |       40 |       740 |            5.41 |
| I/O                     |     0.176 |       32 |       400 |            8.00 |
| GTP                     |     0.117 |        1 |       --- |             --- |
| Static Power            |     0.149 |          |           |                 |
| Total                   |     0.823 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.205 |       0.171 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.206 |       0.176 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.034 |       0.029 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.004 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.062 |       0.059 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.048 |       0.042 |      0.005 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                          | Domain                                                                                                                 | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_1_1                                                                                                           | sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1                                                              |             5.0 |
| clk_out2_clk_wiz_1_1                                                                                                           | sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1                                                              |            16.0 |
| clk_out3_clk_wiz_1_1                                                                                                           | sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1                                                              |             2.3 |
| clk_out6_clk_wiz_1_1                                                                                                           | sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1                                                              |            24.0 |
| clkfbout                                                                                                                       | gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkfbout                                                             |            16.0 |
| clkfbout_clk_wiz_1_1                                                                                                           | sys_timing_endpoint/clock_manager/inst/clkfbout_clk_wiz_1                                                              |            10.0 |
| clkout0                                                                                                                        | gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0                                                              |             8.0 |
| clkout1                                                                                                                        | gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1                                                              |            16.0 |
| gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
| oeiclk                                                                                                                         | gtrefclk_p                                                                                                             |             8.0 |
| sysclk                                                                                                                         | sysclk_p                                                                                                               |            10.0 |
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| top_level                             |     0.674 |
|   AFE_0                               |     0.212 |
|     FIFO_BOT                          |     0.014 |
|     FIFO_MID                          |     0.013 |
|     FIFO_TOP                          |     0.014 |
|     TRIG_MANAGER_INST                 |     0.001 |
|     fe_inst                           |     0.134 |
|       gen_bit[0].febit_d_inst         |     0.015 |
|       gen_bit[1].febit_d_inst         |     0.015 |
|       gen_bit[2].febit_d_inst         |     0.015 |
|       gen_bit[3].febit_d_inst         |     0.015 |
|       gen_bit[4].febit_d_inst         |     0.015 |
|       gen_bit[5].febit_d_inst         |     0.015 |
|       gen_bit[6].febit_d_inst         |     0.015 |
|       gen_bit[7].febit_d_inst         |     0.015 |
|       gen_bit[8].febit_d_inst         |     0.015 |
|     filter_inst                       |     0.023 |
|       i_instance[0].j_instance[0].hpf |     0.002 |
|       i_instance[0].j_instance[1].hpf |     0.003 |
|       i_instance[0].j_instance[2].hpf |     0.002 |
|       i_instance[0].j_instance[3].hpf |     0.003 |
|       i_instance[0].j_instance[4].hpf |     0.003 |
|       i_instance[0].j_instance[5].hpf |     0.002 |
|       i_instance[0].j_instance[6].hpf |     0.002 |
|       i_instance[0].j_instance[7].hpf |     0.002 |
|     gen_spy_buffers                   |     0.009 |
|       gen_spy_bit[0].spy_inst         |     0.001 |
|       gen_spy_bit[1].spy_inst         |     0.001 |
|       gen_spy_bit[2].spy_inst         |     0.001 |
|       gen_spy_bit[3].spy_inst         |     0.001 |
|       gen_spy_bit[4].spy_inst         |     0.001 |
|       gen_spy_bit[5].spy_inst         |     0.001 |
|       gen_spy_bit[6].spy_inst         |     0.001 |
|       gen_spy_bit[7].spy_inst         |     0.001 |
|   gen_eth_mux                         |     0.004 |
|   gigabit_ehternet_inst               |     0.292 |
|     eth_int_inst                      |     0.049 |
|       data_manager_blk                |     0.030 |
|       ec_wrapper                      |     0.016 |
|     phy_inst                          |     0.243 |
|       U0                              |     0.243 |
|   leds_controller_inst                |     0.001 |
|   sys_timing_endpoint                 |     0.165 |
|     clock_manager                     |     0.123 |
|       inst                            |     0.123 |
+---------------------------------------+-----------+


