Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,2915
design__instance__area,25854.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,26
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0012324323179200292
power__switching__total,0.00045831294846720994
power__leakage__total,3.0738284806375304E-8
power__total,0.001690775970928371
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.30738160109485757
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.309392992205457
timing__hold__ws__corner:nom_tt_025C_1v80,0.31691594689980757
timing__setup__ws__corner:nom_tt_025C_1v80,14.423929126024639
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316916
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.464398
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,37
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,26
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.33868672713903625
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.341768151231032
timing__hold__ws__corner:nom_ss_100C_1v60,0.8634898596111843
timing__setup__ws__corner:nom_ss_100C_1v60,10.997731925318847
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863490
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.997732
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,26
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29171951791006284
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.29370864904838895
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11037382431541704
timing__setup__ws__corner:nom_ff_n40C_1v95,14.850998184896326
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110374
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.987736
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,66
design__max_fanout_violation__count,26
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28796957300488196
clock__skew__worst_setup,0.28971051377903384
timing__hold__ws,0.10745032945314076
timing__setup__ws,10.914868429130966
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107450
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.914868
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2915
design__instance__area__stdcell,25854.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.754767
design__instance__utilization__stdcell,0.754767
design__instance__count__class:buffer,4
design__instance__count__class:inverter,39
design__instance__count__class:sequential_cell,424
design__instance__count__class:multi_input_combinational_cell,1467
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1710
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,53743.3
design__violations,0
design__instance__count__class:timing_repair_buffer,467
design__instance__count__class:clock_buffer,31
design__instance__count__class:clock_inverter,24
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,349
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
route__net,2450
route__net__special,2
route__drc_errors__iter:1,1385
route__wirelength__iter:1,63214
route__drc_errors__iter:2,739
route__wirelength__iter:2,62654
route__drc_errors__iter:3,627
route__wirelength__iter:3,62380
route__drc_errors__iter:4,128
route__wirelength__iter:4,62293
route__drc_errors__iter:5,27
route__wirelength__iter:5,62299
route__drc_errors__iter:6,0
route__wirelength__iter:6,62293
route__drc_errors,0
route__wirelength,62293
route__vias,18436
route__vias__singlecut,18436
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,525.83
timing__unannotated_net__count__corner:nom_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,26
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.30095413124546266
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.30262490592247376
timing__hold__ws__corner:min_tt_025C_1v80,0.3125174651964501
timing__setup__ws__corner:min_tt_025C_1v80,14.45094218524538
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312517
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.509987
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,26
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3282854914163659
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.330716435819837
timing__hold__ws__corner:min_ss_100C_1v60,0.8529240888316112
timing__setup__ws__corner:min_ss_100C_1v60,11.072646224425595
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852924
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.072646
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,26
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28796957300488196
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28971051377903384
timing__hold__ws__corner:min_ff_n40C_1v95,0.10745032945314076
timing__setup__ws__corner:min_ff_n40C_1v95,14.869964347407002
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107450
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.068127
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,26
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.31369938090631727
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.31699146982319365
timing__hold__ws__corner:max_tt_025C_1v80,0.32445602678479735
timing__setup__ws__corner:max_tt_025C_1v80,14.398639132986847
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324456
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.416909
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,66
design__max_fanout_violation__count__corner:max_ss_100C_1v60,26
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.34862189122278747
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3528352987427057
timing__hold__ws__corner:max_ss_100C_1v60,0.8738822135494064
timing__setup__ws__corner:max_ss_100C_1v60,10.914868429130966
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.873882
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.914868
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,26
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2956028006042722
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2989834853210193
timing__hold__ws__corner:max_ff_n40C_1v95,0.11335926962421947
timing__setup__ws__corner:max_ff_n40C_1v95,14.833072079344532
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113359
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.904671
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,50
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000856752
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000910461
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000132837
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000910461
design_powergrid__voltage__worst,0.0000910461
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.0000910461
design_powergrid__drop__worst__net:VPWR,0.0000856752
design_powergrid__voltage__worst__net:VGND,0.0000910461
design_powergrid__drop__worst__net:VGND,0.0000910461
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013299999999999999715787242504649867669286322779953479766845703125
ir__drop__worst,0.00008569999999999999601603406507166482697357423603534698486328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
