Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 14:20:05 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_maquina_estado_calcu_con_teclado_methodology_drc_routed.rpt -pb top_maquina_estado_calcu_con_teclado_methodology_drc_routed.pb -rpx top_maquina_estado_calcu_con_teclado_methodology_drc_routed.rpx
| Design       : top_maquina_estado_calcu_con_teclado
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 12
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                  | 10         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock generate_clock_10Mhz/inst/CLK_100MHZ is created on an inappropriate pin generate_clock_10Mhz/inst/CLK_100MHZ. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock generate_clock_10Mhz/inst/CLK_100MHZ is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[3] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[4] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[5] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch FSM_onehot_next_state_reg[6] cannot be properly analyzed as its control pin FSM_onehot_next_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch mode_calculadora/module_control/leds_rgb_control/rgb_o_reg[0] cannot be properly analyzed as its control pin mode_calculadora/module_control/leds_rgb_control/rgb_o_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch mode_calculadora/module_control/leds_rgb_control/rgb_o_reg[1] cannot be properly analyzed as its control pin mode_calculadora/module_control/leds_rgb_control/rgb_o_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch mode_calculadora/module_control/leds_rgb_control/rgb_o_reg[2] cannot be properly analyzed as its control pin mode_calculadora/module_control/leds_rgb_control/rgb_o_reg[2]/G is not reached by a timing clock
Related violations: <none>


