/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/



/* This is an automated file. Do not edit its contents. */


#ifndef _RDD_RUNNER_DEFS_AUTO_H_
#define _RDD_RUNNER_DEFS_AUTO_H_

#ifdef XRDP_CFE
/* DDR */
/* PSRAM */
/* IMAGE_0 */
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_ADDRESS 0x0000
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_BYTE_SIZE 0x0800
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_SIZE     128
#define RDD_IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_LOG2_SIZE     7
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_ADDRESS 0x0800
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_BYTE_SIZE 0x0500
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_SIZE     160
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_LOG2_SIZE     8
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS 0x0d00
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_SIZE     8
#define RDD_IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_SIZE     3
#define IMAGE_0_REGISTERS_BUFFER_ADDRESS 0x0d40
#define IMAGE_0_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_0_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_0_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_0_DS_TM_TM_ACTION_PTR_TABLE_ADDRESS 0x0dc0
#define IMAGE_0_DS_TM_TM_ACTION_PTR_TABLE_BYTE_SIZE 0x0022
#define IMAGE_0_DS_TM_TM_ACTION_PTR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DS_TM_TM_ACTION_PTR_TABLE_SIZE     17
#define RDD_IMAGE_0_DS_TM_TM_ACTION_PTR_TABLE_LOG2_SIZE     5
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS 0x0de2
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_ADDRESS 0x0de4
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_BYTE_SIZE 0x0002
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_LOG2_BYTE_SIZE 0x0001
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS 0x0de6
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_BYTE_SIZE 0x0001
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_SCHEDULING_GLOBAL_FLUSH_CFG_ADDRESS 0x0de7
#define IMAGE_0_DS_TM_SCHEDULING_GLOBAL_FLUSH_CFG_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_SCHEDULING_GLOBAL_FLUSH_CFG_LOG2_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_ADDRESS 0x0de8
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_BYTE_SIZE 0x0008
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_SIZE     8
#define RDD_IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_LOG2_SIZE     3
#define IMAGE_0_DS_TM_BBH_TX_QUEUE_ID_TABLE_ADDRESS 0x0df0
#define IMAGE_0_DS_TM_BBH_TX_QUEUE_ID_TABLE_BYTE_SIZE 0x0008
#define IMAGE_0_DS_TM_BBH_TX_QUEUE_ID_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_DS_TM_BBH_TX_QUEUE_ID_TABLE_SIZE     2
#define RDD_IMAGE_0_DS_TM_BBH_TX_QUEUE_ID_TABLE_LOG2_SIZE     1
#define IMAGE_0_TASK_IDX_ADDRESS 0x0df8
#define IMAGE_0_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_0_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define IMAGE_0_SRAM_DUMMY_STORE_ADDRESS 0x0dfc
#define IMAGE_0_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_0_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_ADDRESS 0x0dfd
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_LOG2_BYTE_SIZE 0x0001
#define IMAGE_0_BASIC_SCHEDULER_TABLE_DS_ADDRESS 0x0e00
#define IMAGE_0_BASIC_SCHEDULER_TABLE_DS_BYTE_SIZE 0x0200
#define IMAGE_0_BASIC_SCHEDULER_TABLE_DS_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_BASIC_SCHEDULER_TABLE_DS_SIZE     32
#define RDD_IMAGE_0_BASIC_SCHEDULER_TABLE_DS_LOG2_SIZE     5
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_ADDRESS 0x1000
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_BYTE_SIZE 0x0500
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_DS_TM_PD_FIFO_TABLE_SIZE     80
#define RDD_IMAGE_0_DS_TM_PD_FIFO_TABLE_LOG2_SIZE     7
#define IMAGE_0_UPDATE_FIFO_TABLE_ADDRESS 0x1500
#define IMAGE_0_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_0_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_0_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x1520
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS 0x1540
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_SIZE     5
#define RDD_IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_SIZE     3
#define IMAGE_0_DS_TM_SCHEDULING_FLUSH_VECTOR_ADDRESS 0x1560
#define IMAGE_0_DS_TM_SCHEDULING_FLUSH_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_0_DS_TM_SCHEDULING_FLUSH_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_SCHEDULING_FLUSH_VECTOR_SIZE     5
#define RDD_IMAGE_0_DS_TM_SCHEDULING_FLUSH_VECTOR_LOG2_SIZE     3
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS 0x1580
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_SIZE     5
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_SIZE     3
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_ADDRESS 0x15a0
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_BYTE_SIZE 0x0010
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_SIZE     4
#define RDD_IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_LOG2_SIZE     2
#define IMAGE_0_FPM_GLOBAL_CFG_ADDRESS 0x15b0
#define IMAGE_0_FPM_GLOBAL_CFG_BYTE_SIZE 0x000c
#define IMAGE_0_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_ADDRESS 0x1600
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_BBH_QUEUE_TABLE_SIZE     8
#define RDD_IMAGE_0_DS_TM_BBH_QUEUE_TABLE_LOG2_SIZE     3
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_ADDRESS 0x1800
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_BYTE_SIZE 0x0400
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_0_COMPLEX_SCHEDULER_TABLE_SIZE     16
#define RDD_IMAGE_0_COMPLEX_SCHEDULER_TABLE_LOG2_SIZE     4
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x1c00
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
/* IMAGE_1 */
#define IMAGE_1_RX_FLOW_TABLE_ADDRESS 0x0000
#define IMAGE_1_RX_FLOW_TABLE_BYTE_SIZE 0x0280
#define IMAGE_1_RX_FLOW_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_1_RX_FLOW_TABLE_SIZE     320
#define RDD_IMAGE_1_RX_FLOW_TABLE_LOG2_SIZE     9
#define IMAGE_1_DS_CPU_RX_METER_TABLE_ADDRESS 0x0280
#define IMAGE_1_DS_CPU_RX_METER_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_DS_CPU_RX_METER_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_DS_CPU_RX_METER_TABLE_SIZE     16
#define RDD_IMAGE_1_DS_CPU_RX_METER_TABLE_LOG2_SIZE     4
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x0300
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0090
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_SIZE     18
#define RDD_IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_LOG2_SIZE     5
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS 0x0390
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define IMAGE_1_DIRECT_PROCESSING_PD_TABLE_ADDRESS 0x03a0
#define IMAGE_1_DIRECT_PROCESSING_PD_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_DIRECT_PROCESSING_PD_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_DIRECT_PROCESSING_PD_TABLE_SIZE     2
#define RDD_IMAGE_1_DIRECT_PROCESSING_PD_TABLE_LOG2_SIZE     1
#define IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_ADDRESS 0x03c0
#define IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_SIZE     64
#define RDD_IMAGE_1_DS_CPU_REASON_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_CPU_RX_SCRATCHPAD_ADDRESS 0x0400
#define IMAGE_1_CPU_RX_SCRATCHPAD_BYTE_SIZE 0x0200
#define IMAGE_1_CPU_RX_SCRATCHPAD_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_CPU_RX_SCRATCHPAD_SIZE     64
#define RDD_IMAGE_1_CPU_RX_SCRATCHPAD_LOG2_SIZE     6
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS 0x0600
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_BYTE_SIZE 0x0100
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_SIZE     16
#define RDD_IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_SIZE     4
#define IMAGE_1_US_CPU_RX_METER_TABLE_ADDRESS 0x0700
#define IMAGE_1_US_CPU_RX_METER_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_US_CPU_RX_METER_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_US_CPU_RX_METER_TABLE_SIZE     16
#define RDD_IMAGE_1_US_CPU_RX_METER_TABLE_LOG2_SIZE     4
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_ADDRESS 0x0780
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_BYTE_SIZE 0x0078
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_SIZE     120
#define RDD_IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_LOG2_SIZE     7
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x07f8
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x0800
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_ADDRESS 0x0a00
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_SIZE     4
#define RDD_IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_LOG2_SIZE     2
#define IMAGE_1_US_CPU_REASON_TO_METER_TABLE_ADDRESS 0x0a40
#define IMAGE_1_US_CPU_REASON_TO_METER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_US_CPU_REASON_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_US_CPU_REASON_TO_METER_TABLE_SIZE     64
#define RDD_IMAGE_1_US_CPU_REASON_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_REGISTERS_BUFFER_ADDRESS 0x0a80
#define IMAGE_1_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_1_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_1_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_ADDRESS 0x0b00
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_BYTE_SIZE 0x0028
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_VPORT_TO_METER_TABLE_SIZE     40
#define RDD_IMAGE_1_CPU_VPORT_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x0b28
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_ADDRESS 0x0b30
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_SIZE     4
#define RDD_IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_LOG2_SIZE     2
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x0b40
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_1_SCRATCH_ADDRESS 0x0b60
#define IMAGE_1_SCRATCH_BYTE_SIZE 0x0020
#define IMAGE_1_SCRATCH_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_SCRATCH_SIZE     8
#define RDD_IMAGE_1_SCRATCH_LOG2_SIZE     3
#define IMAGE_1_UPDATE_FIFO_TABLE_ADDRESS 0x0b80
#define IMAGE_1_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_ADDRESS 0x0ba0
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_ADDRESS 0x0bac
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_BYTE_SIZE 0x0004
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x0bb0
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_ADDRESS 0x0bc0
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x0be0
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_SIZE     2
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_SIZE     1
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_ADDRESS 0x0bf0
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define IMAGE_1_PD_FIFO_TABLE_ADDRESS 0x0c00
#define IMAGE_1_PD_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_PD_FIFO_TABLE_SIZE     2
#define RDD_IMAGE_1_PD_FIFO_TABLE_LOG2_SIZE     1
#define IMAGE_1_CPU_REASON_TO_TC_ADDRESS 0x0c20
#define IMAGE_1_CPU_REASON_TO_TC_BYTE_SIZE 0x0040
#define IMAGE_1_CPU_REASON_TO_TC_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_REASON_TO_TC_SIZE     64
#define RDD_IMAGE_1_CPU_REASON_TO_TC_LOG2_SIZE     6
#define IMAGE_1_TC_TO_CPU_RXQ_ADDRESS 0x0c60
#define IMAGE_1_TC_TO_CPU_RXQ_BYTE_SIZE 0x0040
#define IMAGE_1_TC_TO_CPU_RXQ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_TC_TO_CPU_RXQ_SIZE     64
#define RDD_IMAGE_1_TC_TO_CPU_RXQ_LOG2_SIZE     6
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_ADDRESS 0x0ca0
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_BYTE_SIZE 0x0040
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_EXC_TC_TO_CPU_RXQ_SIZE     64
#define RDD_IMAGE_1_EXC_TC_TO_CPU_RXQ_LOG2_SIZE     6
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_ADDRESS 0x0ce0
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_ADDRESS 0x0cf0
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_LOCAL_SCRATCH_SIZE     2
#define RDD_IMAGE_1_CPU_RX_LOCAL_SCRATCH_LOG2_SIZE     1
#define IMAGE_1_VPORT_TO_CPU_OBJ_ADDRESS 0x0d00
#define IMAGE_1_VPORT_TO_CPU_OBJ_BYTE_SIZE 0x0028
#define IMAGE_1_VPORT_TO_CPU_OBJ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_VPORT_TO_CPU_OBJ_SIZE     40
#define RDD_IMAGE_1_VPORT_TO_CPU_OBJ_LOG2_SIZE     6
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x0d28
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define IMAGE_1_FPM_GLOBAL_CFG_ADDRESS 0x0d30
#define IMAGE_1_FPM_GLOBAL_CFG_BYTE_SIZE 0x000c
#define IMAGE_1_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define IMAGE_1_TASK_IDX_ADDRESS 0x0d3c
#define IMAGE_1_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_1_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RX_COPY_LOCAL_SCRATCH_ADDRESS 0x0d40
#define IMAGE_1_CPU_RX_COPY_LOCAL_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RX_COPY_LOCAL_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define IMAGE_1_DIRECT_PROCESSING_EPON_CONTROL_SCRATCH_ADDRESS 0x0d48
#define IMAGE_1_DIRECT_PROCESSING_EPON_CONTROL_SCRATCH_BYTE_SIZE 0x0001
#define IMAGE_1_DIRECT_PROCESSING_EPON_CONTROL_SCRATCH_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_SRAM_DUMMY_STORE_ADDRESS 0x0d49
#define IMAGE_1_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_1_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_MAX_ADDRESS 0x0d4a
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_MAX_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_MAX_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_THRESHOLD_ADDRESS 0x0d4c
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_THRESHOLD_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_THRESHOLD_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_ADDRESS 0x0d4e
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_FEED_RING_INTERRUPT_COUNTER_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_MAC_TYPE_ADDRESS 0x0d50
#define IMAGE_1_MAC_TYPE_BYTE_SIZE 0x0001
#define IMAGE_1_MAC_TYPE_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS 0x0d80
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_SIZE     2
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_SIZE     1
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS 0x0e00
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS 0x0e80
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_LOG2_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_ADDRESS 0x3000
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_BYTE_SIZE 0x0100
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_SIZE     16
#define RDD_IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_LOG2_SIZE     4
/* IMAGE_2 */
#define IMAGE_2_CPU_TX_SCRATCHPAD_ADDRESS 0x0000
#define IMAGE_2_CPU_TX_SCRATCHPAD_BYTE_SIZE 0x1000
#define IMAGE_2_CPU_TX_SCRATCHPAD_LOG2_BYTE_SIZE 0x000c
#define RDD_IMAGE_2_CPU_TX_SCRATCHPAD_SIZE     512
#define RDD_IMAGE_2_CPU_TX_SCRATCHPAD_LOG2_SIZE     9
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x1000
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_2_TX_FLOW_TABLE_ADDRESS 0x1200
#define IMAGE_2_TX_FLOW_TABLE_BYTE_SIZE 0x0140
#define IMAGE_2_TX_FLOW_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_TX_FLOW_TABLE_SIZE     320
#define RDD_IMAGE_2_TX_FLOW_TABLE_LOG2_SIZE     9
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_ADDRESS 0x1340
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_BYTE_SIZE 0x0024
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_QUEUE_THRESHOLD_VECTOR_SIZE     9
#define RDD_IMAGE_2_QUEUE_THRESHOLD_VECTOR_LOG2_SIZE     4
#define IMAGE_2_TASK_IDX_ADDRESS 0x1364
#define IMAGE_2_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_2_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x1368
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define IMAGE_2_CPU_TX_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS 0x1370
#define IMAGE_2_CPU_TX_FPM_POOL_NUMBER_MAPPING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_TX_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_FPM_POOL_NUMBER_MAPPING_TABLE_SIZE     16
#define RDD_IMAGE_2_CPU_TX_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_SIZE     4
#define IMAGE_2_CPU_TX_RING_TABLE_ADDRESS 0x1380
#define IMAGE_2_CPU_TX_RING_TABLE_BYTE_SIZE 0x0080
#define IMAGE_2_CPU_TX_RING_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_CPU_TX_RING_TABLE_SIZE     8
#define RDD_IMAGE_2_CPU_TX_RING_TABLE_LOG2_SIZE     3
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS 0x1400
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_BYTE_SIZE 0x0100
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_SIZE     16
#define RDD_IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_SIZE     4
#define IMAGE_2_REGISTERS_BUFFER_ADDRESS 0x1500
#define IMAGE_2_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_2_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_2_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x1580
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_2_FPM_REPLY_ADDRESS 0x15a0
#define IMAGE_2_FPM_REPLY_BYTE_SIZE 0x0010
#define IMAGE_2_FPM_REPLY_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_FPM_REPLY_SIZE     2
#define RDD_IMAGE_2_FPM_REPLY_LOG2_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS 0x15b0
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define IMAGE_2_CPU_TX_EGRESS_UPDATE_FIFO_TABLE_ADDRESS 0x15c0
#define IMAGE_2_CPU_TX_EGRESS_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_CPU_TX_EGRESS_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_CPU_TX_EGRESS_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_2_CPU_TX_EGRESS_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS 0x15e0
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_CORE_ID_TABLE_ADDRESS 0x15ec
#define IMAGE_2_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_2_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define IMAGE_2_SRAM_DUMMY_STORE_ADDRESS 0x15ed
#define IMAGE_2_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_2_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS 0x15f0
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_CPU_TX_INGRESS_UPDATE_FIFO_TABLE_ADDRESS 0x1600
#define IMAGE_2_CPU_TX_INGRESS_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_CPU_TX_INGRESS_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_CPU_TX_INGRESS_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_2_CPU_TX_INGRESS_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x1620
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x1630
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_SIZE     1
#define IMAGE_2_CPU_TX_EGRESS_PD_FIFO_TABLE_ADDRESS 0x1640
#define IMAGE_2_CPU_TX_EGRESS_PD_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_CPU_TX_EGRESS_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_CPU_TX_EGRESS_PD_FIFO_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_EGRESS_PD_FIFO_TABLE_LOG2_SIZE     1
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x1660
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x1668
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define IMAGE_2_FPM_GLOBAL_CFG_ADDRESS 0x1670
#define IMAGE_2_FPM_GLOBAL_CFG_BYTE_SIZE 0x000c
#define IMAGE_2_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0004
#define IMAGE_2_CPU_TX_INGRESS_PD_FIFO_TABLE_ADDRESS 0x1680
#define IMAGE_2_CPU_TX_INGRESS_PD_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_CPU_TX_INGRESS_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_CPU_TX_INGRESS_PD_FIFO_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_INGRESS_PD_FIFO_TABLE_LOG2_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS 0x1700
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_SIZE     2
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_SIZE     1
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS 0x1780
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_LOG2_BYTE_SIZE 0x0001
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS 0x1800
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_LOG2_BYTE_SIZE 0x0001
#endif
#endif /* _RDD_RUNNER_DEFS_AUTO_H_ */
