$date
	Mon Apr 24 14:50:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mips_tb $end
$var wire 1 ! zero_flag_M $end
$var wire 1 " zero_flag_E $end
$var wire 1 # stall_W $end
$var wire 1 $ stall_M $end
$var wire 1 % stall_F $end
$var wire 1 & stall_E $end
$var wire 1 ' stall_D $end
$var wire 2 ( sigfw_ALU_input2_E [1:0] $end
$var wire 2 ) sigfw_ALU_input1_E [1:0] $end
$var wire 1 * sig_Shift_E $end
$var wire 1 + sig_Shift_D $end
$var wire 1 , sig_RegWrite_W $end
$var wire 1 - sig_RegWrite_M $end
$var wire 1 . sig_RegWrite_E $end
$var wire 1 / sig_RegWrite_D $end
$var wire 1 0 sig_RegDst_E $end
$var wire 1 1 sig_RegDst_D $end
$var wire 1 2 sig_PCSrc_M $end
$var wire 1 3 sig_MemtoReg_W $end
$var wire 1 4 sig_MemtoReg_M $end
$var wire 1 5 sig_MemtoReg_E $end
$var wire 1 6 sig_MemtoReg_D $end
$var wire 1 7 sig_MemWrite_M $end
$var wire 1 8 sig_MemWrite_E $end
$var wire 1 9 sig_MemWrite_D $end
$var wire 1 : sig_MemRead_M $end
$var wire 1 ; sig_MemRead_E $end
$var wire 1 < sig_MemRead_D $end
$var wire 2 = sig_Jump_E [1:0] $end
$var wire 2 > sig_Jump_D [1:0] $end
$var wire 2 ? sig_Branch_E [1:0] $end
$var wire 2 @ sig_Branch_D [1:0] $end
$var wire 1 A sig_ALUSrc_E $end
$var wire 1 B sig_ALUSrc_D $end
$var wire 2 C sig_ALUOp_E [1:0] $end
$var wire 2 D sig_ALUOp_D [1:0] $end
$var wire 6 E shamt_D [5:0] $end
$var wire 5 F rt_E [4:0] $end
$var wire 5 G rt_D [4:0] $end
$var wire 5 H rs_E [4:0] $end
$var wire 5 I rs_D [4:0] $end
$var wire 32 J reg_write_data_W [31:0] $end
$var wire 5 K reg_write_addr_W [4:0] $end
$var wire 5 L reg_write_addr_M [4:0] $end
$var wire 5 M reg_write_addr_E [4:0] $end
$var wire 5 N reg_write_addr_D [4:0] $end
$var wire 32 O reg_read_data2_M [31:0] $end
$var wire 32 P reg_read_data2_E [31:0] $end
$var wire 32 Q reg_read_data2_D [31:0] $end
$var wire 32 R reg_read_data1_E [31:0] $end
$var wire 32 S reg_read_data1_D [31:0] $end
$var wire 5 T rd_D [4:0] $end
$var wire 32 U pc_next_E [31:0] $end
$var wire 32 V pc_next_D [31:0] $end
$var wire 32 W pc_jump_D [31:0] $end
$var wire 32 X pc_incr_F [31:0] $end
$var wire 32 Y pc_incr_D [31:0] $end
$var wire 32 Z pc_branch_M [31:0] $end
$var wire 32 [ pc_branch_E [31:0] $end
$var wire 32 \ pc_F [31:0] $end
$var wire 6 ] opcode_D [5:0] $end
$var wire 32 ^ mem_read_data_W [31:0] $end
$var wire 32 _ mem_read_data_M [31:0] $end
$var wire 26 ` jump_addr_D [25:0] $end
$var wire 32 a instr_F [31:0] $end
$var wire 32 b instr_D [31:0] $end
$var wire 32 c immediate_E [31:0] $end
$var wire 32 d immediate_D [31:0] $end
$var wire 6 e funct_D [5:0] $end
$var wire 32 f ALU_result_W [31:0] $end
$var wire 32 g ALU_result_M [31:0] $end
$var wire 32 h ALU_result_E [31:0] $end
$var wire 32 i ALU_input2_fw_E [31:0] $end
$var wire 32 j ALU_input2_E [31:0] $end
$var wire 32 k ALU_input1_fw_E [31:0] $end
$var wire 4 l ALU_control_E [3:0] $end
$var reg 1 m clock $end
$var reg 1 n reset $end
$scope module uut $end
$var wire 1 m clock $end
$var wire 1 n reset $end
$var wire 1 2 sig_PCSrc_M $end
$var wire 1 + sig_Shift_D $end
$var wire 1 ! zero_flag_M $end
$var wire 1 " zero_flag_E $end
$var wire 1 # stall_W $end
$var wire 1 $ stall_M $end
$var wire 1 % stall_F $end
$var wire 1 & stall_E $end
$var wire 1 ' stall_D $end
$var wire 2 o sigfw_ALU_input2_E [1:0] $end
$var wire 2 p sigfw_ALU_input1_E [1:0] $end
$var wire 1 * sig_Shift_E $end
$var wire 1 , sig_RegWrite_W $end
$var wire 1 - sig_RegWrite_M $end
$var wire 1 . sig_RegWrite_E $end
$var wire 1 / sig_RegWrite_D $end
$var wire 1 0 sig_RegDst_E $end
$var wire 1 1 sig_RegDst_D $end
$var wire 1 3 sig_MemtoReg_W $end
$var wire 1 4 sig_MemtoReg_M $end
$var wire 1 5 sig_MemtoReg_E $end
$var wire 1 6 sig_MemtoReg_D $end
$var wire 1 7 sig_MemWrite_M $end
$var wire 1 8 sig_MemWrite_E $end
$var wire 1 9 sig_MemWrite_D $end
$var wire 1 : sig_MemRead_M $end
$var wire 1 ; sig_MemRead_E $end
$var wire 1 < sig_MemRead_D $end
$var wire 2 q sig_Jump_E [1:0] $end
$var wire 2 r sig_Jump_D [1:0] $end
$var wire 2 s sig_Branch_M [1:0] $end
$var wire 2 t sig_Branch_E [1:0] $end
$var wire 2 u sig_Branch_D [1:0] $end
$var wire 1 A sig_ALUSrc_E $end
$var wire 1 B sig_ALUSrc_D $end
$var wire 2 v sig_ALUOp_E [1:0] $end
$var wire 2 w sig_ALUOp_D [1:0] $end
$var wire 6 x shamt_E [5:0] $end
$var wire 6 y shamt_D [5:0] $end
$var wire 5 z rt_E [4:0] $end
$var wire 5 { rt_D [4:0] $end
$var wire 5 | rs_E [4:0] $end
$var wire 5 } rs_D [4:0] $end
$var wire 32 ~ reg_write_data_W [31:0] $end
$var wire 5 !" reg_write_addr_W [4:0] $end
$var wire 5 "" reg_write_addr_M [4:0] $end
$var wire 5 #" reg_write_addr_E [4:0] $end
$var wire 5 $" reg_write_addr_D [4:0] $end
$var wire 32 %" reg_read_data2_M [31:0] $end
$var wire 32 &" reg_read_data2_E [31:0] $end
$var wire 32 '" reg_read_data2_D [31:0] $end
$var wire 32 (" reg_read_data1_E [31:0] $end
$var wire 32 )" reg_read_data1_D [31:0] $end
$var wire 5 *" rd_D [4:0] $end
$var wire 32 +" pc_next_E [31:0] $end
$var wire 32 ," pc_next_D [31:0] $end
$var wire 32 -" pc_jump_D [31:0] $end
$var wire 32 ." pc_incr_F [31:0] $end
$var wire 32 /" pc_incr_D [31:0] $end
$var wire 32 0" pc_branch_M [31:0] $end
$var wire 32 1" pc_branch_E [31:0] $end
$var wire 6 2" opcode_D [5:0] $end
$var wire 32 3" mem_read_data_W [31:0] $end
$var wire 32 4" mem_read_data_M [31:0] $end
$var wire 26 5" jump_addr_D [25:0] $end
$var wire 32 6" instr_F [31:0] $end
$var wire 32 7" instr_D [31:0] $end
$var wire 32 8" immediate_E [31:0] $end
$var wire 32 9" immediate_D [31:0] $end
$var wire 6 :" funct_E [5:0] $end
$var wire 6 ;" funct_D [5:0] $end
$var wire 32 <" ALU_result_W [31:0] $end
$var wire 32 =" ALU_result_M [31:0] $end
$var wire 32 >" ALU_result_E [31:0] $end
$var wire 32 ?" ALU_input2_fw_E [31:0] $end
$var wire 32 @" ALU_input2_E [31:0] $end
$var wire 32 A" ALU_input1_fw_E [31:0] $end
$var wire 4 B" ALU_control_E [3:0] $end
$var parameter 32 C" MEM $end
$var parameter 32 D" REG $end
$var reg 32 E" pc_F [31:0] $end
$scope module add_imm $end
$var wire 32 F" b [31:0] $end
$var wire 32 G" sum [31:0] $end
$var wire 32 H" a [31:0] $end
$upscope $end
$scope module add_incr $end
$var wire 32 I" a [31:0] $end
$var wire 32 J" b [31:0] $end
$var wire 32 K" sum [31:0] $end
$upscope $end
$scope module alu $end
$var wire 1 " zero $end
$var wire 4 L" control [3:0] $end
$var wire 32 M" b [31:0] $end
$var wire 32 N" a [31:0] $end
$var reg 32 O" result [31:0] $end
$upscope $end
$scope module alu_control_unit $end
$var wire 2 P" op [1:0] $end
$var wire 6 Q" funct [5:0] $end
$var wire 8 R" ALUControlIn [7:0] $end
$var reg 4 S" control [3:0] $end
$upscope $end
$scope module control_unit $end
$var wire 6 T" opcode [5:0] $end
$var wire 1 n reset $end
$var reg 2 U" ALUOp [1:0] $end
$var reg 1 B ALUSrc $end
$var reg 2 V" Branch [1:0] $end
$var reg 2 W" Jump [1:0] $end
$var reg 1 < MemRead $end
$var reg 1 9 MemWrite $end
$var reg 1 6 MemtoReg $end
$var reg 1 1 RegDst $end
$var reg 1 / RegWrite $end
$upscope $end
$scope module data_mem $end
$var wire 1 m clock $end
$var wire 1 : mem_read_en $end
$var wire 1 7 mem_write_en $end
$var wire 1 n reset $end
$var wire 8 X" memory_addr [7:0] $end
$var wire 32 Y" mem_write_data [31:0] $end
$var wire 32 Z" mem_read_data [31:0] $end
$var wire 32 [" mem_access_addr [31:0] $end
$var parameter 32 \" MEM $end
$var integer 32 ]" i [31:0] $end
$upscope $end
$scope module decode_execute $end
$var wire 1 m clock $end
$var wire 13 ^" control_D [12:0] $end
$var wire 6 _" funct_D [5:0] $end
$var wire 1 n reset $end
$var wire 5 `" rs_D [4:0] $end
$var wire 5 a" rt_D [4:0] $end
$var wire 6 b" shamt_D [5:0] $end
$var wire 1 & stall_E $end
$var wire 5 c" reg_write_addr_D [4:0] $end
$var wire 32 d" reg_read_data2_D [31:0] $end
$var wire 32 e" reg_read_data1_D [31:0] $end
$var wire 32 f" pc_next_D [31:0] $end
$var wire 32 g" immediate_D [31:0] $end
$var reg 13 h" control_E [12:0] $end
$var reg 6 i" funct_E [5:0] $end
$var reg 32 j" immediate_E [31:0] $end
$var reg 32 k" pc_next_E [31:0] $end
$var reg 32 l" reg_read_data1_E [31:0] $end
$var reg 32 m" reg_read_data2_E [31:0] $end
$var reg 5 n" reg_write_addr_E [4:0] $end
$var reg 5 o" rs_E [4:0] $end
$var reg 5 p" rt_E [4:0] $end
$var reg 6 q" shamt_E [5:0] $end
$upscope $end
$scope module execute_memory $end
$var wire 32 r" ALU_result_E [31:0] $end
$var wire 1 m clock $end
$var wire 6 s" control_E [5:0] $end
$var wire 32 t" pc_branch_E [31:0] $end
$var wire 32 u" reg_read_data2_E [31:0] $end
$var wire 5 v" reg_write_addr_E [4:0] $end
$var wire 1 n reset $end
$var wire 1 " zero_flag_E $end
$var wire 1 $ stall_M $end
$var reg 32 w" ALU_result_M [31:0] $end
$var reg 6 x" control_M [5:0] $end
$var reg 32 y" pc_branch_M [31:0] $end
$var reg 32 z" reg_read_data2_M [31:0] $end
$var reg 5 {" reg_write_addr_M [4:0] $end
$var reg 1 ! zero_flag_M $end
$upscope $end
$scope module fetch_decode $end
$var wire 1 m clock $end
$var wire 32 |" pc_incr_F [31:0] $end
$var wire 1 n reset $end
$var wire 1 ' stall_D $end
$var wire 32 }" instr_F [31:0] $end
$var reg 32 ~" instr_D [31:0] $end
$var reg 32 !# pc_incr_D [31:0] $end
$upscope $end
$scope module forward_unit $end
$var wire 1 - RegWrite_M $end
$var wire 1 , RegWrite_W $end
$var wire 5 "# reg_write_addr_M [4:0] $end
$var wire 5 ## rs_E [4:0] $end
$var wire 5 $# rt_E [4:0] $end
$var wire 5 %# reg_write_addr_W [4:0] $end
$var reg 2 &# ForwardA [1:0] $end
$var reg 2 '# ForwardB [1:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 ; MemRead_E $end
$var wire 5 (# rs_D [4:0] $end
$var wire 5 )# rs_E [4:0] $end
$var wire 5 *# rt_D [4:0] $end
$var wire 5 +# rt_E [4:0] $end
$var reg 1 ' stall_D $end
$var reg 1 & stall_E $end
$var reg 1 % stall_F $end
$var reg 1 $ stall_M $end
$var reg 1 # stall_W $end
$upscope $end
$scope module instr_mem $end
$var wire 32 ,# pc [31:0] $end
$var wire 1 n reset $end
$var wire 32 -# instr [31:0] $end
$upscope $end
$scope module memory_writeback $end
$var wire 32 .# ALU_result_M [31:0] $end
$var wire 1 m clock $end
$var wire 2 /# control_M [1:0] $end
$var wire 32 0# mem_read_data_M [31:0] $end
$var wire 5 1# reg_write_addr_M [4:0] $end
$var wire 1 n reset $end
$var wire 1 # stall_W $end
$var reg 32 2# ALU_result_W [31:0] $end
$var reg 2 3# control_W [1:0] $end
$var reg 32 4# mem_read_data_W [31:0] $end
$var reg 5 5# reg_write_addr_W [4:0] $end
$upscope $end
$scope module mux_ALU_input1_fw $end
$var wire 32 6# a [31:0] $end
$var wire 32 7# c [31:0] $end
$var wire 2 8# sel [1:0] $end
$var wire 32 9# out [31:0] $end
$var wire 32 :# b [31:0] $end
$var parameter 32 ;# WIDTH $end
$upscope $end
$scope module mux_ALU_input2 $end
$var wire 32 <# a [31:0] $end
$var wire 32 =# b [31:0] $end
$var wire 32 ># c [31:0] $end
$var wire 2 ?# sel [1:0] $end
$var wire 32 @# out [31:0] $end
$var parameter 32 A# WIDTH $end
$upscope $end
$scope module mux_ALU_input2_fw $end
$var wire 32 B# a [31:0] $end
$var wire 32 C# c [31:0] $end
$var wire 2 D# sel [1:0] $end
$var wire 32 E# out [31:0] $end
$var wire 32 F# b [31:0] $end
$var parameter 32 G# WIDTH $end
$upscope $end
$scope module mux_MemtoReg $end
$var wire 32 H# a [31:0] $end
$var wire 32 I# b [31:0] $end
$var wire 1 3 sel $end
$var wire 32 J# out [31:0] $end
$var parameter 32 K# WIDTH $end
$upscope $end
$scope module mux_jump $end
$var wire 32 L# a [31:0] $end
$var wire 32 M# b [31:0] $end
$var wire 2 N# sel [1:0] $end
$var wire 32 O# out [31:0] $end
$var wire 32 P# c [31:0] $end
$var parameter 32 Q# WIDTH $end
$upscope $end
$scope module mux_regDst $end
$var wire 5 R# a [4:0] $end
$var wire 5 S# b [4:0] $end
$var wire 1 1 sel $end
$var wire 5 T# out [4:0] $end
$var parameter 32 U# WIDTH $end
$upscope $end
$scope module reg_file $end
$var wire 1 m clock $end
$var wire 5 V# read_addr1 [4:0] $end
$var wire 5 W# read_addr2 [4:0] $end
$var wire 32 X# read_data1 [31:0] $end
$var wire 32 Y# read_data2 [31:0] $end
$var wire 1 n reset $end
$var wire 5 Z# write_addr [4:0] $end
$var wire 32 [# write_data [31:0] $end
$var wire 1 , write_en $end
$var parameter 32 \# REG $end
$var integer 32 ]# i [31:0] $end
$upscope $end
$scope module sign $end
$var wire 16 ^# bit_16 [15:0] $end
$var wire 32 _# bit_32 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 \#
b101 U#
b100000 Q#
b100000 K#
b100000 G#
b100000 A#
b100000 ;#
b100000 \"
b10000 D"
b100000 C"
$end
#0
$dumpvars
b0 _#
b0 ^#
bx ]#
b0 [#
b0 Z#
bx Y#
bx X#
b0 W#
b0 V#
b0 T#
b0 S#
b0 R#
bx P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 J#
b0 I#
b0 H#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
bx -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
bx }"
b100 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
bx e"
bx d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
bx ]"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b10 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b10 L"
b100 K"
b100 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b10 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
bx 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b100 ."
b0 -"
b0 ,"
b0 +"
b0 *"
bx )"
b0 ("
bx '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
0n
0m
b10 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
bx a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b100 X
b0 W
b0 V
b0 U
b0 T
bx S
b0 R
bx Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
0B
0A
b0 @
b0 ?
b0 >
b0 =
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
b0 (
0'
0&
0%
0$
0#
1"
0!
$end
#2000
b0 S
b0 )"
b0 e"
b0 P#
b0 X#
b0 Q
b0 '"
b0 d"
b0 Y#
b10000 ]#
b100000 ]"
1m
#3000
1/
b10 D
b10 w
b10 U"
b1000000001010 ^"
11
b10001101010000000000000000000000 a
b10001101010000000000000000000000 6"
b10001101010000000000000000000000 }"
b10001101010000000000000000000000 -#
1n
#4000
0m
#6000
1B
1<
b0 D
b0 w
b0 U"
16
b1011001 ^"
01
b1100 l
b1100 B"
b1100 L"
b1100 S"
b100 V
b100 ,"
b100 f"
b100 O#
b101000000000000000000000000 W
b101000000000000000000000000 -"
b101000000000000000000000000 M#
b1010000000000000000000000 `
b1010000000000000000000000 5"
b1010 I
b1010 }
b1010 `"
b1010 (#
b1010 V#
b100011 ]
b100011 2"
b100011 T"
10
b1000 s"
1.
b10000000 R"
b10 C
b10 v
b10 P"
b10001101010000000000000000000000 b
b10001101010000000000000000000000 7"
b10001101010000000000000000000000 ~"
b100 Y
b100 /"
b100 !#
b100 L#
b1000000001010 h"
1!
b1000 X
b1000 ."
b1000 K"
b1000 |"
b10001101010000010000000000000001 a
b10001101010000010000000000000001 6"
b10001101010000010000000000000001 }"
b10001101010000010000000000000001 -#
b100 \
b100 E"
b100 I"
b100 ,#
1m
#8000
0m
#10000
b10 l
b10 B"
b10 L"
b10 S"
b1 N
b1 $"
b1 c"
b1 T#
b1000 V
b1000 ,"
b1000 f"
b1000 O#
b10 /#
1-
15
00
b1 ?#
1A
b1101 s"
1;
b0 R"
b0 C
b0 v
b0 P"
b1 d
b1 9"
b1 g"
b1 _#
b1 ^#
b101000001000000000000000100 W
b101000001000000000000000100 -"
b101000001000000000000000100 M#
b1010000010000000000000001 `
b1010000010000000000000001 5"
b1 e
b1 ;"
b1 _"
b1 G
b1 {
b1 a"
b1 *#
b1 R#
b1 W#
b1100 X
b1100 ."
b1100 K"
b1100 |"
b10000001000100000000000000101 a
b10000001000100000000000000101 6"
b10000001000100000000000000101 }"
b10000001000100000000000000101 -#
b1000 \
b1000 E"
b1000 I"
b1000 ,#
b1000 x"
b1011001 h"
b1010 H
b1010 |
b1010 o"
b1010 ##
b1010 )#
b100 [
b100 1"
b100 G"
b100 t"
b100 U
b100 +"
b100 H"
b100 k"
b10001101010000010000000000000001 b
b10001101010000010000000000000001 7"
b10001101010000010000000000000001 ~"
b1000 Y
b1000 /"
b1000 !#
b1000 L#
1m
#12000
0m
#14000
0/
0B
0<
b10 @
b10 u
b10 V"
b1 D
b1 w
b1 U"
b110000000000 ^"
06
1%
1'
1&
1$
1#
0"
b1 h
b1 >"
b1 O"
b1 r"
b1 i
b1 ?"
b1 M"
b1 E#
b10 N
b10 $"
b10 c"
b10 T#
b1100 V
b1100 ,"
b1100 f"
b1100 O#
b1 j
b1 @"
b1 @#
b1 B#
b100 _
b100 4"
b100 Z"
b100 0#
b101 d
b101 9"
b101 g"
b101 _#
b101 ^#
b100010000000000000010100 W
b100010000000000000010100 -"
b100010000000000000010100 M#
b1000100000000000000101 `
b1000100000000000000101 5"
b101 e
b101 ;"
b101 _"
b10 G
b10 {
b10 a"
b10 *#
b10 R#
b10 W#
b1 I
b1 }
b1 `"
b1 (#
b1 V#
b100 ]
b100 2"
b100 T"
b100 F"
1:
b11 /#
14
1,
b10000001000100000000000000101 b
b10000001000100000000000000101 7"
b10000001000100000000000000101 ~"
b1100 Y
b1100 /"
b1100 !#
b1100 L#
b1 R"
b1 :"
b1 Q"
b1 i"
b1 F
b1 z
b1 p"
b1 $#
b1 +#
b1 c
b1 8"
b1 j"
b1 =#
b1 M
b1 #"
b1 n"
b1 v"
b1100 [
b1100 1"
b1100 G"
b1100 t"
b1000 U
b1000 +"
b1000 H"
b1000 k"
b1101 x"
b100 Z
b100 0"
b100 y"
b10 3#
b10000 X
b10000 ."
b10000 K"
b10000 |"
b10101101010000010000000000000010 a
b10101101010000010000000000000010 6"
b10101101010000010000000000000010 }"
b10101101010000010000000000000010 -#
b1100 \
b1100 E"
b1100 I"
b1100 ,#
1m
#16000
0m
#18000
0%
0'
0&
0$
0#
1/
b0 @
b0 u
b0 V"
b10 D
b10 w
b10 U"
b1000000001010 ^"
11
b0 N
b0 $"
b0 c"
b0 T#
b0 d
b0 9"
b0 g"
b0 _#
b0 ^#
b0 W
b0 -"
b0 M#
b0 `
b0 5"
b0 e
b0 ;"
b0 _"
b0 G
b0 {
b0 a"
b0 *#
b0 R#
b0 W#
b0 I
b0 }
b0 `"
b0 (#
b0 V#
b0 ]
b0 2"
b0 T"
b0 b
b0 7"
b0 ~"
1m
#20000
0m
#22000
b1 N
b1 $"
b1 c"
b1 T#
0/
1B
19
b0 D
b0 w
b0 U"
b110000 ^"
01
b1100 l
b1100 B"
b1100 L"
b1100 S"
0%
0'
0&
0$
0#
1"
b0 h
b0 >"
b0 O"
b0 r"
b0 i
b0 ?"
b0 M"
b0 E#
b10000 V
b10000 ,"
b10000 f"
b10000 O#
b0 j
b0 @"
b0 @#
b0 B#
b1010 _
b1010 4"
b1010 Z"
b1010 0#
b100 J
b100 ~
b100 :#
b100 F#
b100 J#
b100 [#
b10 d
b10 9"
b10 g"
b10 _#
b10 ^#
b101000001000000000000001000 W
b101000001000000000000001000 -"
b101000001000000000000001000 M#
b1010000010000000000000010 `
b1010000010000000000000010 5"
b10 e
b10 ;"
b10 _"
b1 G
b1 {
b1 a"
b1 *#
b1 R#
b1 W#
b1010 I
b1010 }
b1010 `"
b1010 (#
b1010 V#
b101011 ]
b101011 2"
b101011 T"
05
10
b0 ?#
0A
b1000 s"
0;
b10 C
b10 v
b10 P"
b0 F"
b1 X"
13
b10101101010000010000000000000010 b
b10101101010000010000000000000010 7"
b10101101010000010000000000000010 ~"
b10000 Y
b10000 /"
b10000 !#
b10000 L#
b1000000001010 h"
b10000000 R"
b0 :"
b0 Q"
b0 i"
b0 F
b0 z
b0 p"
b0 $#
b0 +#
b0 H
b0 |
b0 o"
b0 ##
b0 )#
b0 c
b0 8"
b0 j"
b0 =#
b0 M
b0 #"
b0 n"
b0 v"
b1100 [
b1100 1"
b1100 G"
b1100 t"
b1100 U
b1100 +"
b1100 H"
b1100 k"
b1 L
b1 ""
b1 {"
b1 "#
b1 1#
b1 g
b1 ="
b1 ["
b1 w"
b1 .#
b1 7#
b1 C#
0!
b1100 Z
b1100 0"
b1100 y"
b11 3#
b100 ^
b100 3"
b100 4#
b100 I#
b10100 X
b10100 ."
b10100 K"
b10100 |"
b100000011000110000000000000001 a
b100000011000110000000000000001 6"
b100000011000110000000000000001 }"
b100000011000110000000000000001 -#
b10000 \
b10000 E"
b10000 I"
b10000 ,#
1m
#24000
0m
#26000
0"
b1010 h
b1010 >"
b1010 O"
b1010 r"
1/
b11000 ^"
09
b10 l
b10 B"
b10 L"
b10 S"
b1 (
b1 o
b1 '#
b1 D#
b1010 i
b1010 ?"
b1010 M"
b1010 E#
b10 j
b10 @"
b10 @#
b10 B#
b0 _
b0 4"
b0 Z"
b0 0#
b11 N
b11 $"
b11 c"
b11 T#
b10100 V
b10100 ,"
b10100 f"
b10100 O#
b1010 J
b1010 ~
b1010 :#
b1010 F#
b1010 J#
b1010 [#
0:
b10 /#
04
b0 X"
00
0.
b1 ?#
1A
b10 s"
18
b0 C
b0 v
b0 P"
b1000 F"
b1 d
b1 9"
b1 g"
b1 _#
b1 ^#
b1100011000000000000000100 W
b1100011000000000000000100 -"
b1100011000000000000000100 M#
b11000110000000000000001 `
b11000110000000000000001 5"
b1 e
b1 ;"
b1 _"
b11 G
b11 {
b11 a"
b11 *#
b11 R#
b11 W#
b11 I
b11 }
b11 `"
b11 (#
b11 V#
b1000 ]
b1000 2"
b1000 T"
b11000 X
b11000 ."
b11000 K"
b11000 |"
b100000011000100000000000000001 a
b100000011000100000000000000001 6"
b100000011000100000000000000001 }"
b100000011000100000000000000001 -#
b10100 \
b10100 E"
b10100 I"
b10100 ,#
b1 K
b1 !"
b1 %#
b1 5#
b1 Z#
b1010 ^
b1010 3"
b1010 4#
b1010 I#
b1 f
b1 <"
b1 2#
b1 H#
b1000 x"
b0 L
b0 ""
b0 {"
b0 "#
b0 1#
b0 g
b0 ="
b0 ["
b0 w"
b0 .#
b0 7#
b0 C#
1!
b110000 h"
b10 R"
b10 :"
b10 Q"
b10 i"
b1 F
b1 z
b1 p"
b1 $#
b1 +#
b1010 H
b1010 |
b1010 o"
b1010 ##
b1010 )#
b10 c
b10 8"
b10 j"
b10 =#
b1 M
b1 #"
b1 n"
b1 v"
b11000 [
b11000 1"
b11000 G"
b11000 t"
b10000 U
b10000 +"
b10000 H"
b10000 k"
b100000011000110000000000000001 b
b100000011000110000000000000001 7"
b100000011000110000000000000001 ~"
b10100 Y
b10100 /"
b10100 !#
b10100 L#
1m
#28000
0m
#30000
b0 (
b0 o
b0 '#
b0 D#
0"
b1 h
b1 >"
b1 O"
b1 r"
b1 i
b1 ?"
b1 M"
b1 E#
b10 N
b10 $"
b10 c"
b10 T#
b11000 V
b11000 ,"
b11000 f"
b11000 O#
b1 j
b1 @"
b1 @#
b1 B#
b1100010000000000000000100 W
b1100010000000000000000100 -"
b1100010000000000000000100 M#
b11000100000000000000001 `
b11000100000000000000001 5"
b10 G
b10 {
b10 a"
b10 *#
b10 R#
b10 W#
1.
b1000 s"
08
b100 F"
17
b0 /#
0-
b1010 X"
03
b0 J
b0 ~
b0 :#
b0 F#
b0 J#
b0 [#
b100000011000100000000000000001 b
b100000011000100000000000000001 7"
b100000011000100000000000000001 ~"
b11000 Y
b11000 /"
b11000 !#
b11000 L#
b11000 h"
b1 R"
b1 :"
b1 Q"
b1 i"
b11 F
b11 z
b11 p"
b11 $#
b11 +#
b11 H
b11 |
b11 o"
b11 ##
b11 )#
b1 c
b1 8"
b1 j"
b1 =#
b11 M
b11 #"
b11 n"
b11 v"
b11000 [
b11000 1"
b11000 G"
b11000 t"
b10100 U
b10100 +"
b10100 H"
b10100 k"
b10 x"
b1 L
b1 ""
b1 {"
b1 "#
b1 1#
b1010 g
b1010 ="
b1010 ["
b1010 w"
b1010 .#
b1010 7#
b1010 C#
0!
b11000 Z
b11000 0"
b11000 y"
b10 3#
b0 K
b0 !"
b0 %#
b0 5#
b0 Z#
b0 ^
b0 3"
b0 4#
b0 I#
b0 f
b0 <"
b0 2#
b0 H#
b11100 X
b11100 ."
b11100 K"
b11100 |"
b110001100001000000 a
b110001100001000000 6"
b110001100001000000 }"
b110001100001000000 -#
b11000 \
b11000 E"
b11000 I"
b11000 ,#
1m
#32000
0m
#34000
b10 h
b10 >"
b10 O"
b10 r"
b1 k
b1 A"
b1 N"
b1 9#
b10 )
b10 p
b10 &#
b10 8#
0B
b10 D
b10 w
b10 U"
11
b11 N
b11 $"
b11 c"
b11 T#
b1000000001110 ^"
1+
b11100 V
b11100 ,"
b11100 f"
b11100 O#
0,
b1010 J
b1010 ~
b1010 :#
b1010 F#
b1010 J#
b1010 [#
07
b10 /#
1-
b1 X"
b1100001000000 d
b1100001000000 9"
b1100001000000 g"
b1100001000000 _#
b1100001000000 ^#
b11000110000100000000 W
b11000110000100000000 -"
b11000110000100000000 M#
b110001100001000000 `
b110001100001000000 5"
b0 e
b0 ;"
b0 _"
b1 E
b1 y
b1 b"
b11 T
b11 *"
b11 S#
b11 G
b11 {
b11 a"
b11 *#
b11 R#
b11 W#
b0 I
b0 }
b0 `"
b0 (#
b0 V#
b0 ]
b0 2"
b0 T"
b100000 X
b100000 ."
b100000 K"
b100000 |"
b1000000000000000000000001001 a
b1000000000000000000000001001 6"
b1000000000000000000000001001 }"
b1000000000000000000000001001 -#
b11100 \
b11100 E"
b11100 I"
b11100 ,#
b0 3#
b1 K
b1 !"
b1 %#
b1 5#
b1 Z#
b1010 f
b1010 <"
b1010 2#
b1010 H#
b1000 x"
b11 L
b11 ""
b11 {"
b11 "#
b11 1#
b1 g
b1 ="
b1 ["
b1 w"
b1 .#
b1 7#
b1 C#
b10 F
b10 z
b10 p"
b10 $#
b10 +#
b10 M
b10 #"
b10 n"
b10 v"
b11100 [
b11100 1"
b11100 G"
b11100 t"
b11000 U
b11000 +"
b11000 H"
b11000 k"
b110001100001000000 b
b110001100001000000 7"
b110001100001000000 ~"
b11100 Y
b11100 /"
b11100 !#
b11100 L#
1m
#36000
0m
#38000
1"
0/
b1 >
b1 r
b1 W"
b1 N#
b0 D
b0 w
b0 U"
01
b1100 l
b1100 B"
b1100 L"
b1100 S"
b0 )
b0 p
b0 &#
b0 8#
b1 i
b1 ?"
b1 M"
b1 E#
b0 N
b0 $"
b0 c"
b0 T#
b10000000 ^"
0+
b100100 V
b100100 ,"
b100100 f"
b100100 O#
b1 j
b1 @"
b1 @#
b1 B#
b0 h
b0 >"
b0 O"
b0 r"
b1001 d
b1001 9"
b1001 g"
b1001 _#
b1001 ^#
b100100 W
b100100 -"
b100100 M#
b1001 `
b1001 5"
b1001 e
b1001 ;"
b1001 _"
b0 E
b0 y
b0 b"
b0 T
b0 *"
b0 S#
b0 G
b0 {
b0 a"
b0 *#
b0 R#
b0 W#
b10 ]
b10 2"
b10 T"
10
1*
b10 ?#
0A
b10 C
b10 v
b10 P"
b110000100000000 F"
b0 k
b0 A"
b0 N"
b0 9#
b10 X"
1,
b1 J
b1 ~
b1 :#
b1 F#
b1 J#
b1 [#
b1000000000000000000000001001 b
b1000000000000000000000001001 7"
b1000000000000000000000001001 ~"
b100000 Y
b100000 /"
b100000 !#
b100000 L#
b1000000001110 h"
b10000000 R"
b0 :"
b0 Q"
b0 i"
b1 >#
b1 x
b1 q"
b11 F
b11 z
b11 p"
b11 $#
b11 +#
b0 H
b0 |
b0 o"
b0 ##
b0 )#
b1100001000000 c
b1100001000000 8"
b1100001000000 j"
b1100001000000 =#
b11 M
b11 #"
b11 n"
b11 v"
b110000100011100 [
b110000100011100 1"
b110000100011100 G"
b110000100011100 t"
b11100 U
b11100 +"
b11100 H"
b11100 k"
b10 L
b10 ""
b10 {"
b10 "#
b10 1#
b10 g
b10 ="
b10 ["
b10 w"
b10 .#
b10 7#
b10 C#
b11100 Z
b11100 0"
b11100 y"
b10 3#
b11 K
b11 !"
b11 %#
b11 5#
b11 Z#
b1 f
b1 <"
b1 2#
b1 H#
b100100 X
b100100 ."
b100100 K"
b100100 |"
b100100001001000000000000000011 a
b100100001001000000000000000011 6"
b100100001001000000000000000011 }"
b100100001001000000000000000011 -#
b100000 \
b100000 E"
b100000 I"
b100000 ,#
1m
#40000
0m
#42000
1/
1B
b0 >
b0 r
b0 W"
b0 N#
b100000011000 ^"
b1 D
b1 w
b1 U"
b10 l
b10 B"
b10 L"
b10 S"
b0 i
b0 ?"
b0 M"
b0 E#
b100100 V
b100100 ,"
b100100 f"
b100100 O#
b100 N
b100 $"
b100 c"
b100 T#
b10 J
b10 ~
b10 :#
b10 F#
b10 J#
b10 [#
b0 X"
00
b0 ?#
0*
b0 s"
0.
b1 =
b1 q
b0 C
b0 v
b0 P"
b0 j
b0 @"
b0 @#
b0 B#
b100100 F"
b11 d
b11 9"
b11 g"
b11 _#
b11 ^#
b100100000000000000001100 W
b100100000000000000001100 -"
b100100000000000000001100 M#
b1001000000000000000011 `
b1001000000000000000011 5"
b11 e
b11 ;"
b11 _"
b100 G
b100 {
b100 a"
b100 *#
b100 R#
b100 W#
b1010 S
b1010 )"
b1010 e"
b1010 P#
b1010 X#
b1 I
b1 }
b1 `"
b1 (#
b1 V#
b1001 ]
b1001 2"
b1001 T"
b101000 X
b101000 ."
b101000 K"
b101000 |"
b1000110010100000100101 a
b1000110010100000100101 6"
b1000110010100000100101 }"
b1000110010100000100101 -#
b100100 \
b100100 E"
b100100 I"
b100100 ,#
b10 K
b10 !"
b10 %#
b10 5#
b10 Z#
b10 f
b10 <"
b10 2#
b10 H#
b11 L
b11 ""
b11 {"
b11 "#
b11 1#
b0 g
b0 ="
b0 ["
b0 w"
b0 .#
b0 7#
b0 C#
1!
b110000100011100 Z
b110000100011100 0"
b110000100011100 y"
b10000000 h"
b1001 R"
b1001 :"
b1001 Q"
b1001 i"
b0 >#
b0 x
b0 q"
b0 F
b0 z
b0 p"
b0 $#
b0 +#
b1001 c
b1001 8"
b1001 j"
b1001 =#
b0 M
b0 #"
b0 n"
b0 v"
b1001000 [
b1001000 1"
b1001000 G"
b1001000 t"
b100100 U
b100100 +"
b100100 H"
b100100 k"
b100100001001000000000000000011 b
b100100001001000000000000000011 7"
b100100001001000000000000000011 ~"
b100100 Y
b100100 /"
b100100 !#
b100100 L#
1m
#44000
0m
#46000
0B
b10 D
b10 w
b10 U"
b1000000001010 ^"
11
b110 l
b110 B"
b110 L"
b110 S"
b11 i
b11 ?"
b11 M"
b11 E#
b11 j
b11 @"
b11 @#
b11 B#
0"
b111 h
b111 >"
b111 O"
b111 r"
b101 N
b101 $"
b101 c"
b101 T#
b101000 V
b101000 ,"
b101000 f"
b101000 O#
b1010 k
b1010 A"
b1010 N"
b1010 9#
b10100000100101 d
b10100000100101 9"
b10100000100101 g"
b10100000100101 _#
b10100000100101 ^#
b100011001010000010010100 W
b100011001010000010010100 -"
b100011001010000010010100 M#
b1000110010100000100101 `
b1000110010100000100101 5"
b100101 e
b100101 ;"
b100101 _"
b101 T
b101 *"
b101 S#
b1 Q
b1 '"
b1 d"
b1 Y#
b11 G
b11 {
b11 a"
b11 *#
b11 R#
b11 W#
b0 ]
b0 2"
b0 T"
b1000 s"
1.
b1 ?#
1A
b0 =
b0 q
b1 C
b1 v
b1 P"
b110000 [
b110000 1"
b110000 G"
b110000 t"
b1100 F"
b0 /#
0-
b0 J
b0 ~
b0 :#
b0 F#
b0 J#
b0 [#
b1000110010100000100101 b
b1000110010100000100101 7"
b1000110010100000100101 ~"
b101000 Y
b101000 /"
b101000 !#
b101000 L#
b100000011000 h"
b1000011 R"
b11 :"
b11 Q"
b11 i"
b100 F
b100 z
b100 p"
b100 $#
b100 +#
b1 H
b1 |
b1 o"
b1 ##
b1 )#
b11 c
b11 8"
b11 j"
b11 =#
b100 M
b100 #"
b100 n"
b100 v"
b1010 R
b1010 ("
b1010 l"
b1010 6#
b0 x"
b0 L
b0 ""
b0 {"
b0 "#
b0 1#
b1001000 Z
b1001000 0"
b1001000 y"
b11 K
b11 !"
b11 %#
b11 5#
b11 Z#
b0 f
b0 <"
b0 2#
b0 H#
b101100 X
b101100 ."
b101100 K"
b101100 |"
b1001010011000000100100 a
b1001010011000000100100 6"
b1001010011000000100100 }"
b1001010011000000100100 -#
b101000 \
b101000 E"
b101000 I"
b101000 ,#
1m
#48000
0m
#50000
b1 l
b1 B"
b1 L"
b1 S"
b1011 h
b1011 >"
b1011 O"
b1011 r"
b1 i
b1 ?"
b1 M"
b1 E#
b1 j
b1 @"
b1 @#
b1 B#
b110 N
b110 $"
b110 c"
b110 T#
b101100 V
b101100 ,"
b101100 f"
b101100 O#
0,
b10 /#
1-
b111 X"
10
b0 ?#
0A
b10 C
b10 v
b10 P"
b1010000010010100 F"
b11000000100100 d
b11000000100100 9"
b11000000100100 g"
b11000000100100 _#
b11000000100100 ^#
b100101001100000010010000 W
b100101001100000010010000 -"
b100101001100000010010000 M#
b1001010011000000100100 `
b1001010011000000100100 5"
b100100 e
b100100 ;"
b100100 _"
b110 T
b110 *"
b110 S#
b101 G
b101 {
b101 a"
b101 *#
b101 R#
b101 W#
b0 Q
b0 '"
b0 d"
b0 Y#
b110000 X
b110000 ."
b110000 K"
b110000 |"
b10101101010000000000000000000100 a
b10101101010000000000000000000100 6"
b10101101010000000000000000000100 }"
b10101101010000000000000000000100 -#
b101100 \
b101100 E"
b101100 I"
b101100 ,#
b0 3#
b0 K
b0 !"
b0 %#
b0 5#
b0 Z#
b1000 x"
b100 L
b100 ""
b100 {"
b100 "#
b100 1#
b111 g
b111 ="
b111 ["
b111 w"
b111 .#
b111 7#
b111 C#
0!
b110000 Z
b110000 0"
b110000 y"
b1000000001010 h"
b10100101 R"
b100101 :"
b100101 Q"
b100101 i"
b11 F
b11 z
b11 p"
b11 $#
b11 +#
b10100000100101 c
b10100000100101 8"
b10100000100101 j"
b10100000100101 =#
b101 M
b101 #"
b101 n"
b101 v"
b1 P
b1 &"
b1 m"
b1 u"
b1 <#
b1010000010111100 [
b1010000010111100 1"
b1010000010111100 G"
b1010000010111100 t"
b101000 U
b101000 +"
b101000 H"
b101000 k"
b1001010011000000100100 b
b1001010011000000100100 7"
b1001010011000000100100 ~"
b101100 Y
b101100 /"
b101100 !#
b101100 L#
1m
#52000
0m
#54000
0"
0/
1B
19
b0 D
b0 w
b0 U"
b110000 ^"
01
b0 l
b0 B"
b0 L"
b0 S"
b10 (
b10 o
b10 '#
b10 D#
b1010 h
b1010 >"
b1010 O"
b1010 r"
b1011 i
b1011 ?"
b1011 M"
b1011 E#
b0 N
b0 $"
b0 c"
b0 T#
b110000 V
b110000 ,"
b110000 f"
b110000 O#
b0 j
b0 @"
b0 @#
b0 B#
b100 d
b100 9"
b100 g"
b100 _#
b100 ^#
b101000000000000000000010000 W
b101000000000000000000010000 -"
b101000000000000000000010000 M#
b1010000000000000000000100 `
b1010000000000000000000100 5"
b100 e
b100 ;"
b100 _"
b0 T
b0 *"
b0 S#
b0 G
b0 {
b0 a"
b0 *#
b0 R#
b0 W#
b0 S
b0 )"
b0 e"
b0 P#
b0 X#
b1010 I
b1010 }
b1010 `"
b1010 (#
b1010 V#
b101011 ]
b101011 2"
b101011 T"
b1100000010010000 F"
b1011 X"
1,
b111 J
b111 ~
b111 :#
b111 F#
b111 J#
b111 [#
b10101101010000000000000000000100 b
b10101101010000000000000000000100 7"
b10101101010000000000000000000100 ~"
b110000 Y
b110000 /"
b110000 !#
b110000 L#
b10100100 R"
b100100 :"
b100100 Q"
b100100 i"
b101 F
b101 z
b101 p"
b101 $#
b101 +#
b11000000100100 c
b11000000100100 8"
b11000000100100 j"
b11000000100100 =#
b110 M
b110 #"
b110 n"
b110 v"
b0 P
b0 &"
b0 m"
b0 u"
b0 <#
b1100000010111100 [
b1100000010111100 1"
b1100000010111100 G"
b1100000010111100 t"
b101100 U
b101100 +"
b101100 H"
b101100 k"
b101 L
b101 ""
b101 {"
b101 "#
b101 1#
b1 O
b1 %"
b1 Y"
b1 z"
b1011 g
b1011 ="
b1011 ["
b1011 w"
b1011 .#
b1011 7#
b1011 C#
b1010000010111100 Z
b1010000010111100 0"
b1010000010111100 y"
b10 3#
b100 K
b100 !"
b100 %#
b100 5#
b100 Z#
b111 f
b111 <"
b111 2#
b111 H#
b110100 X
b110100 ."
b110100 K"
b110100 |"
b10101101001000010000000000000011 a
b10101101001000010000000000000011 6"
b10101101001000010000000000000011 }"
b10101101001000010000000000000011 -#
b110000 \
b110000 E"
b110000 I"
b110000 ,#
1m
#56000
0m
#58000
b10 l
b10 B"
b10 L"
b10 S"
b0 (
b0 o
b0 '#
b0 D#
b100 j
b100 @"
b100 @#
b100 B#
0"
b100 h
b100 >"
b100 O"
b100 r"
b0 k
b0 A"
b0 N"
b0 9#
b1 N
b1 $"
b1 c"
b1 T#
b110100 V
b110100 ,"
b110100 f"
b110100 O#
b1011 J
b1011 ~
b1011 :#
b1011 F#
b1011 J#
b1011 [#
b100 i
b100 ?"
b100 M"
b100 E#
b1010 X"
00
0.
b1 ?#
1A
b10 s"
18
b0 C
b0 v
b0 P"
b10000 F"
b11 d
b11 9"
b11 g"
b11 _#
b11 ^#
b100100001000000000000001100 W
b100100001000000000000001100 -"
b100100001000000000000001100 M#
b1001000010000000000000011 `
b1001000010000000000000011 5"
b11 e
b11 ;"
b11 _"
b1010 Q
b1010 '"
b1010 d"
b1010 Y#
b1 G
b1 {
b1 a"
b1 *#
b1 R#
b1 W#
b1001 I
b1001 }
b1001 `"
b1001 (#
b1001 V#
b111000 X
b111000 ."
b111000 K"
b111000 |"
b1000100100000000101010 a
b1000100100000000101010 6"
b1000100100000000101010 }"
b1000100100000000101010 -#
b110100 \
b110100 E"
b110100 I"
b110100 ,#
b101 K
b101 !"
b101 %#
b101 5#
b101 Z#
b1011 f
b1011 <"
b1011 2#
b1011 H#
b110 L
b110 ""
b110 {"
b110 "#
b110 1#
b0 O
b0 %"
b0 Y"
b0 z"
b1010 g
b1010 ="
b1010 ["
b1010 w"
b1010 .#
b1010 7#
b1010 C#
b1100000010111100 Z
b1100000010111100 0"
b1100000010111100 y"
b110000 h"
b100 R"
b100 :"
b100 Q"
b100 i"
b0 F
b0 z
b0 p"
b0 $#
b0 +#
b1010 H
b1010 |
b1010 o"
b1010 ##
b1010 )#
b100 c
b100 8"
b100 j"
b100 =#
b0 M
b0 #"
b0 n"
b0 v"
b0 R
b0 ("
b0 l"
b0 6#
b1000000 [
b1000000 1"
b1000000 G"
b1000000 t"
b110000 U
b110000 +"
b110000 H"
b110000 k"
b10101101001000010000000000000011 b
b10101101001000010000000000000011 7"
b10101101001000010000000000000011 ~"
b110100 Y
b110100 /"
b110100 !#
b110100 L#
1m
#60000
0m
#62000
1/
0B
09
b10 D
b10 w
b10 U"
b1000000001010 ^"
11
b11 h
b11 >"
b11 O"
b11 r"
b11 i
b11 ?"
b11 M"
b11 E#
b1000 N
b1000 $"
b1000 c"
b1000 T#
b111000 V
b111000 ,"
b111000 f"
b111000 O#
b11 j
b11 @"
b11 @#
b11 B#
b100000000101010 d
b100000000101010 9"
b100000000101010 g"
b100000000101010 _#
b100000000101010 ^#
b100010010000000010101000 W
b100010010000000010101000 -"
b100010010000000010101000 M#
b1000100100000000101010 `
b1000100100000000101010 5"
b101010 e
b101010 ;"
b101010 _"
b1000 T
b1000 *"
b1000 S#
b10 Q
b10 '"
b10 d"
b10 Y#
b10 G
b10 {
b10 a"
b10 *#
b10 R#
b10 W#
b1010 S
b1010 )"
b1010 e"
b1010 P#
b1010 X#
b1 I
b1 }
b1 `"
b1 (#
b1 V#
b0 ]
b0 2"
b0 T"
b1100 F"
17
b0 /#
0-
b100 X"
b1010 J
b1010 ~
b1010 :#
b1010 F#
b1010 J#
b1010 [#
b1000100100000000101010 b
b1000100100000000101010 7"
b1000100100000000101010 ~"
b111000 Y
b111000 /"
b111000 !#
b111000 L#
b11 R"
b11 :"
b11 Q"
b11 i"
b1 F
b1 z
b1 p"
b1 $#
b1 +#
b1001 H
b1001 |
b1001 o"
b1001 ##
b1001 )#
b11 c
b11 8"
b11 j"
b11 =#
b1 M
b1 #"
b1 n"
b1 v"
b1010 P
b1010 &"
b1010 m"
b1010 u"
b1010 <#
b1000000 [
b1000000 1"
b1000000 G"
b1000000 t"
b110100 U
b110100 +"
b110100 H"
b110100 k"
b10 x"
b0 L
b0 ""
b0 {"
b0 "#
b0 1#
b100 g
b100 ="
b100 ["
b100 w"
b100 .#
b100 7#
b100 C#
b1000000 Z
b1000000 0"
b1000000 y"
b110 K
b110 !"
b110 %#
b110 5#
b110 Z#
b1010 f
b1010 <"
b1010 2#
b1010 H#
b111100 X
b111100 ."
b111100 K"
b111100 |"
b0 a
b0 6"
b0 }"
b0 -#
b111000 \
b111000 E"
b111000 I"
b111000 ,#
1m
#64000
0m
#66000
1"
b111 l
b111 B"
b111 L"
b111 S"
b10 i
b10 ?"
b10 M"
b10 E#
b0 h
b0 >"
b0 O"
b0 r"
b10 j
b10 @"
b10 @#
b10 B#
b1010 k
b1010 A"
b1010 N"
b1010 9#
b0 N
b0 $"
b0 c"
b0 T#
b111100 V
b111100 ,"
b111100 f"
b111100 O#
0,
b100 J
b100 ~
b100 :#
b100 F#
b100 J#
b100 [#
b11 X"
10
1.
b0 ?#
0A
b1000 s"
08
b10 C
b10 v
b10 P"
b10000000010101000 F"
b0 d
b0 9"
b0 g"
b0 _#
b0 ^#
b0 W
b0 -"
b0 M#
b0 `
b0 5"
b0 e
b0 ;"
b0 _"
b0 T
b0 *"
b0 S#
b0 Q
b0 '"
b0 d"
b0 Y#
b0 G
b0 {
b0 a"
b0 *#
b0 R#
b0 W#
b0 S
b0 )"
b0 e"
b0 P#
b0 X#
b0 I
b0 }
b0 `"
b0 (#
b0 V#
b1000000 X
b1000000 ."
b1000000 K"
b1000000 |"
b111100 \
b111100 E"
b111100 I"
b111100 ,#
b0 3#
b0 K
b0 !"
b0 %#
b0 5#
b0 Z#
b100 f
b100 <"
b100 2#
b100 H#
b1 L
b1 ""
b1 {"
b1 "#
b1 1#
b1010 O
b1010 %"
b1010 Y"
b1010 z"
b11 g
b11 ="
b11 ["
b11 w"
b11 .#
b11 7#
b11 C#
b1000000001010 h"
b10101010 R"
b101010 :"
b101010 Q"
b101010 i"
b10 F
b10 z
b10 p"
b10 $#
b10 +#
b1 H
b1 |
b1 o"
b1 ##
b1 )#
b100000000101010 c
b100000000101010 8"
b100000000101010 j"
b100000000101010 =#
b1000 M
b1000 #"
b1000 n"
b1000 v"
b10 P
b10 &"
b10 m"
b10 u"
b10 <#
b1010 R
b1010 ("
b1010 l"
b1010 6#
b10000000011100000 [
b10000000011100000 1"
b10000000011100000 G"
b10000000011100000 t"
b111000 U
b111000 +"
b111000 H"
b111000 k"
b0 b
b0 7"
b0 ~"
b111100 Y
b111100 /"
b111100 !#
b111100 L#
1m
#68000
0m
#70000
b1100 l
b1100 B"
b1100 L"
b1100 S"
b0 i
b0 ?"
b0 M"
b0 E#
1"
b0 h
b0 >"
b0 O"
b0 r"
b1000000 V
b1000000 ,"
b1000000 f"
b1000000 O#
b0 j
b0 @"
b0 @#
b0 B#
b0 k
b0 A"
b0 N"
b0 9#
b0 F"
07
b10 /#
1-
b0 X"
b11 J
b11 ~
b11 :#
b11 F#
b11 J#
b11 [#
b1000000 Y
b1000000 /"
b1000000 !#
b1000000 L#
b10000000 R"
b0 :"
b0 Q"
b0 i"
b0 F
b0 z
b0 p"
b0 $#
b0 +#
b0 H
b0 |
b0 o"
b0 ##
b0 )#
b0 c
b0 8"
b0 j"
b0 =#
b0 M
b0 #"
b0 n"
b0 v"
b0 P
b0 &"
b0 m"
b0 u"
b0 <#
b0 R
b0 ("
b0 l"
b0 6#
b111100 [
b111100 1"
b111100 G"
b111100 t"
b111100 U
b111100 +"
b111100 H"
b111100 k"
b1000 x"
b1000 L
b1000 ""
b1000 {"
b1000 "#
b1000 1#
b10 O
b10 %"
b10 Y"
b10 z"
b0 g
b0 ="
b0 ["
b0 w"
b0 .#
b0 7#
b0 C#
1!
b10000000011100000 Z
b10000000011100000 0"
b10000000011100000 y"
b1 K
b1 !"
b1 %#
b1 5#
b1 Z#
b11 f
b11 <"
b11 2#
b11 H#
b1000100 X
b1000100 ."
b1000100 K"
b1000100 |"
b1000000 \
b1000000 E"
b1000000 I"
b1000000 ,#
1m
#72000
0m
#74000
b1000100 V
b1000100 ,"
b1000100 f"
b1000100 O#
1,
b0 J
b0 ~
b0 :#
b0 F#
b0 J#
b0 [#
b1001000 X
b1001000 ."
b1001000 K"
b1001000 |"
b1000100 \
b1000100 E"
b1000100 I"
b1000100 ,#
b10 3#
b1000 K
b1000 !"
b1000 %#
b1000 5#
b1000 Z#
b0 f
b0 <"
b0 2#
b0 H#
b0 L
b0 ""
b0 {"
b0 "#
b0 1#
b0 O
b0 %"
b0 Y"
b0 z"
b111100 Z
b111100 0"
b111100 y"
b1000000 [
b1000000 1"
b1000000 G"
b1000000 t"
b1000000 U
b1000000 +"
b1000000 H"
b1000000 k"
b1000100 Y
b1000100 /"
b1000100 !#
b1000100 L#
1m
#76000
0m
#78000
b1001000 V
b1001000 ,"
b1001000 f"
b1001000 O#
b1001000 Y
b1001000 /"
b1001000 !#
b1001000 L#
b1000100 [
b1000100 1"
b1000100 G"
b1000100 t"
b1000100 U
b1000100 +"
b1000100 H"
b1000100 k"
b1000000 Z
b1000000 0"
b1000000 y"
b0 K
b0 !"
b0 %#
b0 5#
b0 Z#
b1001100 X
b1001100 ."
b1001100 K"
b1001100 |"
b1001000 \
b1001000 E"
b1001000 I"
b1001000 ,#
1m
#80000
0m
