
*** Running vivado
    with args -log SPIC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPIC.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source SPIC.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/utils_1/imports/synth_1/SPIC.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/utils_1/imports/synth_1/SPIC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SPIC -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28205
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1706.688 ; gain = 410.652 ; free physical = 3041 ; free virtual = 24342
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPIC' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:5]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:162]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:173]
INFO: [Synth 8-251] Error: Unable to open instrument.mem [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:185]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:162]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:226]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:271]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:291]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:355]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:222]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:192]
INFO: [Synth 8-6157] synthesizing module 'immediate_gen' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:137]
INFO: [Synth 8-6155] done synthesizing module 'immediate_gen' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:137]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:397]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:397]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:410]
INFO: [Synth 8-226] default block is never used [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:417]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:410]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:468]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:488]
INFO: [Synth 8-251] Error: Unable to open data.mem [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:500]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:468]
INFO: [Synth 8-6157] synthesizing module 'csr_registers' [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:649]
INFO: [Synth 8-6155] done synthesizing module 'csr_registers' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:649]
INFO: [Synth 8-6155] done synthesizing module 'SPIC' (0#1) [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:5]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
WARNING: [Synth 8-3848] Net memory in module/entity instruction_memory does not have driver. [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:166]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7137] Register csr_mem_reg[0] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[1] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[2] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[3] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[4] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[5] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[6] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[7] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[8] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[9] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[10] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[11] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[12] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[13] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[14] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[15] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[16] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[17] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[18] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[19] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[20] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[21] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[22] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[23] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[24] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[25] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[26] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[27] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[28] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[29] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[30] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[31] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[32] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[33] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[34] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[35] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[36] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[37] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[38] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[39] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[40] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[41] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[42] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[43] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[44] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[45] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[46] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[47] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[48] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[49] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[50] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[51] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[52] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[53] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[54] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[55] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[56] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[57] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[58] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[59] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[60] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[61] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[62] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[63] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[64] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[65] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[66] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[67] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[68] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[69] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[70] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[71] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[72] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[73] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[74] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[75] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[76] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[77] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[78] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[79] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[80] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[81] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[82] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[83] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[84] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[85] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[86] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[87] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[88] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[89] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[90] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[91] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[92] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[93] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[94] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[95] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[96] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[97] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[98] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
WARNING: [Synth 8-7137] Register csr_mem_reg[99] in module csr_registers has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v:688]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port instr[6] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[5] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[4] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[3] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[2] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[1] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[0] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 2922.734 ; gain = 1626.699 ; free physical = 1872 ; free virtual = 23171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 2922.734 ; gain = 1626.699 ; free physical = 1873 ; free virtual = 23172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:15 . Memory (MB): peak = 2946.746 ; gain = 1650.711 ; free physical = 236 ; free virtual = 18551
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4097  
	                1 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit	(65536 X 32 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 13    
	   7 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 4096  
	   2 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6851] RAM (MEM/mem_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-7129] Port addr[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:46 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 278 ; free virtual = 17317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------+-----------+----------------------+-------------------+
|SPIC        | MEM/mem_reg      | Implied   | 64 K x 32            | RAM256X1S x 8192  | 
|SPIC        | RF/registers_reg | Implied   | 32 x 32              | RAM32M x 12       | 
+------------+------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:02:57 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 262 ; free virtual = 17342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:02:57 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 223 ; free virtual = 17327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 214 ; free virtual = 17318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 217 ; free virtual = 17321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 217 ; free virtual = 17321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 217 ; free virtual = 17321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 217 ; free virtual = 17321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 217 ; free virtual = 17321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |FDCE   |    31|
|5     |IBUF   |     2|
|6     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    75|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 217 ; free virtual = 17321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:03:01 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 6142 ; free virtual = 23264
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:03:01 . Memory (MB): peak = 3000.508 ; gain = 1704.473 ; free physical = 6176 ; free virtual = 23266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.508 ; gain = 0.000 ; free physical = 6172 ; free virtual = 23266
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.508 ; gain = 0.000 ; free physical = 6143 ; free virtual = 23254
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

lscpu: bad usage
Try 'lscpu --help' for more information.
Synth Design complete | Checksum: 385a0123
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:03 ; elapsed = 00:03:02 . Memory (MB): peak = 3000.508 ; gain = 1715.379 ; free physical = 6143 ; free virtual = 23254
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8366.459; main = 2287.207; forked = 6250.839
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13372.801; main = 2996.594; forked = 10376.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.594 ; gain = 0.000 ; free physical = 6142 ; free virtual = 23254
INFO: [Common 17-1381] The checkpoint '/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.runs/synth_1/SPIC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SPIC_utilization_synth.rpt -pb SPIC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 12:42:16 2025...
