I 000050 55 3534          1523301722688 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523301722689 2018.04.09 22:22:02)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code c0c09194c49696d6c7c1d19a92c7c4c7c2c693c3c1)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(0)(1)(17)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(2)(16)(18)(21)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(0)(1)(18)(15)(20)(22))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(1)(6)(18)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(1)(17)(19))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3810          1523301722676 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523301722677 2018.04.09 22:22:02)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code b0b0e6e5b0e7e5a7e7e5a8eae5b7b0b6b1b7b4b6b8)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 1933          1523301722706 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523301722707 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code cfcf999b99989ad8cdcfd796c8c8cbc9cdc9cbc8cf)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 2131          1523301722670 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523301722671 2018.04.09 22:22:02)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code b0b0b1e4b9e7e2a6e3e7f3eae8b6b6b6e6b6e3b6b9)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000056 55 2427          1523301722715 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523301722716 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code cfcfce9a90989dd99fc389949ac9cdc99cc9c6c9c9)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
I 000044 55 2211          1523301722657 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523301722658 2018.04.09 22:22:02)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code a1a1a7f7a2f6f4b7f1a3e5faf2a7a0a7f5a7f5a6a3)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000056 55 1672          1523301722724 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523301722725 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code dfdfd98c8b888ac98f8e99848ad9ddd98bd8ddd9de)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000050 55 2699          1523301722647 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523301722648 2018.04.09 22:22:02)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 9191979f92c69387c191d5cac297c797c597c59693)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000056 55 1252          1523301722733 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523301722734 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code efefe9bdbbb8edf9b8eda9b4bae9ede9bbe8ede9b9)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 3976          1523301722641 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523301722642 2018.04.09 22:22:02)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 9191959ec5c6c0879191d7cac497c797c497949799)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1323          1523301722742 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523301722743 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code efefebbcecb8bef9e4bba9b4baeab9e8ebe9ede9b9)
	(_ent
		(_time 1523301722740)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 973 1523300813654 onehotstack
(_unit VHDL(onehotstack 0 4)
	(_version vde)
	(_time 1523300813655 2018.04.09 22:06:53)
	(_source(\./../src/Constants.vhd\))
	(_parameters tan)
	(_code 424c4640151513544b460419174541454644434441)
	(_object
		(_type(_int operation 0 5(_array -1((_dto i 2 i 0)))))
		(_type(_int command 0 6(_array -1((_dto i 7 i 0)))))
		(_type(_int mem_addr 0 7(_array -1((_dto i 4 i 0)))))
		(_type(_int operand 0 8(_array -1((_dto i 15 i 0)))))
		(_cnst(_int ADD 0 0 10(_ent(_string \"000"\))))
		(_cnst(_int SUBT 0 0 11(_ent(_string \"001"\))))
		(_cnst(_int SHIFT 0 0 12(_ent(_string \"010"\))))
		(_cnst(_int JNZ 0 0 13(_ent(_string \"011"\))))
		(_cnst(_int PUSH 0 0 14(_ent(_string \"100"\))))
		(_cnst(_int POP 0 0 15(_ent(_string \"101"\))))
		(_cnst(_int POPIN 0 0 16(_ent(_string \"110"\))))
		(_cnst(_int HALT 0 0 17(_ent(_string \"111"\))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 105 (dpath_tb))
	(_version vde)
	(_time 1523301722710 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code cfce999a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523301722719 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code cfce999a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523301722728 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code dfde898d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523301722737 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code efeeb9bcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523301722746 2018.04.09 22:22:02)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code efeeb9bcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000044 55 3976          1523345663009 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523345663010 2018.04.10 10:34:23)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 6c6c6b6c6a3b3d7a6c6c2a37396a3a6a396a696a64)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2699          1523345663055 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523345663056 2018.04.10 10:34:23)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 9b9b9e95cbcc998dcb9bdfc0c89dcd9dcf9dcf9c99)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 2211          1523345663199 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523345663200 2018.04.10 10:34:23)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 28282e2d227f7d3e782a6c737b2e292e7c2e7c2f2a)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2131          1523345663230 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523345663231 2018.04.10 10:34:23)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code 47474645491015511410041d1f414141114114414e)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000050 55 3810          1523345663290 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523345663291 2018.04.10 10:34:23)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 8585d38a80d2d092d2d09ddfd0828583848281838d)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3534          1523345663308 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523345663309 2018.04.10 10:34:23)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 9595c49b94c3c383929484cfc79291929793c69694)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(0)(1)(17)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(2)(16)(18)(21)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(0)(1)(18)(15)(20)(22))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(1)(6)(18)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(1)(17)(19))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000056 55 1933          1523345663326 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523345663327 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code a5a5f3f3a0f2f0b2a7a5bdfca2a2a1a3a7a3a1a2a5)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 105 (dpath_tb))
	(_version vde)
	(_time 1523345663338 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code b4b5e2e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2427          1523345663371 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523345663372 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code d3d3d281d98481c583df958886d5d1d580d5dad5d5)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
I 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523345663375 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code d3d28581d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1672          1523345663387 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523345663388 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code e3e3e5b1e2b4b6f5b3b2a5b8b6e5e1e5b7e4e1e5e2)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523345663391 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code e3e2b5b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523345663418 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523345663419 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 020205050255001455004459570400045605000454)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523345663422 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 0203550405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1323          1523345663427 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523345663428 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 020207045555531409564459570754050604000454)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523345663431 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 1213451515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000056 55 4167          1523345663436 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523345663437 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 12124214144444044840034b151516141014111516)
	(_ent
		(_time 1523345663434)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523345663440 2018.04.10 10:34:23)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 1213451515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 3534          1523345668418 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523345668419 2018.04.10 10:34:28)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 8a8bdf85dfdcdc9c8d8b9bd0d88d8e8d888cd9898b)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(17)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(18)(21)(2)(16)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(18)(0)(1)(20)(22)(15))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(18)(1)(6)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(17)(19)(1))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000056 55 4167          1523345668652 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523345668653 2018.04.10 10:34:28)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 757b7675742323632f27642c727271737773767271)
	(_ent
		(_time 1523345663433)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523345668656 2018.04.10 10:34:28)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 757a7174752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3976          1523346595512 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523346595513 2018.04.10 10:49:55)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 00575306555751160000465b550656065506050608)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2699          1523346595518 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523346595519 2018.04.10 10:49:55)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 00575107025702165000445b530656065406540702)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 2211          1523346595525 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523346595526 2018.04.10 10:49:55)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 10474116124745064012544b431611164416441712)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2131          1523346595531 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523346595532 2018.04.10 10:49:55)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code 10474617194742064347534a481616164616431619)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(6)(0)(2)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(6)(8)(1))(_mon)(_read(5)(0)(2)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(6)(1))(_mon)(_read(5)(0)(2)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000050 55 3810          1523346595543 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523346595544 2018.04.10 10:49:55)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 1f481e1949484a08484a07454a181f191e181b1917)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3534          1523346595558 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523346595559 2018.04.10 10:49:55)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 2f78292a7d797939282e3e757d282b282d297c2c2e)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(0)(1)(17)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(2)(16)(18)(21)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(0)(1)(18)(15)(20)(22))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(1)(6)(18)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(1)(17)(19))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 110 (dpath_tb))
	(_version vde)
	(_time 1523346595566 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 2f792e2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2427          1523346595574 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523346595575 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 3f68693a60686d296f3379646a393d396c39363939)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
I 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523346595578 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 3f693e3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1672          1523346595583 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346595584 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 3f686e3b6b686a296f6e79646a393d396b383d393e)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523346595588 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 4e184f4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523346595593 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346595594 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 4e191f4d19194c58194c08151b484c481a494c4818)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523346595597 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 4e184f4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1323          1523346595605 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346595606 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 5e090d5d5e090f48550a18050b5b08595a585c5808)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523346595609 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 5e085f5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000056 55 4167          1523346595614 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346595615 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 5e09585c0f080848040c4f0759595a585c585d595a)
	(_ent
		(_time 1523345663433)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523346595618 2018.04.10 10:49:55)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 5e085f5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3976          1523346610574 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523346610575 2018.04.10 10:50:10)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code d785d785858086c1d7d7918c82d181d182d1d2d1df)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2699          1523346610590 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523346610591 2018.04.10 10:50:10)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code e6b4e4b4e2b1e4f0b6e6a2bdb5e0b0e0b2e0b2e1e4)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 2211          1523346610596 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523346610597 2018.04.10 10:50:10)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code e6b4e4b4e2b1b3f0b6e4a2bdb5e0e7e0b2e0b2e1e4)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2131          1523346610605 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523346610606 2018.04.10 10:50:10)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code f6a4f3a6f9a1a4e0a5a1b5acaef0f0f0a0f0a5f0ff)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000050 55 3810          1523346610621 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523346610622 2018.04.10 10:50:10)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 055601020052501252501d5f50020503040201030d)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3534          1523346610627 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523346610628 2018.04.10 10:50:10)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 05560602045353130204145f570201020703560604)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(17)(0)(1)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(18)(21)(2)(16)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(18)(0)(1)(20)(22)(15))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(18)(1)(6)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(17)(19)(1))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523346610639 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523346610640 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 154611131042400217410d4c121211131713111215)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 110 (dpath_tb))
	(_version vde)
	(_time 1523346610643 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 15471112154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2427          1523346610652 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523346610653 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 25767621297277337529637e7023272376232c2323)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
I 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523346610656 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 25772121257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1672          1523346610661 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346610662 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 25767120227270337574637e702327237122272324)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523346610666 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 34663031356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523346610671 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346610672 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 34676030326336226336726f613236326033363262)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523346610675 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 34663031356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1323          1523346610683 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346610684 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 44171246151315524f10021f114112434042464212)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523346610687 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 44164046451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000056 55 4167          1523346610692 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523346610693 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 44174747441212521e16551d434340424642474340)
	(_ent
		(_time 1523345663433)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523346610696 2018.04.10 10:50:10)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 44164046451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 3810          1523346617762 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523346617763 2018.04.10 10:50:17)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code eababcb8bbbdbffdbdbff2b0bfedeaecebedeeece2)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523346617980 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523346617981 2018.04.10 10:50:17)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code c5959291c09290d2c791dd9cc2c2c1c3c7c3c1c2c5)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 110 (dpath_tb))
	(_version vde)
	(_time 1523346617984 2018.04.10 10:50:17)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code c5949290c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523346756293 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523346756294 2018.04.10 10:52:36)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 0d0a000a595a581a5a581557580a0d0b0c0a090b05)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 1933          1523346756730 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523346756731 2018.04.10 10:52:36)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code c3c49697c09496d4c1c3db9ac4c4c7c5c1c5c7c4c3)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 105 (dpath_tb))
	(_version vde)
	(_time 1523346756734 2018.04.10 10:52:36)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code c3c59696c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523346913512 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523346913513 2018.04.10 10:55:13)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 30316234306765276765286a653730363137343638)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 1939          1523346913730 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523346913731 2018.04.10 10:55:13)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 0b050f0c595c5e1c090413520c0c0f0d090d0f0c0b)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 108 (dpath_tb))
	(_version vde)
	(_time 1523346913734 2018.04.10 10:55:13)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 0b040f0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523347017322 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523347017323 2018.04.10 10:56:57)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code b5b2b5e0b0e2e0a2e2e0adefe0b2b5b3b4b2b1b3bd)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 1939          1523347017824 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523347017825 2018.04.10 10:56:57)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code a9aeabffa0fefcbeabfab1f0aeaeadafabafadaea9)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 113 (dpath_tb))
	(_version vde)
	(_time 1523347017828 2018.04.10 10:56:57)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code a9afabfea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523347336465 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523347336466 2018.04.10 11:02:16)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 59095e5b500e0c4e0e0c41030c5e595f585e5d5f51)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523347336683 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523347336684 2018.04.10 11:02:16)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 346434303063612362372c6d333330323632303334)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 184 (dpath_tb))
	(_version vde)
	(_time 1523347336687 2018.04.10 11:02:16)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 34653431356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523347622371 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523347622372 2018.04.10 11:07:02)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 2b282f2e797c7e3c7c7e33717e2c2b2d2a2c2f2d23)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523347622949 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523347622950 2018.04.10 11:07:02)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 6e6d686f3b393b79386a763769696a686c686a696e)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 181 (dpath_tb))
	(_version vde)
	(_time 1523347622953 2018.04.10 11:07:02)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 6e6c686e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523347946324 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523347946325 2018.04.10 11:12:26)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 9d9f9893c9cac88acac885c7c89a9d9b9c9a999b95)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523347946527 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523347946528 2018.04.10 11:12:26)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 686a6e69603f3d7f3d6970316f6f6c6e6a6e6c6f68)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 170 (dpath_tb))
	(_version vde)
	(_time 1523347946531 2018.04.10 11:12:26)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 686b6e68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348074277 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348074278 2018.04.10 11:14:34)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 6e6b6f6f3b393b79393b76343b696e686f696a6866)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523348074871 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348074872 2018.04.10 11:14:34)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code bfbabceae9e8eaa8eabaa7e6b8b8bbb9bdb9bbb8bf)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 166 (dpath_tb))
	(_version vde)
	(_time 1523348074875 2018.04.10 11:14:34)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code bfbbbcebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348258855 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348258856 2018.04.10 11:17:38)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 70767270702725672725682a257770767177747678)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523348259058 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348259059 2018.04.10 11:17:39)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 3b3d383f696c6e2c366b23623c3c3f3d393d3f3c3b)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 162 (dpath_tb))
	(_version vde)
	(_time 1523348259072 2018.04.10 11:17:39)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 4b4c48491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348348712 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348348713 2018.04.10 11:19:08)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 737372737024266424266b2926747375727477757b)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523348348918 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348348919 2018.04.10 11:19:08)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 3e3e3c3a6b696b29336e266739393a383c383a393e)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 162 (dpath_tb))
	(_version vde)
	(_time 1523348348922 2018.04.10 11:19:08)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 3e3f3c3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2035          1523348462793 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348462794 2018.04.10 11:21:02)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 111516171046440644150948161615171317151611)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 165 (dpath_tb))
	(_version vde)
	(_time 1523348462797 2018.04.10 11:21:02)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 11141616154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348466418 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348466419 2018.04.10 11:21:06)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 3a3f3f3e6b6d6f2d6d6f22606f3d3a3c3b3d3e3c32)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523348466652 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348466653 2018.04.10 11:21:06)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 252023202072703270213d7c222221232723212225)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 165 (dpath_tb))
	(_version vde)
	(_time 1523348466656 2018.04.10 11:21:06)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 25212321257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348545322 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348545323 2018.04.10 11:22:25)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 757574757022206222206d2f20727573747271737d)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523348545543 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348545544 2018.04.10 11:22:25)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 4f4f4d4c19181a581a4a571648484b494d494b484f)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 166 (dpath_tb))
	(_version vde)
	(_time 1523348545547 2018.04.10 11:22:25)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 4f4e4d4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348586512 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348586513 2018.04.10 11:23:06)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 585e5a5a500f0d4f0f0d40020d5f585e595f5c5e50)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523348586730 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348586731 2018.04.10 11:23:06)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 333530373064662466302b6a343437353135373433)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 168 (dpath_tb))
	(_version vde)
	(_time 1523348586734 2018.04.10 11:23:06)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 3334303635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348665930 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348665931 2018.04.10 11:24:25)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 9693c19890c1c381c1c38eccc3919690979192909e)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2035          1523348666137 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348666138 2018.04.10 11:24:26)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 6164316060363476346e7938666665676367656661)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 172 (dpath_tb))
	(_version vde)
	(_time 1523348666141 2018.04.10 11:24:26)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 61653161653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2035          1523348731387 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348731388 2018.04.10 11:25:31)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 4346144040141654164c5b1a444447454145474443)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 172 (dpath_tb))
	(_version vde)
	(_time 1523348731391 2018.04.10 11:25:31)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 4347144145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000044 55 3976          1523348857152 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523348857153 2018.04.10 11:27:37)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 898dd887d5ded89f8989cfd2dc8fdf8fdc8f8c8f81)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2699          1523348857183 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523348857184 2018.04.10 11:27:37)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code a8acfbfea2ffaabef8a8ecf3fbaefeaefcaefcafaa)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 2211          1523348857189 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523348857190 2018.04.10 11:27:37)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code a8acfbfea2fffdbef8aaecf3fbaea9aefcaefcafaa)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2131          1523348857199 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523348857200 2018.04.10 11:27:37)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code b8bcececb9efeaaeebeffbe2e0bebebeeebeebbeb1)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000050 55 3810          1523348857205 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348857206 2018.04.10 11:27:37)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code b8bcbbedb0efedafefeda0e2edbfb8beb9bfbcbeb0)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3534          1523348857216 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523348857217 2018.04.10 11:27:37)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code c7c3c393c49191d1c0c6d69d95c0c3c0c5c194c4c6)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(0)(1)(17)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(2)(16)(18)(21)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(0)(1)(18)(15)(20)(22))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(1)(6)(18)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(1)(17)(19))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 133 (dpath_tb))
	(_version vde)
	(_time 1523348857232 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code d7d2d485d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2427          1523348857237 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523348857238 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code d7d38385d98085c187db918c82d1d5d184d1ded1d1)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
I 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523348857241 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code d7d2d485d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1672          1523348857246 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348857247 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code e6e2b5b4e2b1b3f0b6b7a0bdb3e0e4e0b2e1e4e0e7)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523348857250 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code e6e3e5b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523348857255 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348857256 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code e6e2b5b4e2b1e4f0b1e4a0bdb3e0e4e0b2e1e4e0b0)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523348857259 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code e6e3e5b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1323          1523348857264 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348857265 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code f6f2a7a6a5a1a7e0fda2b0ada3f3a0f1f2f0f4f0a0)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523348857268 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code f6f3f5a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000056 55 4167          1523348857273 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348857274 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code f6f2f2a7f4a0a0e0aca4e7aff1f1f2f0f4f0f5f1f2)
	(_ent
		(_time 1523345663433)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523348857277 2018.04.10 11:27:37)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code f6f3f5a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3976          1523348867574 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523348867575 2018.04.10 11:27:47)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 3f3c693a3c686e293f3f79646a3969396a393a3937)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2699          1523348867580 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523348867602 2018.04.10 11:27:47)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 5e5d0a5c09095c480e5e1a050d5808580a580a595c)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 2211          1523348867607 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523348867608 2018.04.10 11:27:47)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 5e5d0a5c09090b480e5c1a050d585f580a580a595c)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2131          1523348867621 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523348867622 2018.04.10 11:27:47)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code 6d6e3e6d303a3f7b3e3a2e37356b6b6b3b6b3e6b64)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000050 55 3810          1523348867627 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348867628 2018.04.10 11:27:47)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 6d6e696c393a387a3a387537386a6d6b6c6a696b65)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3534          1523348867637 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523348867638 2018.04.10 11:27:47)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code 7d7e7e7d2d2b2b6b7a7c6c272f7a797a7f7b2e7e7c)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(0)(1)(17)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(2)(16)(18)(21)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(0)(1)(18)(15)(20)(22))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(1)(6)(18)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(1)(17)(19))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2090          1523348867654 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348867655 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 8d8e8982d9dad89a818995d48a8a898b8f8b898a8d)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int Stop_WAIT -4 0 37(_arch gms(_code 2))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 3))))
		(_prcs
			(CLK_Process(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 133 (dpath_tb))
	(_version vde)
	(_time 1523348867658 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 8d8f8983dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2427          1523348867663 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523348867664 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 8d8ede83d0dadf9bdd81cbd6d88b8f8bde8b848b8b)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
I 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523348867667 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 9c9e9893cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1672          1523348867672 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348867673 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 9c9fc892cdcbc98acccddac7c99a9e9ac89b9e9a9d)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523348867676 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 9c9e9893cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523348867681 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348867682 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 9c9fc892cdcb9e8acb9edac7c99a9e9ac89b9e9aca)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523348867685 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code acaea8fbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1323          1523348867690 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348867691 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code acaffafbaafbfdbaa7f8eaf7f9a9faaba8aaaeaafa)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523348867694 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code acaea8fbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000056 55 4167          1523348867699 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523348867700 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code bcbfbfe9ebeaeaaae6eeade5bbbbb8babebabfbbb8)
	(_ent
		(_time 1523345663433)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523348867703 2018.04.10 11:27:47)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code bcbeb8e8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 3810          1523348878364 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348878365 2018.04.10 11:27:58)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 97969b9990c0c280c0c28fcdc2909791969093919f)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2090          1523348878607 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348878608 2018.04.10 11:27:58)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 71707c71702624667d756928767675777377757671)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int Stop_WAIT -4 0 37(_arch gms(_code 2))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 3))))
		(_prcs
			(CLK_Process(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 133 (dpath_tb))
	(_version vde)
	(_time 1523348878611 2018.04.10 11:27:58)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 71717c70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 3810          1523348921818 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523348921819 2018.04.10 11:28:41)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code 1f1b181949484a08484a07454a181f191e181b1917)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(7)(1)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(8)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 186(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 193(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__202(_arch 10 0 202(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__203(_arch 11 0 203(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__204(_arch 12 0 204(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2090          1523348922071 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523348922072 2018.04.10 11:28:42)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 090d090e005e5c1e050d11500e0e0d0f0b0f0d0e09)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int Stop_WAIT -4 0 37(_arch gms(_code 2))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 3))))
		(_prcs
			(CLK_Process(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 133 (dpath_tb))
	(_version vde)
	(_time 1523348922075 2018.04.10 11:28:42)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 090c090f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000044 55 3976          1523349659638 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523349659639 2018.04.10 11:40:59)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code dfdf8c8ddc888ec9dfdf99848ad989d98ad9dad9d7)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1323          1523349659888 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523349659889 2018.04.10 11:40:59)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code d9d9898b858e88cfd28d9f828cdc8fdedddfdbdf8f)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523349659892 2018.04.10 11:40:59)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code d9d8db8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000044 55 3976          1523349886482 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523349886483 2018.04.10 11:44:46)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code fba9ffabfcacaaedfbfbbda0aefdadfdaefdfefdf3)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1323          1523349886716 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523349886717 2018.04.10 11:44:46)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code e5b7e0b6b5b2b4f3eeb1a3beb0e0b3e2e1e3e7e3b3)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523349886720 2018.04.10 11:44:46)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code e5b6b2b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000044 55 3976          1523366000652 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523366000653 2018.04.10 16:13:20)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 99cd9b96c5cec88f9999dfc2cc9fcf9fcc9f9c9f91)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2699          1523366000670 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523366000671 2018.04.10 16:13:20)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code a9fda9ffa2feabbff9a9edf2faafffaffdaffdaeab)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 50528770 50528771 33751554 50463235 50528770 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 33751554 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 2211          1523366000676 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523366000677 2018.04.10 16:13:20)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code a9fda9ffa2fefcbff9abedf2faafa8affdaffdaeab)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2131          1523366000686 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523366000687 2018.04.10 16:13:20)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code b8ecbfecb9efeaaeebeffbe2e0bebebeeebeebbeb1)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
I 000050 55 3926          1523366000692 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523366000693 2018.04.10 16:13:20)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code b8ece8edb0efedafefe8a0e2edbfb8beb9bfbcbeb0)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9(15))(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 196(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__205(_arch 10 0 205(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__206(_arch 11 0 206(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__207(_arch 12 0 207(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000050 55 3534          1523366000701 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523366000702 2018.04.10 16:13:20)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code c89c9f9cc49e9edecfc9d9929acfcccfcace9bcbc9)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(0)(1)(17)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(2)(16)(18)(21)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(0)(1)(18)(15)(20)(22))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(1)(6)(18)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(1)(17)(19))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
I 000056 55 2090          1523366000719 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523366000720 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code d88c888bd08f8dcfd4dcc081dfdfdcdedadedcdfd8)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int Stop_WAIT -4 0 37(_arch gms(_code 2))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 3))))
		(_prcs
			(CLK_Process(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 133 (dpath_tb))
	(_version vde)
	(_time 1523366000723 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code d88d888ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2427          1523366000732 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523366000733 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code e7b3e0b4e9b0b5f1b7eba1bcb2e1e5e1b4e1eee1e1)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
I 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523366000736 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code e7b2b7b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1672          1523366000748 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366000749 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code f7a3f7a6f2a0a2e1a7a6b1aca2f1f5f1a3f0f5f1f6)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523366000752 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code f7a2a7a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1252          1523366000757 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366000758 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code f7a3f7a6f2a0f5e1a0f5b1aca2f1f5f1a3f0f5f1a1)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523366000761 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code f7a2a7a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1323          1523366000766 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366000767 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 07530401555056110c53415c520251000301050151)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523366000770 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 07525601055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000056 55 4167          1523366000775 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366000776 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 07535100045151115d55165e000003010501040003)
	(_ent
		(_time 1523345663433)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523366000779 2018.04.10 16:13:20)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 16434711154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 3976          1523366060045 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523366060046 2018.04.10 16:14:20)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 98cfcb97c5cfc98e9898dec3cd9ece9ecd9e9d9e90)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 1323          1523366060279 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366060280 2018.04.10 16:14:20)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 82d5d28cd5d5d39489d6c4d9d787d48586848084d4)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523366060283 2018.04.10 16:14:20)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 82d4808c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
I 000050 55 2699          1523366062701 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523366062702 2018.04.10 16:14:22)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code f8affaa9f2affaeea8f8bca3abfeaefeacfeacfffa)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 33686274 50528771 33751554 50463235 33686274 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 50463234 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
V 000044 55 3976          1523366887543 Beh
(_unit VHDL(onehot 0 7(beh 0 14))
	(_version vde)
	(_time 1523366887544 2018.04.10 16:28:07)
	(_source(\./../src/OneHot.vhd\))
	(_parameters tan)
	(_code 04065402555355120404425f51025202510201020c)
	(_ent
		(_time 1523301407524)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RW -1 0 26(_ent (_in))))
				(_port(_int ADDR -2 0 27(_ent (_in))))
				(_port(_int DIN -4 0 28(_ent (_in))))
				(_port(_int DOUT -4 0 29(_ent (_out))))
			)
		)
		(MROM
			(_object
				(_port(_int RE -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DOUT -3 0 19(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int OT -5 0 39(_ent (_in))))
				(_port(_int OP -4 0 41(_ent (_in))))
				(_port(_int RES -4 0 43(_ent (_out))))
				(_port(_int ZF -1 0 45(_ent (_out))))
				(_port(_int Stop -1 0 47(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int RST -1 0 53(_ent (_in))))
				(_port(_int Start -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_out))))
				(_port(_int ROM_re -1 0 57(_ent (_out))))
				(_port(_int ROM_addr -2 0 58(_ent (_out))))
				(_port(_int ROM_dout -3 0 59(_ent (_in))))
				(_port(_int RAM_rw -1 0 62(_ent (_out))))
				(_port(_int RAM_addr -2 0 63(_ent (_out))))
				(_port(_int RAM_din -4 0 64(_ent (_out))))
				(_port(_int RAM_dout -4 0 65(_ent (_in))))
				(_port(_int DP_op -4 0 68(_ent (_out))))
				(_port(_int DP_ot -5 0 69(_ent (_out))))
				(_port(_int DP_en -1 0 70(_ent (_out))))
				(_port(_int DP_res -4 0 71(_ent (_in))))
				(_port(_int DP_zf -1 0 72(_ent (_in))))
				(_port(_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 91(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 99(_comp MROM)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
		(_use(_ent . MROM)
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 115(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in))))
		(_port(_int RST -1 0 9(_ent(_in))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_sig(_int rom_re -1 0 77(_arch(_uni))))
		(_sig(_int rom_addr -2 0 78(_arch(_uni))))
		(_sig(_int rom_dout -3 0 79(_arch(_uni))))
		(_sig(_int ram_rw -1 0 80(_arch(_uni))))
		(_sig(_int ram_addr -2 0 81(_arch(_uni))))
		(_sig(_int ram_din -4 0 82(_arch(_uni))))
		(_sig(_int ram_dout -4 0 83(_arch(_uni))))
		(_sig(_int dp_op -4 0 84(_arch(_uni))))
		(_sig(_int dp_ot -5 0 85(_arch(_uni))))
		(_sig(_int dp_en -1 0 86(_arch(_uni))))
		(_sig(_int dp_res -4 0 87(_arch(_uni))))
		(_sig(_int dp_zf -1 0 88(_arch(_uni))))
		(_sig(_int dp_stop -1 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000050 55 2699          1523366887605 Beh_Stack
(_unit VHDL(mrom 0 7(beh_stack 0 15))
	(_version vde)
	(_time 1523366887606 2018.04.10 16:28:07)
	(_source(\./../src/MROM.vhd\))
	(_parameters tan)
	(_code 424010414215405412420619114414441644164540)
	(_ent
		(_time 1523301407530)
	)
	(_object
		(_port(_int RE -1 0 9(_ent(_in))))
		(_port(_int ADDR -2 0 10(_ent(_in))))
		(_port(_int DOUT -3 0 11(_ent(_out))))
		(_type(_int tROM 0 16(_array -3((_to i 0 i 31)))))
		(_cnst(_int STUB -2 0 18(_arch(_string \"00000"\))))
		(_cnst(_int LENGTH -2 0 19(_arch(_string \"10000"\))))
		(_cnst(_int COUNTER -2 0 20(_arch(_string \"10001"\))))
		(_cnst(_int CURRENT_VALUE -2 0 21(_arch(_string \"10010"\))))
		(_cnst(_int DATA_START -2 0 22(_arch(_string \"00000"\))))
		(_cnst(_int INIT_VALUE -2 0 23(_arch(_string \"10011"\))))
		(_cnst(_int ZERO -2 0 24(_arch(_string \"10100"\))))
		(_cnst(_int ONE -2 0 25(_arch(_string \"10101"\))))
		(_cnst(_int EMPTY_SPACE -2 0 26(_arch(_string \"10110"\))))
		(_cnst(_int LOADDR -2 0 28(_arch(_string \"01010"\))))
		(_cnst(_int ROM 0 0 30(_arch gms(_code 2))))
		(_sig(_int data -3 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 63(_prcs(_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
		(50463235 33686274 50528771 50463234 50463235 33686274 50528771 33751554 50463235 33686274 33751555 33686018 50463235 50463490 50463235 33686018 33751554 33686018 50528771 33686018 50463235 50463234 50463235 50463490 33686018 33686018 50528771 50463234 50463235 50463234 33686274 33686018 50528771 33751554 50463235 33751554 50463491 50463234 50463235 33686018 50463235 50463234 33751554 33686018 33751810 33751555 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018 33751811 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
V 000044 55 2211          1523366887621 Beh
(_unit VHDL(mram 0 7(beh 0 17))
	(_version vde)
	(_time 1523366887622 2018.04.10 16:28:07)
	(_source(\./../src/MRAM.vhd\))
	(_parameters tan)
	(_code 525000505205074402501609015453540654065550)
	(_ent
		(_time 1523301407555)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RW -1 0 10(_ent(_in))))
		(_port(_int ADDR -2 0 11(_ent(_in))))
		(_port(_int DIN -3 0 12(_ent(_in))))
		(_port(_int DOUT -3 0 13(_ent(_out))))
		(_type(_int tRAM 0 18(_array -3((_to i 0 i 31)))))
		(_sig(_int RAM 0 0 19(_arch(_uni(((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000001000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))((_string \"0000000000000000"\))((_string \"0000000000000001"\))(_others(_string \"0000000000000000"\)))))))
		(_sig(_int data_in -3 0 45(_arch(_uni))))
		(_sig(_int data_out -3 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_in)(Din)))(_trgt(6))(_sens(3)))))
			(WRITE(_arch 1 0 50(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(6))(_mon)(_read(5)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(7))(_sens(2)(5))(_mon))))
			(RDP(_arch 3 0 61(_prcs(_simple)(_trgt(4))(_sens(1)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036)
	)
	(_model . Beh 4 -1)
)
V 000044 55 2131          1523366887637 Beh
(_unit VHDL(lifo 0 6(beh 0 26))
	(_version vde)
	(_time 1523366887638 2018.04.10 16:28:07)
	(_source(\./../src/LIFO.vhd\))
	(_parameters tan)
	(_code 6260376269353074313521383a646464346431646b)
	(_ent
		(_time 1523300773589)
	)
	(_object
		(_gen(_int m -1 0 9 \5\ (_ent gms((i 5)))))
		(_gen(_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port(_int EN -2 0 14(_ent(_in))))
		(_port(_int CLK -2 0 16(_ent(_in)(_event))))
		(_port(_int WR -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int RB 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int WB 1 0 22(_ent(_in))))
		(_type(_int word 0 28(_array -2((_dto c 7 i 0)))))
		(_type(_int tRam 0 30(_array 2((_to i 0 c 8)))))
		(_sig(_int sRAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~13 0 35(_array -2((_dto c 9 i 0)))))
		(_sig(_int head 4 0 35(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 36(_array -2((_dto c 10 i 0)))))
		(_sig(_int data_rb 5 0 36(_arch(_uni))))
		(_sig(_int data_wb 5 0 37(_arch(_uni))))
		(_type(_int ~UNSIGNED{m-1~downto~0}~133 0 39(_array -2((_dto c 11 i 0)))))
		(_cnst(_int Limit 6 0 39(_arch gms(_code 12))))
		(_prcs
			(SH(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(1))(_mon)(_read(0)(2)(6)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 64(_prcs(_simple)(_trgt(5))(_sens(1)(6)(8))(_mon)(_read(0)(2)(5)))))
			(RDP(_arch 3 0 75(_prcs(_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(0)(2)(5)))))
			(line__90(_arch 4 0 90(_assignment(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 13 -1)
)
V 000050 55 3926          1523366887774 Beh_Stack
(_unit VHDL(dpath 0 8(beh_stack 0 26))
	(_version vde)
	(_time 1523366887775 2018.04.10 16:28:07)
	(_source(\./../src/DPATH.vhd\))
	(_parameters tan)
	(_code eeececbcbbb9bbf9b9bef6b4bbe9eee8efe9eae8e6)
	(_ent
		(_time 1523301407571)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -4 0 30(_ent((i 2)))))
				(_gen(_int n -4 0 32(_ent((i 2)))))
				(_port(_int EN -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 37(_ent (_in))))
				(_port(_int WR -1 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 41(_array -1((_dto c 13 i 0)))))
				(_port(_int RB 1 0 41(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 43(_array -1((_dto c 14 i 0)))))
				(_port(_int WB 2 0 43(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 78(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 16)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 16)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port(_int EN -1 0 10(_ent(_in))))
		(_port(_int CLK -1 0 12(_ent(_in)(_event))))
		(_port(_int OT -2 0 14(_ent(_in))))
		(_port(_int OP -3 0 16(_ent(_in))))
		(_port(_int RES -3 0 18(_ent(_out))))
		(_port(_int ZF -1 0 20(_ent(_out))))
		(_port(_int Stop -1 0 22(_ent(_out))))
		(_type(_int states 0 48(_enum1 i ipop1 ipop2 a sb sh ipush moveres moveresop h (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 58(_arch(_uni))))
		(_sig(_int cur_state 0 0 58(_arch(_uni)(_event))))
		(_sig(_int res_op -3 0 61(_arch(_uni))))
		(_sig(_int i_op -3 0 63(_arch(_uni))))
		(_sig(_int i_op1 -3 0 65(_arch(_uni)(_event))))
		(_sig(_int i_op2 -3 0 67(_arch(_uni))))
		(_sig(_int i_res -3 0 69(_arch(_uni))))
		(_sig(_int s_en -1 0 71(_arch(_uni))))
		(_sig(_int s_wr -1 0 72(_arch(_uni))))
		(_sig(_int s_res -3 0 73(_arch(_uni)(_event))))
		(_sig(_int s_data -3 0 74(_arch(_uni))))
		(_sig(_int t_zf -1 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_alias((i_op)(OP)))(_trgt(10))(_sens(3)))))
			(FSM(_arch 1 0 93(_prcs(_trgt(8))(_sens(1)(7)))))
			(COMB(_arch 2 0 101(_prcs(_simple)(_trgt(7))(_sens(0)(2)(8)))))
			(PSTOP(_arch 3 0 136(_prcs(_simple)(_trgt(6))(_sens(8)))))
			(STACKCTRL(_arch 4 0 145(_prcs(_simple)(_trgt(14)(15))(_sens(7)(8)))))
			(OP1CTRL(_arch 5 0 159(_prcs(_trgt(11))(_sens(8)(16)))))
			(OP2CTRL(_arch 6 0 166(_prcs(_trgt(12))(_sens(8)(16)))))
			(OPRESULTCTRL(_arch 7 0 173(_prcs(_simple)(_trgt(9(15))(9))(_sens(8)(10)(11)(12))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs(_trgt(13))(_sens(8)(11)))))
			(FLAGS(_arch 9 0 196(_prcs(_simple)(_trgt(18))(_sens(9)))))
			(line__205(_arch 10 0 205(_assignment(_alias((s_data)(res_op)))(_trgt(17))(_sens(9)))))
			(line__206(_arch 11 0 206(_assignment(_alias((RES)(i_res)))(_trgt(4))(_sens(13)))))
			(line__207(_arch 12 0 207(_assignment(_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
V 000050 55 3534          1523366887793 Beh_Stack
(_unit VHDL(ctrl1 0 7(beh_stack 0 33))
	(_version vde)
	(_time 1523366887794 2018.04.10 16:28:07)
	(_source(\./../src/CTRL1.vhd\))
	(_parameters tan)
	(_code fefcfbafafa8a8e8f9ffefa4acf9faf9fcf8adfdff)
	(_ent
		(_time 1523301407577)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int RST -1 0 9(_ent(_in)(_event))))
		(_port(_int Start -1 0 9(_ent(_in))))
		(_port(_int Stop -1 0 10(_ent(_out))))
		(_port(_int ROM_re -1 0 13(_ent(_out))))
		(_port(_int ROM_addr -2 0 14(_ent(_out))))
		(_port(_int ROM_dout -3 0 15(_ent(_in))))
		(_port(_int RAM_rw -1 0 18(_ent(_out))))
		(_port(_int RAM_addr -2 0 19(_ent(_out))))
		(_port(_int RAM_din -4 0 20(_ent(_out))))
		(_port(_int RAM_dout -4 0 21(_ent(_in))))
		(_port(_int DP_op -4 0 24(_ent(_out))))
		(_port(_int DP_ot -5 0 25(_ent(_out))))
		(_port(_int DP_en -1 0 26(_ent(_out))))
		(_port(_int DP_res -4 0 27(_ent(_in))))
		(_port(_int DP_zf -1 0 28(_ent(_in))))
		(_port(_int DP_stop -1 0 29(_ent(_in))))
		(_type(_int states 0 34(_enum1 i f d r s h lin j dp dpw (_to i 0 i 9))))
		(_sig(_int nxt_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int cur_state 0 0 45(_arch(_uni)(_event))))
		(_sig(_int RI -3 0 47(_arch(_uni))))
		(_sig(_int IC -2 0 49(_arch(_uni))))
		(_sig(_int RO -5 0 51(_arch(_uni))))
		(_sig(_int RA -2 0 53(_arch(_uni)(_event))))
		(_sig(_int RD -4 0 55(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 58(_prcs(_trgt(18))(_sens(0)(1)(17)))))
			(COMB(_arch 1 0 68(_prcs(_simple)(_trgt(17))(_sens(2)(16)(18)(21)))))
			(PSTOP(_arch 2 0 112(_prcs(_simple)(_trgt(3))(_sens(18)))))
			(PMC(_arch 3 0 122(_prcs(_trgt(20))(_sens(0)(1)(18)(15)(20)(22))(_dssslsensitivity 3))))
			(line__135(_arch 4 0 135(_assignment(_alias((ROM_addr)(IC)))(_trgt(5))(_sens(20)))))
			(PROMREAD(_arch 5 0 138(_prcs(_simple)(_trgt(4))(_sens(17)(18)))))
			(PROMDAT(_arch 6 0 148(_prcs(_simple)(_trgt(19))(_sens(1)(6)(18)))))
			(PRORA(_arch 7 0 158(_prcs(_simple)(_trgt(21)(22))(_sens(1)(17)(19))(_read(23(d_4_0))))))
			(PRAMST(_arch 8 0 171(_prcs(_trgt(8))(_sens(22))(_read(18)))))
			(PRAMREAD(_arch 9 0 179(_prcs(_simple)(_trgt(7))(_sens(18)))))
			(PRAMDAR(_arch 10 0 189(_prcs(_trgt(23))(_sens(18)(10))(_dssslsensitivity 1))))
			(line__197(_arch 11 0 197(_assignment(_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__199(_arch 12 0 199(_assignment(_alias((DP_op)(RD)))(_trgt(11))(_sens(23)))))
			(line__201(_arch 13 0 201(_assignment(_alias((DP_ot)(RO)))(_trgt(12))(_sens(21)))))
			(pdpathen(_arch 14 0 203(_prcs(_simple)(_trgt(13))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.HALT(1 HALT)))
		(_var(_ext stack.OneHotStack.JNZ(1 JNZ)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.POPIN(1 POPIN)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 2)
	)
	(_model . Beh_Stack 15 -1)
)
V 000056 55 2090          1523366887811 TB_ARCHITECTURE
(_unit VHDL(dpath_tb 0 10(tb_architecture 0 13))
	(_version vde)
	(_time 1523366887812 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 0d0f0e0a595a581a010915540a0a090b0f0b090a0d)
	(_ent
		(_time 1523300813657)
	)
	(_comp
		(DPATH
			(_object
				(_port(_int EN -1 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int OT -2 0 19(_ent (_in))))
				(_port(_int OP -3 0 20(_ent (_in))))
				(_port(_int RES -3 0 21(_ent (_out))))
				(_port(_int ZF -1 0 22(_ent (_out))))
				(_port(_int Stop -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DPATH)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((OT)(OT))
			((OP)(OP))
			((RES)(RES))
			((ZF)(ZF))
			((Stop)(Stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int EN -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int OT -2 0 29(_arch(_uni))))
		(_sig(_int OP -3 0 30(_arch(_uni))))
		(_sig(_int RES -3 0 32(_arch(_uni))))
		(_sig(_int ZF -1 0 33(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_cnst(_int CLK_Period -4 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int Stop_WAIT -4 0 37(_arch gms(_code 2))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 3))))
		(_prcs
			(CLK_Process(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 61(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_var(_ext stack.OneHotStack.PUSH(1 PUSH)))
		(_var(_ext stack.OneHotStack.ADD(1 ADD)))
		(_var(_ext stack.OneHotStack.POP(1 POP)))
		(_var(_ext stack.OneHotStack.SUBT(1 SUBT)))
		(_var(_ext stack.OneHotStack.SHIFT(1 SHIFT)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000038 55 438 0 testbench_for_dpath
(_configuration VHDL (testbench_for_dpath 0 133 (dpath_tb))
	(_version vde)
	(_time 1523366887815 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/dpath_TB.vhd\))
	(_parameters tan)
	(_code 0d0e0e0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . DPATH beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 2427          1523366887932 TB_ARCHITECTURE
(_unit VHDL(lifo_tb 0 8(tb_architecture 0 15))
	(_version vde)
	(_time 1523366887933 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 8a88de84d2ddd89cda86ccd1df8c888cd98c838c8c)
	(_ent
		(_time 1523300773620)
	)
	(_comp
		(LIFO
			(_object
				(_gen(_int m -1 0 19(_ent((i 5)))))
				(_gen(_int n -1 0 20(_ent((i 16)))))
				(_port(_int EN -2 0 22(_ent (_in))))
				(_port(_int CLK -2 0 23(_ent (_in))))
				(_port(_int WR -2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25(_array -2((_dto c 2 i 0)))))
				(_port(_int RB 1 0 25(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2((_dto c 3 i 0)))))
				(_port(_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 42(_comp LIFO)
		(_gen
			((m)(_code 4))
			((n)(_code 5))
		)
		(_port
			((EN)(EN))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(RB))
			((WB)(WB))
		)
		(_use(_ent . LIFO)
			(_gen
				((m)(_code 6))
				((n)(_code 7))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_gen(_int m -1 0 11 \5\ (_ent((i 5)))))
		(_gen(_int n -1 0 12 \16\ (_ent gms((i 16)))))
		(_sig(_int EN -2 0 30(_arch(_uni))))
		(_sig(_int CLK -2 0 31(_arch(_uni))))
		(_sig(_int WR -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 8 i 0)))))
		(_sig(_int WB 0 0 33(_arch(_uni))))
		(_sig(_int RB 0 0 35(_arch(_uni))))
		(_cnst(_int CLK_Period -3 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -3 0 0(_int gms(_code 9))))
		(_prcs
			(CLK_Process(_arch 0 0 56(_prcs(_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 64(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 50463235)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528771)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463491)
	)
	(_model . TB_ARCHITECTURE 10 -1)
)
V 000037 55 514 0 testbench_for_lifo
(_configuration VHDL (testbench_for_lifo 0 108 (lifo_tb))
	(_version vde)
	(_time 1523366887936 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/lifo_TB.vhd\))
	(_parameters tan)
	(_code 8a898984dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . LIFO beh
				(_port
					((EN)(EN))
					((CLK)(CLK))
					((WR)(WR))
					((RB)(RB))
					((WB)(WB))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1672          1523366887941 TB_ARCHITECTURE
(_unit VHDL(mram_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366887942 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 8a88d985d9dddf9cdadbccd1df8c888cde8d888c8b)
	(_ent
		(_time 1523300813677)
	)
	(_comp
		(MRAM
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RW -1 0 17(_ent (_in))))
				(_port(_int ADDR -2 0 18(_ent (_in))))
				(_port(_int DIN -3 0 19(_ent (_in))))
				(_port(_int DOUT -3 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(RW))
			((ADDR)(ADDR))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . MRAM)
		)
	)
	(_object
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int RW -1 0 25(_arch(_uni))))
		(_sig(_int ADDR -2 0 26(_arch(_uni))))
		(_sig(_int DIN -3 0 27(_arch(_uni))))
		(_sig(_int DOUT -3 0 29(_arch(_uni))))
		(_cnst(_int CLK_period -4 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -4 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 33686018 33686018 33686274)
		(33686018 3)
		(33686018 2)
		(33686018 33686018 50463234 33686018)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 404 0 testbench_for_mram
(_configuration VHDL (testbench_for_mram 0 80 (mram_tb))
	(_version vde)
	(_time 1523366887945 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/mram_TB.vhd\))
	(_parameters tan)
	(_code 8a898984dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRAM beh
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1252          1523366887950 TB_ARCHITECTURE
(_unit VHDL(mrom_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366887951 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 9a98c994c9cd988ccd98dcc1cf9c989cce9d989ccc)
	(_ent
		(_time 1523300813689)
	)
	(_comp
		(MROM
			(_object
				(_port(_int RE -1 0 16(_ent (_in))))
				(_port(_int ADDR -2 0 17(_ent (_in))))
				(_port(_int DOUT -3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MROM)
		(_port
			((RE)(RE))
			((ADDR)(ADDR))
			((DOUT)(DOUT))
		)
		(_use(_ent . MROM)
		)
	)
	(_object
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int ADDR -2 0 23(_arch(_uni))))
		(_sig(_int DOUT -3 0 25(_arch(_uni))))
		(_cnst(_int WAIT_period -4 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(main(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 2)
		(33686018 2)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000037 55 410 0 testbench_for_mrom
(_configuration VHDL (testbench_for_mrom 0 58 (mrom_tb))
	(_version vde)
	(_time 1523366887954 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/mrom_TB.vhd\))
	(_parameters tan)
	(_code 9a999995cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MROM beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1323          1523366887959 TB_ARCHITECTURE
(_unit VHDL(onehot_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366887960 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 9a98cb959ecdcb8c91cedcc1cf9fcc9d9e9c989ccc)
	(_ent
		(_time 1523301722739)
	)
	(_comp
		(OneHot
			(_object
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int RST -1 0 17(_ent (_in))))
				(_port(_int Start -1 0 18(_ent (_in))))
				(_port(_int Stop -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp OneHot)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
		)
		(_use(_ent . OneHot)
		)
	)
	(_object
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int RST -1 0 24(_arch(_uni))))
		(_sig(_int Start -1 0 25(_arch(_uni))))
		(_sig(_int Stop -1 0 27(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(OneHotStack)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 412 0 testbench_for_onehot
(_configuration VHDL (testbench_for_onehot 0 62 (onehot_tb))
	(_version vde)
	(_time 1523366887963 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/onehot_TB.vhd\))
	(_parameters tan)
	(_code 9a999995cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . OneHot beh
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(.(OneHotStack)))
)
V 000056 55 4167          1523366887968 TB_ARCHITECTURE
(_unit VHDL(ctrl1_tb 0 9(tb_architecture 0 12))
	(_version vde)
	(_time 1523366887969 2018.04.10 16:28:07)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code aaa8aefcfffcfcbcf0f8bbf3adadaeaca8aca9adae)
	(_ent
		(_time 1523345663433)
	)
	(_comp
		(CTRL1
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RST -1 0 48(_ent (_in))))
				(_port(_int Start -1 0 49(_ent (_in))))
				(_port(_int Stop -1 0 50(_ent (_out))))
				(_port(_int ROM_re -1 0 51(_ent (_out))))
				(_port(_int ROM_addr -2 0 52(_ent (_out))))
				(_port(_int ROM_dout -3 0 53(_ent (_in))))
				(_port(_int RAM_rw -1 0 54(_ent (_out))))
				(_port(_int RAM_addr -2 0 55(_ent (_out))))
				(_port(_int RAM_din -4 0 56(_ent (_out))))
				(_port(_int RAM_dout -4 0 57(_ent (_in))))
				(_port(_int DP_op -4 0 58(_ent (_out))))
				(_port(_int DP_ot -5 0 59(_ent (_out))))
				(_port(_int DP_en -1 0 60(_ent (_out))))
				(_port(_int DP_res -4 0 61(_ent (_in))))
				(_port(_int DP_zf -1 0 62(_ent (_in))))
				(_port(_int DP_stop -1 0 63(_ent (_in))))
			)
		)
		(MRAM
			(_object
				(_port(_int CLK -1 0 24(_ent (_in))))
				(_port(_int RW -1 0 25(_ent (_in))))
				(_port(_int ADDR -2 0 26(_ent (_in))))
				(_port(_int DIN -4 0 27(_ent (_in))))
				(_port(_int DOUT -4 0 28(_ent (_out))))
			)
		)
		(DPATH
			(_object
				(_port(_int EN -1 0 34(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int OT -5 0 36(_ent (_in))))
				(_port(_int OP -4 0 37(_ent (_in))))
				(_port(_int RES -4 0 38(_ent (_out))))
				(_port(_int ZF -1 0 39(_ent (_out))))
				(_port(_int Stop -1 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(Stop))
			((ROM_re)(ROM_re))
			((ROM_addr)(ROM_addr))
			((ROM_dout)(ROM_dout))
			((RAM_rw)(RAM_rw))
			((RAM_addr)(RAM_addr))
			((RAM_din)(RAM_din))
			((RAM_dout)(RAM_dout))
			((DP_op)(DP_op))
			((DP_ot)(DP_ot))
			((DP_en)(DP_en))
			((DP_res)(DP_res))
			((DP_zf)(DP_zf))
			((DP_stop)(DP_stop))
		)
		(_use(_ent . CTRL1)
		)
	)
	(_inst UMRAM 0 112(_comp MRAM)
		(_port
			((CLK)(CLK))
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
		(_use(_ent . MRAM)
		)
	)
	(_inst UMROM 0 120(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 126(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((Stop)(dp_stop))
		)
		(_use(_ent . DPATH)
		)
	)
	(_object
		(_sig(_int CLK -1 0 67(_arch(_uni))))
		(_sig(_int RST -1 0 68(_arch(_uni))))
		(_sig(_int Start -1 0 69(_arch(_uni))))
		(_sig(_int ROM_dout -3 0 70(_arch(_uni))))
		(_sig(_int RAM_dout -4 0 71(_arch(_uni))))
		(_sig(_int DP_res -4 0 72(_arch(_uni))))
		(_sig(_int DP_zf -1 0 73(_arch(_uni))))
		(_sig(_int DP_stop -1 0 74(_arch(_uni))))
		(_sig(_int Stop -1 0 76(_arch(_uni))))
		(_sig(_int ROM_re -1 0 77(_arch(_uni))))
		(_sig(_int ROM_addr -2 0 78(_arch(_uni))))
		(_sig(_int RAM_rw -1 0 79(_arch(_uni))))
		(_sig(_int RAM_addr -2 0 80(_arch(_uni))))
		(_sig(_int RAM_din -4 0 81(_arch(_uni))))
		(_sig(_int DP_op -4 0 82(_arch(_uni))))
		(_sig(_int DP_ot -5 0 83(_arch(_uni))))
		(_sig(_int DP_en -1 0 84(_arch(_uni))))
		(_cnst(_int CLK_period -6 0 86(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_Period/2\ -6 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_Process(_arch 0 0 137(_prcs(_wait_for)(_trgt(0)))))
			(main(_arch 1 0 145(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstack.OneHotStack.mem_addr(1 mem_addr)))
		(_type(_ext ~extstack.OneHotStack.command(1 command)))
		(_type(_ext ~extstack.OneHotStack.operand(1 operand)))
		(_type(_ext ~extstack.OneHotStack.operation(1 operation)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(.(OneHotStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000038 55 415 0 testbench_for_ctrl1
(_configuration VHDL (testbench_for_ctrl1 0 157 (ctrl1_tb))
	(_version vde)
	(_time 1523366888182 2018.04.10 16:28:08)
	(_source(\./../src/TestBench/ctrl1_TB.vhd\))
	(_parameters tan)
	(_code 8487888a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CTRL1 beh_stack
			)
		)
	)
	(_use(std(standard))(.(OneHotStack))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
