first four stage of pipelined processor, did not test lw and sw instructions yet.
