[2025-09-16 21:59:47] START suite=cs trace=classification_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4167694 heartbeat IPC: 2.399 cumulative IPC: 2.399 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6308353 heartbeat IPC: 4.671 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6308353 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6308353 cumulative IPC: 3.17 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 18489838 heartbeat IPC: 0.8209 cumulative IPC: 0.8209 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 31472331 heartbeat IPC: 0.7703 cumulative IPC: 0.7948 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 45350313 heartbeat IPC: 0.7206 cumulative IPC: 0.7684 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 59776127 heartbeat IPC: 0.6932 cumulative IPC: 0.7481 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 74442839 heartbeat IPC: 0.6818 cumulative IPC: 0.7338 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 89471794 heartbeat IPC: 0.6654 cumulative IPC: 0.7215 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 104932791 heartbeat IPC: 0.6468 cumulative IPC: 0.7098 (Simulation time: 00 hr 11 min 05 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 120564395 heartbeat IPC: 0.6397 cumulative IPC: 0.7002 (Simulation time: 00 hr 12 min 31 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 136132926 heartbeat IPC: 0.6423 cumulative IPC: 0.6932 (Simulation time: 00 hr 13 min 48 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 145963388 cumulative IPC: 0.6851 (Simulation time: 00 hr 15 min 18 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 145963388 cumulative IPC: 0.6851 (Simulation time: 00 hr 15 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6851 instructions: 100000004 cycles: 145963388
CPU 0 Branch Prediction Accuracy: 99.9% MPKI: 0.00262 Average ROB Occupancy at Mispredict: 9.135e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00122
BRANCH_INDIRECT: 0.00129
BRANCH_CONDITIONAL: 0.00011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 491133
LQ_STALL: 0
SQ_STALL: 167348


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 86.696175
REPLAY_LOAD: 77.29175
NON_REPLAY_LOAD: 48.600407

== Total ==
ADDR_TRANS: 108717
REPLAY_LOAD: 311022
NON_REPLAY_LOAD: 71394

== Counts ==
ADDR_TRANS: 1254
REPLAY_LOAD: 4024
NON_REPLAY_LOAD: 1469

cpu0->cpu0_STLB TOTAL        ACCESS:     752838 HIT:     552931 MISS:     199907 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     752838 HIT:     552931 MISS:     199907 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1332525 HIT:     379101 MISS:     953424 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     755426 HIT:     163593 MISS:     591833 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      61130 HIT:      47262 MISS:      13868 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      76308 HIT:      76024 MISS:        284 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     439661 HIT:      92222 MISS:     347439 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6172741 HIT:    6168933 MISS:       3808 MSHR_MERGE:       1344
cpu0->cpu0_L1I LOAD         ACCESS:    6172741 HIT:    6168933 MISS:       3808 MSHR_MERGE:       1344
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 144 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11038544 HIT:    9482381 MISS:    1556163 MSHR_MERGE:     302410
cpu0->cpu0_L1D LOAD         ACCESS:    9198437 HIT:    8239720 MISS:     958717 MSHR_MERGE:     205755
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1375340 HIT:    1218000 MISS:     157340 MSHR_MERGE:      96210
cpu0->cpu0_L1D TRANSLATION  ACCESS:     464767 HIT:      24661 MISS:     440106 MSHR_MERGE:        445
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 75.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5179888 HIT:    5179214 MISS:        674 MSHR_MERGE:        397
cpu0->cpu0_ITLB LOAD         ACCESS:    5179888 HIT:    5179214 MISS:        674 MSHR_MERGE:        397
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 441.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10556443 HIT:    9578340 MISS:     978103 MSHR_MERGE:     225542
cpu0->cpu0_DTLB LOAD         ACCESS:   10556443 HIT:    9578340 MISS:     978103 MSHR_MERGE:     225542
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 47.85 cycles
cpu0->LLC TOTAL        ACCESS:     967779 HIT:     208014 MISS:     759765 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     591833 HIT:     100090 MISS:     491743 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13868 HIT:        110 MISS:      13758 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14639 HIT:      14497 MISS:        142 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     347439 HIT:      93317 MISS:     254122 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.83 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13833
  ROW_BUFFER_MISS:     745790
  AVG DBUS CONGESTED CYCLE: 6.292
Channel 0 WQ ROW_BUFFER_HIT:       3800
  ROW_BUFFER_MISS:      10715
  FULL:          0
Channel 0 REFRESHES ISSUED:      12164

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       493514        55482        39014        86147
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1051         7564         6402        39966
  STLB miss resolved @ L2C                0         3513        25291        12740       110687
  STLB miss resolved @ LLC                0         2291        17270        15308        95870
  STLB miss resolved @ MEM                0         1282        16137        62288       243877

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 49            5           12            0          173
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            1            0            0          108
  STLB miss resolved @ L2C                2            1            0            0            6
  STLB miss resolved @ LLC                0            1            0            0            5
  STLB miss resolved @ MEM               20            3            6            2          482
[2025-09-16 22:15:05] END   suite=cs trace=classification_phase3_core3 (rc=0)
