// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write,
        weights7_m_weights_V_address0,
        weights7_m_weights_V_ce0,
        weights7_m_weights_V_q0,
        threshs7_m_threshold_address0,
        threshs7_m_threshold_ce0,
        threshs7_m_threshold_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state8 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [0:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;
output  [14:0] weights7_m_weights_V_address0;
output   weights7_m_weights_V_ce0;
input  [7:0] weights7_m_weights_V_q0;
output  [8:0] threshs7_m_threshold_address0;
output   threshs7_m_threshold_ce0;
input  [15:0] threshs7_m_threshold_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;
reg weights7_m_weights_V_ce0;
reg threshs7_m_threshold_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln122_reg_2215;
reg   [0:0] icmp_ln125_reg_2224;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] icmp_ln159_reg_2242;
reg   [0:0] icmp_ln159_reg_2242_pp0_iter4_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [31:0] i_0_i_reg_535;
wire   [31:0] shl_ln122_fu_686_p2;
reg   [31:0] shl_ln122_reg_2210;
reg    ap_block_state1;
wire   [0:0] icmp_ln122_fu_702_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op178_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_707_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln125_fu_716_p2;
wire   [7:0] inElem_V_4_fu_921_p66;
reg   [7:0] inElem_V_4_reg_2228;
wire   [5:0] trunc_ln321_fu_1055_p1;
reg   [5:0] trunc_ln321_reg_2233;
wire   [0:0] icmp_ln137_fu_1062_p2;
reg   [0:0] icmp_ln137_reg_2237;
reg   [0:0] icmp_ln137_reg_2237_pp0_iter1_reg;
reg   [0:0] icmp_ln137_reg_2237_pp0_iter2_reg;
wire   [0:0] icmp_ln159_fu_1074_p2;
reg   [0:0] icmp_ln159_reg_2242_pp0_iter1_reg;
reg   [0:0] icmp_ln159_reg_2242_pp0_iter2_reg;
reg   [0:0] icmp_ln159_reg_2242_pp0_iter3_reg;
reg   [31:0] nf_assign_load_reg_2246;
reg   [31:0] nf_assign_load_reg_2246_pp0_iter1_reg;
reg   [31:0] nf_assign_load_reg_2246_pp0_iter2_reg;
wire   [31:0] nf_fu_1088_p2;
reg   [31:0] nf_reg_2251;
wire   [0:0] xor_ln879_1349_fu_1485_p2;
reg   [0:0] xor_ln879_1349_reg_2330;
wire   [0:0] xor_ln879_1351_fu_1513_p2;
reg   [0:0] xor_ln879_1351_reg_2335;
wire   [0:0] xor_ln879_1353_fu_1541_p2;
reg   [0:0] xor_ln879_1353_reg_2340;
wire   [0:0] xor_ln879_1355_fu_1569_p2;
reg   [0:0] xor_ln879_1355_reg_2345;
wire   [0:0] xor_ln879_1357_fu_1597_p2;
reg   [0:0] xor_ln879_1357_reg_2350;
wire   [0:0] xor_ln879_1359_fu_1625_p2;
reg   [0:0] xor_ln879_1359_reg_2355;
wire   [0:0] xor_ln879_1361_fu_1653_p2;
reg   [0:0] xor_ln879_1361_reg_2360;
wire   [0:0] xor_ln879_1363_fu_1681_p2;
reg   [0:0] xor_ln879_1363_reg_2365;
wire   [15:0] add_ln700_fu_1721_p2;
reg   [15:0] add_ln700_reg_2370;
wire   [1:0] add_ln700_673_fu_1727_p2;
reg   [1:0] add_ln700_673_reg_2375;
wire   [2:0] add_ln700_678_fu_1759_p2;
reg   [2:0] add_ln700_678_reg_2380;
wire   [15:0] add_ln700_679_fu_1780_p2;
reg   [15:0] add_ln700_679_reg_2390;
reg   [15:0] threshs7_m_threshold_2_reg_2395;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [7:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_546;
reg   [7:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_546;
reg   [7:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_546;
wire   [63:0] zext_ln89_fu_1417_p1;
wire   [63:0] zext_ln142_fu_1765_p1;
reg   [15:0] accu_V_0_0_0_i_fu_210;
reg   [15:0] ap_sig_allocacmp_accu_V_0_0_0_i_load;
reg   [31:0] tile_assign_fu_214;
wire   [31:0] tile_fu_1422_p2;
wire   [31:0] tile_3_fu_1445_p3;
reg   [31:0] sf_6_fu_218;
wire   [31:0] sf_fu_1068_p2;
reg   [7:0] tmp_V_fu_222;
reg   [7:0] ap_sig_allocacmp_tmp_V_load;
reg   [7:0] tmp_V_242_fu_226;
reg   [7:0] ap_sig_allocacmp_tmp_V_242_load;
reg   [7:0] tmp_V_243_fu_230;
reg   [7:0] ap_sig_allocacmp_tmp_V_243_load;
reg   [7:0] tmp_V_244_fu_234;
reg   [7:0] ap_sig_allocacmp_tmp_V_244_load;
reg   [7:0] tmp_V_245_fu_238;
reg   [7:0] ap_sig_allocacmp_tmp_V_245_load;
reg   [7:0] tmp_V_246_fu_242;
reg   [7:0] ap_sig_allocacmp_tmp_V_246_load;
reg   [7:0] tmp_V_247_fu_246;
reg   [7:0] ap_sig_allocacmp_tmp_V_247_load;
reg   [7:0] tmp_V_248_fu_250;
reg   [7:0] ap_sig_allocacmp_tmp_V_248_load;
reg   [7:0] tmp_V_249_fu_254;
reg   [7:0] ap_sig_allocacmp_tmp_V_249_load;
reg   [7:0] tmp_V_250_fu_258;
reg   [7:0] ap_sig_allocacmp_tmp_V_250_load;
reg   [7:0] tmp_V_251_fu_262;
reg   [7:0] ap_sig_allocacmp_tmp_V_251_load;
reg   [7:0] tmp_V_252_fu_266;
reg   [7:0] ap_sig_allocacmp_tmp_V_252_load;
reg   [7:0] tmp_V_253_fu_270;
reg   [7:0] ap_sig_allocacmp_tmp_V_253_load;
reg   [7:0] tmp_V_254_fu_274;
reg   [7:0] ap_sig_allocacmp_tmp_V_254_load;
reg   [7:0] tmp_V_255_fu_278;
reg   [7:0] ap_sig_allocacmp_tmp_V_255_load;
reg   [7:0] tmp_V_256_fu_282;
reg   [7:0] ap_sig_allocacmp_tmp_V_256_load;
reg   [7:0] tmp_V_257_fu_286;
reg   [7:0] ap_sig_allocacmp_tmp_V_257_load;
reg   [7:0] tmp_V_258_fu_290;
reg   [7:0] ap_sig_allocacmp_tmp_V_258_load;
reg   [7:0] tmp_V_259_fu_294;
reg   [7:0] ap_sig_allocacmp_tmp_V_259_load;
reg   [7:0] tmp_V_260_fu_298;
reg   [7:0] ap_sig_allocacmp_tmp_V_260_load;
reg   [7:0] tmp_V_261_fu_302;
reg   [7:0] ap_sig_allocacmp_tmp_V_261_load;
reg   [7:0] tmp_V_262_fu_306;
reg   [7:0] ap_sig_allocacmp_tmp_V_262_load;
reg   [7:0] tmp_V_263_fu_310;
reg   [7:0] ap_sig_allocacmp_tmp_V_263_load;
reg   [7:0] tmp_V_264_fu_314;
reg   [7:0] ap_sig_allocacmp_tmp_V_264_load;
reg   [7:0] tmp_V_265_fu_318;
reg   [7:0] ap_sig_allocacmp_tmp_V_265_load;
reg   [7:0] tmp_V_266_fu_322;
reg   [7:0] ap_sig_allocacmp_tmp_V_266_load;
reg   [7:0] tmp_V_267_fu_326;
reg   [7:0] ap_sig_allocacmp_tmp_V_267_load;
reg   [7:0] tmp_V_268_fu_330;
reg   [7:0] ap_sig_allocacmp_tmp_V_268_load;
reg   [7:0] tmp_V_269_fu_334;
reg   [7:0] ap_sig_allocacmp_tmp_V_269_load;
reg   [7:0] tmp_V_270_fu_338;
reg   [7:0] ap_sig_allocacmp_tmp_V_270_load;
reg   [7:0] tmp_V_271_fu_342;
reg   [7:0] ap_sig_allocacmp_tmp_V_271_load;
reg   [7:0] tmp_V_272_fu_346;
reg   [7:0] ap_sig_allocacmp_tmp_V_272_load;
reg   [7:0] tmp_V_273_fu_350;
reg   [7:0] ap_sig_allocacmp_tmp_V_273_load;
reg   [7:0] tmp_V_274_fu_354;
reg   [7:0] ap_sig_allocacmp_tmp_V_274_load;
reg   [7:0] tmp_V_275_fu_358;
reg   [7:0] ap_sig_allocacmp_tmp_V_275_load;
reg   [7:0] tmp_V_276_fu_362;
reg   [7:0] ap_sig_allocacmp_tmp_V_276_load;
reg   [7:0] tmp_V_277_fu_366;
reg   [7:0] ap_sig_allocacmp_tmp_V_277_load;
reg   [7:0] tmp_V_278_fu_370;
reg   [7:0] ap_sig_allocacmp_tmp_V_278_load;
reg   [7:0] tmp_V_279_fu_374;
reg   [7:0] ap_sig_allocacmp_tmp_V_279_load;
reg   [7:0] tmp_V_280_fu_378;
reg   [7:0] ap_sig_allocacmp_tmp_V_280_load;
reg   [7:0] tmp_V_281_fu_382;
reg   [7:0] ap_sig_allocacmp_tmp_V_281_load;
reg   [7:0] tmp_V_282_fu_386;
reg   [7:0] ap_sig_allocacmp_tmp_V_282_load;
reg   [7:0] tmp_V_283_fu_390;
reg   [7:0] ap_sig_allocacmp_tmp_V_283_load;
reg   [7:0] tmp_V_284_fu_394;
reg   [7:0] ap_sig_allocacmp_tmp_V_284_load;
reg   [7:0] tmp_V_285_fu_398;
reg   [7:0] ap_sig_allocacmp_tmp_V_285_load;
reg   [7:0] tmp_V_286_fu_402;
reg   [7:0] ap_sig_allocacmp_tmp_V_286_load;
reg   [7:0] tmp_V_287_fu_406;
reg   [7:0] ap_sig_allocacmp_tmp_V_287_load;
reg   [7:0] tmp_V_288_fu_410;
reg   [7:0] ap_sig_allocacmp_tmp_V_288_load;
reg   [7:0] tmp_V_289_fu_414;
reg   [7:0] ap_sig_allocacmp_tmp_V_289_load;
reg   [7:0] tmp_V_290_fu_418;
reg   [7:0] ap_sig_allocacmp_tmp_V_290_load;
reg   [7:0] tmp_V_291_fu_422;
reg   [7:0] ap_sig_allocacmp_tmp_V_291_load;
reg   [7:0] tmp_V_292_fu_426;
reg   [7:0] ap_sig_allocacmp_tmp_V_292_load;
reg   [7:0] tmp_V_293_fu_430;
reg   [7:0] ap_sig_allocacmp_tmp_V_293_load;
reg   [7:0] tmp_V_294_fu_434;
reg   [7:0] ap_sig_allocacmp_tmp_V_294_load;
reg   [7:0] tmp_V_295_fu_438;
reg   [7:0] ap_sig_allocacmp_tmp_V_295_load;
reg   [7:0] tmp_V_296_fu_442;
reg   [7:0] ap_sig_allocacmp_tmp_V_296_load;
reg   [7:0] tmp_V_297_fu_446;
reg   [7:0] ap_sig_allocacmp_tmp_V_297_load;
reg   [7:0] tmp_V_298_fu_450;
reg   [7:0] ap_sig_allocacmp_tmp_V_298_load;
reg   [7:0] tmp_V_299_fu_454;
reg   [7:0] ap_sig_allocacmp_tmp_V_299_load;
reg   [7:0] tmp_V_300_fu_458;
reg   [7:0] ap_sig_allocacmp_tmp_V_300_load;
reg   [7:0] tmp_V_301_fu_462;
reg   [7:0] ap_sig_allocacmp_tmp_V_301_load;
reg   [7:0] tmp_V_302_fu_466;
reg   [7:0] ap_sig_allocacmp_tmp_V_302_load;
reg   [7:0] tmp_V_303_fu_470;
reg   [7:0] ap_sig_allocacmp_tmp_V_303_load;
reg   [7:0] tmp_V_304_fu_474;
reg   [7:0] ap_sig_allocacmp_tmp_V_304_load;
reg   [31:0] nf_assign_fu_478;
wire   [31:0] nf_3_fu_1438_p3;
reg   [31:0] ap_sig_allocacmp_nf_assign_load_6;
reg   [31:0] ap_sig_allocacmp_nf_assign_load;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] inElem_V_4_fu_921_p65;
wire   [0:0] icmp_ln173_fu_1433_p2;
wire   [0:0] p_Result_6_i_fu_1471_p3;
wire   [0:0] p_Result_i_fu_1463_p3;
wire   [0:0] xor_ln879_fu_1479_p2;
wire   [0:0] p_Result_6_1_i_fu_1499_p3;
wire   [0:0] p_Result_1_i_fu_1491_p3;
wire   [0:0] xor_ln879_1350_fu_1507_p2;
wire   [0:0] p_Result_6_2_i_fu_1527_p3;
wire   [0:0] p_Result_2_i_fu_1519_p3;
wire   [0:0] xor_ln879_1352_fu_1535_p2;
wire   [0:0] p_Result_6_3_i_fu_1555_p3;
wire   [0:0] p_Result_3_i_fu_1547_p3;
wire   [0:0] xor_ln879_1354_fu_1563_p2;
wire   [0:0] p_Result_6_4_i_fu_1583_p3;
wire   [0:0] p_Result_4_i_fu_1575_p3;
wire   [0:0] xor_ln879_1356_fu_1591_p2;
wire   [0:0] p_Result_6_5_i_fu_1611_p3;
wire   [0:0] p_Result_5_i_fu_1603_p3;
wire   [0:0] xor_ln879_1358_fu_1619_p2;
wire   [0:0] p_Result_6_6_i_fu_1639_p3;
wire   [0:0] p_Result_i_1095_fu_1631_p3;
wire   [0:0] xor_ln879_1360_fu_1647_p2;
wire   [0:0] p_Result_6_7_i_fu_1667_p3;
wire   [0:0] p_Result_7_i_fu_1659_p3;
wire   [0:0] xor_ln879_1362_fu_1675_p2;
wire   [15:0] res_V_fu_1690_p3;
wire   [15:0] zext_ln700_fu_1712_p1;
wire   [1:0] zext_ln170_633_fu_1715_p1;
wire   [1:0] zext_ln170_632_fu_1709_p1;
wire   [1:0] zext_ln170_631_fu_1706_p1;
wire   [1:0] zext_ln170_fu_1697_p1;
wire   [1:0] add_ln700_675_fu_1733_p2;
wire   [1:0] zext_ln170_629_fu_1700_p1;
wire   [1:0] zext_ln700_588_fu_1718_p1;
wire   [1:0] add_ln700_676_fu_1743_p2;
wire   [1:0] zext_ln170_630_fu_1703_p1;
wire   [1:0] add_ln700_677_fu_1749_p2;
wire   [2:0] zext_ln700_591_fu_1755_p1;
wire   [2:0] zext_ln700_590_fu_1739_p1;
wire   [15:0] zext_ln700_589_fu_1769_p1;
wire   [15:0] zext_ln700_592_fu_1777_p1;
wire   [15:0] add_ln700_674_fu_1772_p2;
wire    ap_CS_fsm_state8;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

BlackBoxJam_mux_6PgM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
BlackBoxJam_mux_6PgM_U377(
    .din0(ap_sig_allocacmp_tmp_V_load),
    .din1(ap_sig_allocacmp_tmp_V_242_load),
    .din2(ap_sig_allocacmp_tmp_V_243_load),
    .din3(ap_sig_allocacmp_tmp_V_244_load),
    .din4(ap_sig_allocacmp_tmp_V_245_load),
    .din5(ap_sig_allocacmp_tmp_V_246_load),
    .din6(ap_sig_allocacmp_tmp_V_247_load),
    .din7(ap_sig_allocacmp_tmp_V_248_load),
    .din8(ap_sig_allocacmp_tmp_V_249_load),
    .din9(ap_sig_allocacmp_tmp_V_250_load),
    .din10(ap_sig_allocacmp_tmp_V_251_load),
    .din11(ap_sig_allocacmp_tmp_V_252_load),
    .din12(ap_sig_allocacmp_tmp_V_253_load),
    .din13(ap_sig_allocacmp_tmp_V_254_load),
    .din14(ap_sig_allocacmp_tmp_V_255_load),
    .din15(ap_sig_allocacmp_tmp_V_256_load),
    .din16(ap_sig_allocacmp_tmp_V_257_load),
    .din17(ap_sig_allocacmp_tmp_V_258_load),
    .din18(ap_sig_allocacmp_tmp_V_259_load),
    .din19(ap_sig_allocacmp_tmp_V_260_load),
    .din20(ap_sig_allocacmp_tmp_V_261_load),
    .din21(ap_sig_allocacmp_tmp_V_262_load),
    .din22(ap_sig_allocacmp_tmp_V_263_load),
    .din23(ap_sig_allocacmp_tmp_V_264_load),
    .din24(ap_sig_allocacmp_tmp_V_265_load),
    .din25(ap_sig_allocacmp_tmp_V_266_load),
    .din26(ap_sig_allocacmp_tmp_V_267_load),
    .din27(ap_sig_allocacmp_tmp_V_268_load),
    .din28(ap_sig_allocacmp_tmp_V_269_load),
    .din29(ap_sig_allocacmp_tmp_V_270_load),
    .din30(ap_sig_allocacmp_tmp_V_271_load),
    .din31(ap_sig_allocacmp_tmp_V_272_load),
    .din32(ap_sig_allocacmp_tmp_V_273_load),
    .din33(ap_sig_allocacmp_tmp_V_274_load),
    .din34(ap_sig_allocacmp_tmp_V_275_load),
    .din35(ap_sig_allocacmp_tmp_V_276_load),
    .din36(ap_sig_allocacmp_tmp_V_277_load),
    .din37(ap_sig_allocacmp_tmp_V_278_load),
    .din38(ap_sig_allocacmp_tmp_V_279_load),
    .din39(ap_sig_allocacmp_tmp_V_280_load),
    .din40(ap_sig_allocacmp_tmp_V_281_load),
    .din41(ap_sig_allocacmp_tmp_V_282_load),
    .din42(ap_sig_allocacmp_tmp_V_283_load),
    .din43(ap_sig_allocacmp_tmp_V_284_load),
    .din44(ap_sig_allocacmp_tmp_V_285_load),
    .din45(ap_sig_allocacmp_tmp_V_286_load),
    .din46(ap_sig_allocacmp_tmp_V_287_load),
    .din47(ap_sig_allocacmp_tmp_V_288_load),
    .din48(ap_sig_allocacmp_tmp_V_289_load),
    .din49(ap_sig_allocacmp_tmp_V_290_load),
    .din50(ap_sig_allocacmp_tmp_V_291_load),
    .din51(ap_sig_allocacmp_tmp_V_292_load),
    .din52(ap_sig_allocacmp_tmp_V_293_load),
    .din53(ap_sig_allocacmp_tmp_V_294_load),
    .din54(ap_sig_allocacmp_tmp_V_295_load),
    .din55(ap_sig_allocacmp_tmp_V_296_load),
    .din56(ap_sig_allocacmp_tmp_V_297_load),
    .din57(ap_sig_allocacmp_tmp_V_298_load),
    .din58(ap_sig_allocacmp_tmp_V_299_load),
    .din59(ap_sig_allocacmp_tmp_V_300_load),
    .din60(ap_sig_allocacmp_tmp_V_301_load),
    .din61(ap_sig_allocacmp_tmp_V_302_load),
    .din62(ap_sig_allocacmp_tmp_V_303_load),
    .din63(ap_sig_allocacmp_tmp_V_304_load),
    .din64(inElem_V_4_fu_921_p65),
    .dout(inElem_V_4_fu_921_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd0) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_546 <= inElem_V_4_reg_2228;
    end else if ((((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_546 <= in_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_546 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_i_reg_535 <= i_fu_707_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_535 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_reg_2242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_478 <= nf_3_fu_1438_p3;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_478 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_fu_1074_p2 == 1'd0) & (icmp_ln122_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_6_fu_218 <= sf_fu_1068_p2;
    end else if ((((icmp_ln159_fu_1074_p2 == 1'd1) & (icmp_ln122_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_6_fu_218 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_reg_2242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_214 <= tile_3_fu_1445_p3;
    end else if (((icmp_ln159_reg_2242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_214 <= tile_fu_1422_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_214 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_0_0_i_fu_210 <= add_ln700_679_fu_1780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_673_reg_2375 <= add_ln700_673_fu_1727_p2;
        add_ln700_678_reg_2380 <= add_ln700_678_fu_1759_p2;
        add_ln700_679_reg_2390 <= add_ln700_679_fu_1780_p2;
        add_ln700_reg_2370 <= add_ln700_fu_1721_p2;
        icmp_ln137_reg_2237_pp0_iter2_reg <= icmp_ln137_reg_2237_pp0_iter1_reg;
        icmp_ln159_reg_2242_pp0_iter2_reg <= icmp_ln159_reg_2242_pp0_iter1_reg;
        icmp_ln159_reg_2242_pp0_iter3_reg <= icmp_ln159_reg_2242_pp0_iter2_reg;
        icmp_ln159_reg_2242_pp0_iter4_reg <= icmp_ln159_reg_2242_pp0_iter3_reg;
        nf_assign_load_reg_2246_pp0_iter2_reg <= nf_assign_load_reg_2246_pp0_iter1_reg;
        xor_ln879_1349_reg_2330 <= xor_ln879_1349_fu_1485_p2;
        xor_ln879_1351_reg_2335 <= xor_ln879_1351_fu_1513_p2;
        xor_ln879_1353_reg_2340 <= xor_ln879_1353_fu_1541_p2;
        xor_ln879_1355_reg_2345 <= xor_ln879_1355_fu_1569_p2;
        xor_ln879_1357_reg_2350 <= xor_ln879_1357_fu_1597_p2;
        xor_ln879_1359_reg_2355 <= xor_ln879_1359_fu_1625_p2;
        xor_ln879_1361_reg_2360 <= xor_ln879_1361_fu_1653_p2;
        xor_ln879_1363_reg_2365 <= xor_ln879_1363_fu_1681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_546 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln122_reg_2215 <= icmp_ln122_fu_702_p2;
        icmp_ln137_reg_2237_pp0_iter1_reg <= icmp_ln137_reg_2237;
        icmp_ln159_reg_2242_pp0_iter1_reg <= icmp_ln159_reg_2242;
        nf_assign_load_reg_2246_pp0_iter1_reg <= nf_assign_load_reg_2246;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln125_reg_2224 <= icmp_ln125_fu_716_p2;
        icmp_ln137_reg_2237 <= icmp_ln137_fu_1062_p2;
        icmp_ln159_reg_2242 <= icmp_ln159_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_716_p2 == 1'd0) & (icmp_ln122_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inElem_V_4_reg_2228 <= inElem_V_4_fu_921_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_fu_1074_p2 == 1'd1) & (icmp_ln122_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_load_reg_2246 <= ap_sig_allocacmp_nf_assign_load;
        nf_reg_2251 <= nf_fu_1088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln122_reg_2210[31 : 15] <= shl_ln122_fu_686_p2[31 : 15];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_reg_2242_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs7_m_threshold_2_reg_2395 <= threshs7_m_threshold_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_242_fu_226 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_243_fu_230 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_244_fu_234 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_245_fu_238 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_246_fu_242 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_247_fu_246 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_248_fu_250 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_249_fu_254 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_250_fu_258 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_251_fu_262 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_252_fu_266 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_253_fu_270 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_254_fu_274 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_255_fu_278 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_256_fu_282 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_257_fu_286 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_258_fu_290 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_259_fu_294 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_260_fu_298 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_261_fu_302 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_262_fu_306 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_263_fu_310 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_264_fu_314 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_265_fu_318 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_266_fu_322 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_267_fu_326 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_268_fu_330 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_269_fu_334 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_270_fu_338 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_271_fu_342 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_272_fu_346 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_273_fu_350 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_274_fu_354 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_275_fu_358 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_276_fu_362 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_277_fu_366 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_278_fu_370 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_279_fu_374 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_280_fu_378 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_281_fu_382 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_282_fu_386 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_283_fu_390 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_284_fu_394 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_285_fu_398 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_286_fu_402 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_287_fu_406 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_288_fu_410 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_289_fu_414 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_290_fu_418 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_291_fu_422 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_292_fu_426 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_293_fu_430 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_294_fu_434 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_295_fu_438 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_296_fu_442 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_297_fu_446 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_298_fu_450 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_299_fu_454 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_300_fu_458 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_301_fu_462 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_302_fu_466 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_303_fu_470 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_304_fu_474 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_222 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_716_p2 == 1'd1) & (icmp_ln122_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln321_reg_2233 <= trunc_ln321_fu_1055_p1;
    end
end

always @ (*) begin
    if ((icmp_ln122_fu_702_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_accu_V_0_0_0_i_load = add_ln700_679_fu_1780_p2;
    end else begin
        ap_sig_allocacmp_accu_V_0_0_0_i_load = accu_V_0_0_0_i_fu_210;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_2242 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nf_assign_load = nf_3_fu_1438_p3;
    end else begin
        ap_sig_allocacmp_nf_assign_load = nf_assign_fu_478;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_2242 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nf_assign_load_6 = nf_3_fu_1438_p3;
    end else begin
        ap_sig_allocacmp_nf_assign_load_6 = nf_assign_fu_478;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd1))) begin
        ap_sig_allocacmp_tmp_V_242_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_242_load = tmp_V_242_fu_226;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd2))) begin
        ap_sig_allocacmp_tmp_V_243_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_243_load = tmp_V_243_fu_230;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd3))) begin
        ap_sig_allocacmp_tmp_V_244_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_244_load = tmp_V_244_fu_234;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd4))) begin
        ap_sig_allocacmp_tmp_V_245_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_245_load = tmp_V_245_fu_238;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd5))) begin
        ap_sig_allocacmp_tmp_V_246_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_246_load = tmp_V_246_fu_242;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd6))) begin
        ap_sig_allocacmp_tmp_V_247_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_247_load = tmp_V_247_fu_246;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd7))) begin
        ap_sig_allocacmp_tmp_V_248_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_248_load = tmp_V_248_fu_250;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd8))) begin
        ap_sig_allocacmp_tmp_V_249_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_249_load = tmp_V_249_fu_254;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd9))) begin
        ap_sig_allocacmp_tmp_V_250_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_250_load = tmp_V_250_fu_258;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd10))) begin
        ap_sig_allocacmp_tmp_V_251_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_251_load = tmp_V_251_fu_262;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd11))) begin
        ap_sig_allocacmp_tmp_V_252_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_252_load = tmp_V_252_fu_266;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd12))) begin
        ap_sig_allocacmp_tmp_V_253_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_253_load = tmp_V_253_fu_270;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd13))) begin
        ap_sig_allocacmp_tmp_V_254_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_254_load = tmp_V_254_fu_274;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd14))) begin
        ap_sig_allocacmp_tmp_V_255_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_255_load = tmp_V_255_fu_278;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd15))) begin
        ap_sig_allocacmp_tmp_V_256_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_256_load = tmp_V_256_fu_282;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd16))) begin
        ap_sig_allocacmp_tmp_V_257_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_257_load = tmp_V_257_fu_286;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd17))) begin
        ap_sig_allocacmp_tmp_V_258_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_258_load = tmp_V_258_fu_290;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd18))) begin
        ap_sig_allocacmp_tmp_V_259_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_259_load = tmp_V_259_fu_294;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd19))) begin
        ap_sig_allocacmp_tmp_V_260_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_260_load = tmp_V_260_fu_298;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd20))) begin
        ap_sig_allocacmp_tmp_V_261_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_261_load = tmp_V_261_fu_302;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd21))) begin
        ap_sig_allocacmp_tmp_V_262_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_262_load = tmp_V_262_fu_306;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd22))) begin
        ap_sig_allocacmp_tmp_V_263_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_263_load = tmp_V_263_fu_310;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd23))) begin
        ap_sig_allocacmp_tmp_V_264_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_264_load = tmp_V_264_fu_314;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd24))) begin
        ap_sig_allocacmp_tmp_V_265_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_265_load = tmp_V_265_fu_318;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd25))) begin
        ap_sig_allocacmp_tmp_V_266_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_266_load = tmp_V_266_fu_322;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd26))) begin
        ap_sig_allocacmp_tmp_V_267_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_267_load = tmp_V_267_fu_326;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd27))) begin
        ap_sig_allocacmp_tmp_V_268_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_268_load = tmp_V_268_fu_330;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd28))) begin
        ap_sig_allocacmp_tmp_V_269_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_269_load = tmp_V_269_fu_334;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd29))) begin
        ap_sig_allocacmp_tmp_V_270_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_270_load = tmp_V_270_fu_338;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd30))) begin
        ap_sig_allocacmp_tmp_V_271_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_271_load = tmp_V_271_fu_342;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd31))) begin
        ap_sig_allocacmp_tmp_V_272_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_272_load = tmp_V_272_fu_346;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd32))) begin
        ap_sig_allocacmp_tmp_V_273_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_273_load = tmp_V_273_fu_350;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd33))) begin
        ap_sig_allocacmp_tmp_V_274_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_274_load = tmp_V_274_fu_354;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd34))) begin
        ap_sig_allocacmp_tmp_V_275_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_275_load = tmp_V_275_fu_358;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd35))) begin
        ap_sig_allocacmp_tmp_V_276_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_276_load = tmp_V_276_fu_362;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd36))) begin
        ap_sig_allocacmp_tmp_V_277_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_277_load = tmp_V_277_fu_366;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd37))) begin
        ap_sig_allocacmp_tmp_V_278_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_278_load = tmp_V_278_fu_370;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd38))) begin
        ap_sig_allocacmp_tmp_V_279_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_279_load = tmp_V_279_fu_374;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd39))) begin
        ap_sig_allocacmp_tmp_V_280_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_280_load = tmp_V_280_fu_378;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd40))) begin
        ap_sig_allocacmp_tmp_V_281_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_281_load = tmp_V_281_fu_382;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd41))) begin
        ap_sig_allocacmp_tmp_V_282_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_282_load = tmp_V_282_fu_386;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd42))) begin
        ap_sig_allocacmp_tmp_V_283_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_283_load = tmp_V_283_fu_390;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd43))) begin
        ap_sig_allocacmp_tmp_V_284_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_284_load = tmp_V_284_fu_394;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd44))) begin
        ap_sig_allocacmp_tmp_V_285_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_285_load = tmp_V_285_fu_398;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd45))) begin
        ap_sig_allocacmp_tmp_V_286_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_286_load = tmp_V_286_fu_402;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd46))) begin
        ap_sig_allocacmp_tmp_V_287_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_287_load = tmp_V_287_fu_406;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd47))) begin
        ap_sig_allocacmp_tmp_V_288_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_288_load = tmp_V_288_fu_410;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd48))) begin
        ap_sig_allocacmp_tmp_V_289_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_289_load = tmp_V_289_fu_414;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd49))) begin
        ap_sig_allocacmp_tmp_V_290_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_290_load = tmp_V_290_fu_418;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd50))) begin
        ap_sig_allocacmp_tmp_V_291_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_291_load = tmp_V_291_fu_422;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd51))) begin
        ap_sig_allocacmp_tmp_V_292_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_292_load = tmp_V_292_fu_426;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd52))) begin
        ap_sig_allocacmp_tmp_V_293_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_293_load = tmp_V_293_fu_430;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd53))) begin
        ap_sig_allocacmp_tmp_V_294_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_294_load = tmp_V_294_fu_434;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd54))) begin
        ap_sig_allocacmp_tmp_V_295_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_295_load = tmp_V_295_fu_438;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd55))) begin
        ap_sig_allocacmp_tmp_V_296_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_296_load = tmp_V_296_fu_442;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd56))) begin
        ap_sig_allocacmp_tmp_V_297_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_297_load = tmp_V_297_fu_446;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd57))) begin
        ap_sig_allocacmp_tmp_V_298_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_298_load = tmp_V_298_fu_450;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd58))) begin
        ap_sig_allocacmp_tmp_V_299_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_299_load = tmp_V_299_fu_454;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd59))) begin
        ap_sig_allocacmp_tmp_V_300_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_300_load = tmp_V_300_fu_458;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd60))) begin
        ap_sig_allocacmp_tmp_V_301_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_301_load = tmp_V_301_fu_462;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd61))) begin
        ap_sig_allocacmp_tmp_V_302_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_302_load = tmp_V_302_fu_466;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd62))) begin
        ap_sig_allocacmp_tmp_V_303_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_303_load = tmp_V_303_fu_470;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd63))) begin
        ap_sig_allocacmp_tmp_V_304_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_304_load = tmp_V_304_fu_474;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_reg_2233 == 6'd0))) begin
        ap_sig_allocacmp_tmp_V_load = in_V_V_dout;
    end else begin
        ap_sig_allocacmp_tmp_V_load = tmp_V_fu_222;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op178_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_2242_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_2242_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs7_m_threshold_ce0 = 1'b1;
    end else begin
        threshs7_m_threshold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights7_m_weights_V_ce0 = 1'b1;
    end else begin
        weights7_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln122_fu_702_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((icmp_ln122_fu_702_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_673_fu_1727_p2 = (zext_ln170_633_fu_1715_p1 + zext_ln170_632_fu_1709_p1);

assign add_ln700_674_fu_1772_p2 = (zext_ln700_589_fu_1769_p1 + add_ln700_reg_2370);

assign add_ln700_675_fu_1733_p2 = (zext_ln170_631_fu_1706_p1 + zext_ln170_fu_1697_p1);

assign add_ln700_676_fu_1743_p2 = (zext_ln170_629_fu_1700_p1 + zext_ln700_588_fu_1718_p1);

assign add_ln700_677_fu_1749_p2 = (add_ln700_676_fu_1743_p2 + zext_ln170_630_fu_1703_p1);

assign add_ln700_678_fu_1759_p2 = (zext_ln700_591_fu_1755_p1 + zext_ln700_590_fu_1739_p1);

assign add_ln700_679_fu_1780_p2 = (zext_ln700_592_fu_1777_p1 + add_ln700_674_fu_1772_p2);

assign add_ln700_fu_1721_p2 = (res_V_fu_1690_p3 + zext_ln700_fu_1712_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln159_reg_2242_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op178_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln159_reg_2242_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op178_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln159_reg_2242_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op178_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op178_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = ((icmp_ln159_reg_2242_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_546 = 'bx;

always @ (*) begin
    ap_predicate_op178_read_state3 = ((icmp_ln125_reg_2224 == 1'd1) & (icmp_ln122_reg_2215 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign i_fu_707_p2 = (i_0_i_reg_535 + 32'd1);

assign icmp_ln122_fu_702_p2 = ((i_0_i_reg_535 == shl_ln122_reg_2210) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_716_p2 = ((ap_sig_allocacmp_nf_assign_load_6 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_1062_p2 = ((sf_6_fu_218 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_1074_p2 = ((sf_fu_1068_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1433_p2 = ((nf_reg_2251 == 32'd512) ? 1'b1 : 1'b0);

assign inElem_V_4_fu_921_p65 = sf_6_fu_218[5:0];

assign nf_3_fu_1438_p3 = ((icmp_ln173_fu_1433_p2[0:0] === 1'b1) ? 32'd0 : nf_reg_2251);

assign nf_fu_1088_p2 = (ap_sig_allocacmp_nf_assign_load + 32'd1);

assign out_V_V_din = (($signed(threshs7_m_threshold_2_reg_2395) < $signed(add_ln700_679_reg_2390)) ? 1'b1 : 1'b0);

assign p_Result_1_i_fu_1491_p3 = weights7_m_weights_V_q0[8'd1];

assign p_Result_2_i_fu_1519_p3 = weights7_m_weights_V_q0[8'd2];

assign p_Result_3_i_fu_1547_p3 = weights7_m_weights_V_q0[8'd3];

assign p_Result_4_i_fu_1575_p3 = weights7_m_weights_V_q0[8'd4];

assign p_Result_5_i_fu_1603_p3 = weights7_m_weights_V_q0[8'd5];

assign p_Result_6_1_i_fu_1499_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd1];

assign p_Result_6_2_i_fu_1527_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd2];

assign p_Result_6_3_i_fu_1555_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd3];

assign p_Result_6_4_i_fu_1583_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd4];

assign p_Result_6_5_i_fu_1611_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd5];

assign p_Result_6_6_i_fu_1639_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd6];

assign p_Result_6_7_i_fu_1667_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd7];

assign p_Result_6_i_fu_1471_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_546[8'd0];

assign p_Result_7_i_fu_1659_p3 = weights7_m_weights_V_q0[8'd7];

assign p_Result_i_1095_fu_1631_p3 = weights7_m_weights_V_q0[8'd6];

assign p_Result_i_fu_1463_p3 = weights7_m_weights_V_q0[8'd0];

assign reps_out_din = reps_dout;

assign res_V_fu_1690_p3 = ((icmp_ln137_reg_2237_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_accu_V_0_0_0_i_load);

assign sf_fu_1068_p2 = (sf_6_fu_218 + 32'd1);

assign shl_ln122_fu_686_p2 = reps_dout << 32'd15;

assign start_out = real_start;

assign threshs7_m_threshold_address0 = zext_ln142_fu_1765_p1;

assign tile_3_fu_1445_p3 = ((icmp_ln173_fu_1433_p2[0:0] === 1'b1) ? 32'd0 : tile_fu_1422_p2);

assign tile_fu_1422_p2 = (tile_assign_fu_214 + 32'd1);

assign trunc_ln321_fu_1055_p1 = sf_6_fu_218[5:0];

assign weights7_m_weights_V_address0 = zext_ln89_fu_1417_p1;

assign xor_ln879_1349_fu_1485_p2 = (xor_ln879_fu_1479_p2 ^ 1'd1);

assign xor_ln879_1350_fu_1507_p2 = (p_Result_6_1_i_fu_1499_p3 ^ p_Result_1_i_fu_1491_p3);

assign xor_ln879_1351_fu_1513_p2 = (xor_ln879_1350_fu_1507_p2 ^ 1'd1);

assign xor_ln879_1352_fu_1535_p2 = (p_Result_6_2_i_fu_1527_p3 ^ p_Result_2_i_fu_1519_p3);

assign xor_ln879_1353_fu_1541_p2 = (xor_ln879_1352_fu_1535_p2 ^ 1'd1);

assign xor_ln879_1354_fu_1563_p2 = (p_Result_6_3_i_fu_1555_p3 ^ p_Result_3_i_fu_1547_p3);

assign xor_ln879_1355_fu_1569_p2 = (xor_ln879_1354_fu_1563_p2 ^ 1'd1);

assign xor_ln879_1356_fu_1591_p2 = (p_Result_6_4_i_fu_1583_p3 ^ p_Result_4_i_fu_1575_p3);

assign xor_ln879_1357_fu_1597_p2 = (xor_ln879_1356_fu_1591_p2 ^ 1'd1);

assign xor_ln879_1358_fu_1619_p2 = (p_Result_6_5_i_fu_1611_p3 ^ p_Result_5_i_fu_1603_p3);

assign xor_ln879_1359_fu_1625_p2 = (xor_ln879_1358_fu_1619_p2 ^ 1'd1);

assign xor_ln879_1360_fu_1647_p2 = (p_Result_i_1095_fu_1631_p3 ^ p_Result_6_6_i_fu_1639_p3);

assign xor_ln879_1361_fu_1653_p2 = (xor_ln879_1360_fu_1647_p2 ^ 1'd1);

assign xor_ln879_1362_fu_1675_p2 = (p_Result_7_i_fu_1659_p3 ^ p_Result_6_7_i_fu_1667_p3);

assign xor_ln879_1363_fu_1681_p2 = (xor_ln879_1362_fu_1675_p2 ^ 1'd1);

assign xor_ln879_fu_1479_p2 = (p_Result_i_fu_1463_p3 ^ p_Result_6_i_fu_1471_p3);

assign zext_ln142_fu_1765_p1 = nf_assign_load_reg_2246_pp0_iter2_reg;

assign zext_ln170_629_fu_1700_p1 = xor_ln879_1351_reg_2335;

assign zext_ln170_630_fu_1703_p1 = xor_ln879_1353_reg_2340;

assign zext_ln170_631_fu_1706_p1 = xor_ln879_1355_reg_2345;

assign zext_ln170_632_fu_1709_p1 = xor_ln879_1357_reg_2350;

assign zext_ln170_633_fu_1715_p1 = xor_ln879_1361_reg_2360;

assign zext_ln170_fu_1697_p1 = xor_ln879_1349_reg_2330;

assign zext_ln700_588_fu_1718_p1 = xor_ln879_1363_reg_2365;

assign zext_ln700_589_fu_1769_p1 = add_ln700_673_reg_2375;

assign zext_ln700_590_fu_1739_p1 = add_ln700_675_fu_1733_p2;

assign zext_ln700_591_fu_1755_p1 = add_ln700_677_fu_1749_p2;

assign zext_ln700_592_fu_1777_p1 = add_ln700_678_reg_2380;

assign zext_ln700_fu_1712_p1 = xor_ln879_1359_reg_2355;

assign zext_ln89_fu_1417_p1 = tile_assign_fu_214;

always @ (posedge ap_clk) begin
    shl_ln122_reg_2210[14:0] <= 15'b000000000000000;
end

endmodule //Matrix_Vector_Activa_3
