// Seed: 3190609894
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7
    , id_13,
    output wand id_8,
    output wire id_9,
    input wand id_10,
    input tri id_11
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output uwire id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    output tri1 id_7,
    output wor id_8,
    input wand id_9,
    input wor id_10,
    input supply0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    output wor id_15,
    output wor id_16,
    input uwire id_17,
    input tri id_18,
    input wire id_19,
    input wor id_20,
    input tri id_21,
    output supply0 id_22
);
  tri id_24 = 1 + id_13 | id_21;
  assign id_7 = id_24 << id_5;
  module_0(
      id_19, id_18, id_13, id_13, id_12, id_16, id_18, id_20, id_22, id_15, id_18, id_9
  );
  wire id_25;
endmodule
