*** GOWIN Tcl Command Line Console  *** 
add new file: "/home/sdev/Workspace/GowinEDA/TangNano-9K-example-main/led/src/LED.v"
add new file: "/home/sdev/Workspace/GowinEDA/TangNano-9K-example-main/led/src/9K_LED_project.cst"
current device: GW1NR-9C  GW1NR-LV9QN88PC6/I5
GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/sdev/Workspace/GowinEDA/TangNano-9K-example-main/led/src/LED.v'
Compiling module 'led'("/home/sdev/Workspace/GowinEDA/TangNano-9K-example-main/led/src/LED.v":1)
NOTE  (EX0101) : Current top module is "led"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
Reading netlist file: "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/gwsynthesis/project.vg"
Parsing netlist file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/gwsynthesis/project.vg" completed
Processing netlist completed
Reading constraint file: "/home/sdev/Workspace/GowinEDA/TangNano-9K-example-main/led/src/9K_LED_project.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.power.html" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.pin.html" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.rpt.html" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.rpt.txt" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.tr.html" completed
Sun Jun 26 13:08:31 2022

