`include "VX_define.vh"

module fdr_top
  import dice_pkg::*;
  import dice_frontend_pkg::*;
#(
    parameter int TAG_WIDTH      = 48,
    parameter int BITSTREAM_SIZE = 2056
) (
    input logic clk_i,
    input logic rst_i,

    // Memory Bus Interfaces
    VX_mem_bus_if.master metacache_mem_if,
    VX_mem_bus_if.master bitstream_cache_mem_if,

    // Scheduler / FDR Interfaces
    cta_sched_if.slave schedule_if,
    fdr_if.master      fdr_if,

    // SIMT Stack Status Interface
    simt_stack_status_if.slave simt_status_if,

    // Branch handler/status-table signals (to CS stage)
    output branch_predict_interface_t bh_branch_predict_info_o,
    output logic                      bh_branch_predict_info_we_o,
    input dice_cta_status_t [DICE_NUM_MAX_CTA_PER_CORE-1:0] cta_status_data_i,

    // SIMT Stack Update signals (to CS stage)
    output logic                            simt_update_valid_o,
    input logic                             simt_update_ready_i,
    output simt_stack_update_t              simt_update_stack_data_o,
    output logic [DICE_HW_CTA_ID_WIDTH-1:0] simt_update_hw_cta_id_o,
    output cta_size_e                       simt_update_hw_cta_size_o,

    // CGRA Configuration Memory Interfaces
    cgra_cm_if.master cm0_if,
    cgra_cm_if.master cm1_if,

    // Eblock flush notification (predict-miss - scheduler)
    output logic                       eblock_flush_valid_o,
    output logic [EBLOCK_ID_WIDTH-1:0] eblock_flush_id_o
);

  // Internal Signals - Meta Fetch / Decoder
  pgraph_meta_t meta_internal;
  logic         meta_valid_internal;
  logic         fire_eblock_internal;
  logic         schedule_ready_internal;

  // Internal Signals - Bitstream
  logic [DICE_ADDR_WIDTH-1:0]        bitstream_addr;
  logic [BITSTREAM_LENGTH_WIDTH-1:0] bitstream_length;
  logic                              bitstream_addr_valid_internal;
  logic                              done_streaming_internal;

  // Internal Signals - Branch Handler
  thread_mask_t branch_mask_internal;
  branch_meta_t branch_meta_internal;
  logic         branch_mask_valid;
  logic         branch_req_valid_internal;
  logic         is_barrier_internal;

  // Branch prediction (branch_handler → CS stage)
  branch_predict_interface_t predict_interface_internal;
  logic predict_we_internal;

  // Internal Signals - Valid Checker
  logic clear_prefetch_internal;
  logic predict_miss_internal;

  // =========================================================================
  // Registered copy of schedule_if.data (captured on handshake fire)
  // =========================================================================
  schedule_eblock_t schedule_data_q;

  always_ff @(posedge clk_i) begin
    if (rst_i) begin
      schedule_data_q <= '0;
    end else if (schedule_if.valid && schedule_ready_internal) begin
      schedule_data_q <= schedule_if.data;
    end
  end

  // CTA status lookup for current CTA
  logic [DICE_HW_CTA_ID_WIDTH-1:0] current_hw_cta_id;
  assign current_hw_cta_id = schedule_data_q.schedule_hw_cta_id;

  // SIMT Stack PC for current CTA (from simt_status_if)
  logic [DICE_ADDR_WIDTH-1:0] simt_stack_pc;
  assign simt_stack_pc = simt_status_if.status[current_hw_cta_id].next_pc;

  // Scheduler Ready Handshake
  assign schedule_if.ready = schedule_ready_internal;

  // Pass-through Assignments (registered schedule_data_q → fdr_if)
  assign fdr_if.data.schedule_hw_cta_id    = schedule_data_q.schedule_hw_cta_id;
  assign fdr_if.data.schedule_eblock_id    = schedule_data_q.schedule_eblock_id;
  assign fdr_if.data.schedule_cta_id       = schedule_data_q.schedule_cta_id;
  assign fdr_if.data.schedule_kernel_id    = schedule_data_q.schedule_kernel_id;
  assign fdr_if.data.schedule_grid_size    = schedule_data_q.schedule_grid_size;
  assign fdr_if.data.schedule_cta_size     = schedule_data_q.schedule_cta_size;
  assign fdr_if.data.schedule_hw_cta_size  = schedule_data_q.schedule_hw_cta_size;
  assign fdr_if.data.schedule_smem_per_cta = schedule_data_q.schedule_smem_per_cta;
  assign fdr_if.data.schedule_cta_thread_count = schedule_data_q.schedule_cta_thread_count;
  assign fdr_if.data.real_active_mask      = branch_mask_internal;

  // =========================================================================
  // Branch prediction signal assignments
  // =========================================================================
  assign predict_we_internal       = |predict_interface_internal.valid_edits_bitmap;
  assign bh_branch_predict_info_o    = predict_interface_internal;
  assign bh_branch_predict_info_we_o = predict_we_internal;

  // =========================================================================
  // Branch Handler
  // =========================================================================
  logic         bh_update_valid;
  logic         bh_update_ready;
  simt_stack_update_t bh_simt_update;
  assign branch_mask_valid = branch_req_valid_internal;

  branch_handler_no_branches u_branch_handler (
      .clk_i                        (clk_i),
      .rst_i                        (rst_i),

      // Status table
      .branch_predict_info_o        (predict_interface_internal),

      // Decode
      .branch_meta_i                (branch_meta_internal),
      .branch_meta_valid_i          (branch_req_valid_internal),
      .real_active_thread_mask_o    (branch_mask_internal),

      // CS - FDR Stage buffer
      .cs_active_mask_i             (schedule_data_q.schedule_active_mask),
      .pc_i                         (schedule_data_q.schedule_next_pc),
      .cta_size_i                   (schedule_data_q.schedule_hw_cta_size),
      .hw_cta_id_i                  (current_hw_cta_id),

      // SIMT Stacks
      .update_valid_o               (bh_update_valid),
      .update_ready_i               (bh_update_ready),
      .simt_stack_update_o          (bh_simt_update)
  );

  // SIMT stack update signal wiring (direct from branch_handler)
  assign simt_update_valid_o       = bh_update_valid;
  assign simt_update_stack_data_o  = bh_simt_update;
  assign simt_update_hw_cta_id_o   = bh_simt_update.hw_cta_id;
  assign simt_update_hw_cta_size_o = bh_simt_update.hw_cta_size;
  assign bh_update_ready           = simt_update_ready_i;

  // Meta Fetch
  meta_fetch #(
      .TAG_WIDTH(TAG_WIDTH)
  ) u_meta_fetch (
      .clk_i               (clk_i),
      .rst_i               (rst_i),
      .schedule_valid_i    (schedule_if.valid),
      .fdr_next_pc_i       (schedule_data_q.schedule_next_pc),
      .schedule_ready_o    (schedule_ready_internal),
      .meta_fetch_bus_if   (metacache_mem_if),
      .outgoing_meta_o     (meta_internal),
      .meta_valid_o        (meta_valid_internal),
      .fire_eblock_i       (fire_eblock_internal),
      .flush_i             (predict_miss_internal)
  );

  // Decoder
  decode u_decode (
      .metadata_i               (meta_internal),
      .meta_in_valid_i          (meta_valid_internal),
      .real_active_thread_mask_i(branch_mask_internal),
      .bitstream_addr_o         (bitstream_addr),
      .bitstream_addr_valid_o   (bitstream_addr_valid_internal),
      .bitstream_length_o       (bitstream_length),
      .branch_metadata_o        (branch_meta_internal),
      .branch_req_valid_o       (branch_req_valid_internal),
      .is_barrier_o             (is_barrier_internal),
      .meta_o                   (fdr_if.data.metadata)
  );

  // Bitstream Fetch/Load
  bitstream_fetch_load #(
      .TAG_WIDTH     (TAG_WIDTH)
  ) u_bitstream_fetch_load (
      .clk_i           (clk_i),
      .rst_i           (rst_i),
      .flush_i         (predict_miss_internal),
      .meta_valid_i    (bitstream_addr_valid_internal),
      .bitstream_addr_i(bitstream_addr),
      .cm0_data_o      (cm0_if.data),
      .cm0_chunk_en_o  (cm0_if.chunk_en),
      .cm1_data_o      (cm1_if.data),
      .cm1_chunk_en_o  (cm1_if.chunk_en),
      .done_streaming_o(done_streaming_internal),
      .cache_bus_if    (bitstream_cache_mem_if),
      .cm_num_o        (fdr_if.data.loaded_buffer)
  );

  // Valid Checker
  valid_check u_valid_check (
      .barrier_indicator_i(is_barrier_internal),
      .decode_done_i      (branch_mask_valid),
      .eblock_pc_i        (schedule_data_q.schedule_next_pc),
      .prefetch_block_i   (schedule_data_q.schedule_prefetch_block),
      .simt_stack_pc_i    (simt_stack_pc),
      .bitstream_loaded_i (done_streaming_internal),
      .unresolved_div_i   (cta_status_data_i[current_hw_cta_id].unresolved_control_divergence),
      .barrier_complete_i (1'b1),
      .prefetch_cleared_i (1'b0),
      .fdr_valid_o        (fdr_if.valid),
      .ex_ready_i         (fdr_if.ready),
      .fire_eblock_o      (fire_eblock_internal),
      .clear_prefetch_o   (clear_prefetch_internal),
      .predict_miss_o     (predict_miss_internal)
  );

  // Eblock flush: release the current eblock in the scheduler on predict-miss
  assign eblock_flush_valid_o = predict_miss_internal;
  assign eblock_flush_id_o    = schedule_data_q.schedule_eblock_id;

endmodule
