// Seed: 996803320
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output wor id_5,
    output wor id_6,
    output logic id_7
);
  always @(posedge 1 or posedge 1)
    if (id_1 == 1) begin : LABEL_0
      id_2 = id_3;
      id_7 <= id_1;
    end
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1] = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
