TILE: W_IO
# {direction: <>, source_name: <>, X-offset: <>, Y-offset: <>, destination_name: <>, wires: <>}
INCLUDE:
PORTS: [
    # {direction: EAST, source_name: out1, X-offset: -1, Y-offset: 0, destination_name: in3, wires: 32},
    {direction: WEST, source_name: in1, X-offset: -1, Y-offset: 0, destination_name: null, wires: 32},
  ]
BELS: [
    # {BEL: ./ALU.v, prefix: },
    # {BEL: ./const.v, prefix: },
    # {BEL: ./buff.v, prefix: N_},
    # {BEL: ./buff.v, prefix: E_},
    # {BEL: ./buff.v, prefix: S_},
    # {BEL: ./buff.v, prefix: W_},

]
MATRIX: ./W_IO.mux