Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Assignment\Quickmath\Hexto7seg.vf" into library work
Parsing module <D4_16E_HXILINX_Hexto7seg>.
Parsing module <NOR6_HXILINX_Hexto7seg>.
Parsing module <Hexto7seg>.
Analyzing Verilog file "C:\Assignment\Quickmath\Div2.vf" into library work
Parsing module <Div2>.
Analyzing Verilog file "C:\Assignment\Quickmath\random4digit.vf" into library work
Parsing module <D4_16E_HXILINX_random4digit>.
Parsing module <CB2RE_HXILINX_random4digit>.
Parsing module <NOR6_HXILINX_random4digit>.
Parsing module <M4_1E_HXILINX_random4digit>.
Parsing module <Div2_MUSER_random4digit>.
Parsing module <Hexto7seg_MUSER_random4digit>.
Parsing module <random4digit>.
Analyzing Verilog file "C:\Assignment\Quickmath\answerV2.vf" into library work
Parsing module <answerV2>.
Analyzing Verilog file "C:\Assignment\Quickmath\main.vf" into library work
Parsing module <D4_16E_HXILINX_main>.
Parsing module <CB2RE_HXILINX_main>.
Parsing module <NOR6_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <answerV2_MUSER_main>.
Parsing module <Div2_MUSER_main>.
Parsing module <Hexto7seg_MUSER_main>.
Parsing module <random4digit_MUSER_main>.
Parsing module <main>.
Parsing VHDL file "C:\Assignment\Quickmath\counter1_13.vhd" into library work
Parsing entity <counter1_13>.
Parsing architecture <Behavioral> of entity <counter1_13>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <answerV2_MUSER_main>.

Elaborating module <AND3>.

Elaborating module <INV>.

Elaborating module <random4digit_MUSER_main>.
Going to vhdl side to elaborate module counter1_13

Elaborating entity <counter1_13> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <AND2>.

Elaborating module <Div2_MUSER_main>.

Elaborating module <FDC>.

Elaborating module <GND>.
Going to vhdl side to elaborate module counter1_13

Elaborating entity <counter1_13> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Assignment\Quickmath\counter1_13.vhd" Line 32: Replacing existing netlist counter1_13(Behavioral)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module counter1_13

Elaborating entity <counter1_13> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <CB2RE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Assignment\Quickmath\main.vf" Line 117: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <VCC>.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <Hexto7seg_MUSER_main>.

Elaborating module <D4_16E_HXILINX_main>.

Elaborating module <NOR6_HXILINX_main>.

Elaborating module <NOR4>.

Elaborating module <NOR5>.

Elaborating module <NAND2B2>.

Elaborating module <NAND2B1>.

Elaborating module <NAND2>.
Going to vhdl side to elaborate module counter1_13

Elaborating entity <counter1_13> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Assignment\Quickmath\counter1_13.vhd" Line 32: Replacing existing netlist counter1_13(Behavioral)
Back to verilog to continue elaboration

Elaborating module <BUF>.
WARNING:HDLCompiler:552 - "C:\Assignment\Quickmath\main.vf" Line 402: Input port R is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Set property "LOC = P27,P29,P32,P34,P35,P40,P41" for signal <XLXN_34P27P29P32P34P35P40P41>.
    Set property "LOC = P44,P43,P33,P30" for signal <XLXN_35P44P43P33P30>.
    Set property "LOC = P123" for signal <OSCP123>.
    Set property "LOC = P45" for signal <PB1P45>.
    Set property "LOC = P47" for signal <PB3P47>.
    Set property "LOC = P48" for signal <PB4P48>.
    Set property "LOC = P11" for signal <P11>.
    Set property "LOC = P12" for signal <P12>.
    Set property "LOC = P134" for signal <P134>.
    Set property "LOC = P82" for signal <L0P82>.
    Set property "LOC = P81" for signal <L1P81>.
    Set property "LOC = P80" for signal <L2P80>.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <answerV2_MUSER_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Summary:
	no macro.
Unit <answerV2_MUSER_main> synthesized.

Synthesizing Unit <random4digit_MUSER_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Set property "HU_SET = XLXI_17_3" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_21_0_7" for instance <XLXI_21_0>.
    Set property "HU_SET = XLXI_21_1_6" for instance <XLXI_21_1>.
    Set property "HU_SET = XLXI_21_2_5" for instance <XLXI_21_2>.
    Set property "HU_SET = XLXI_21_3_4" for instance <XLXI_21_3>.
WARNING:Xst:2898 - Port 'R', unconnected in block instance 'XLXI_17', is tied to GND.
INFO:Xst:3210 - "C:\Assignment\Quickmath\main.vf" line 402: Output port <CEO> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Assignment\Quickmath\main.vf" line 402: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <random4digit_MUSER_main> synthesized.

Synthesizing Unit <counter1_13>.
    Related source file is "C:\Assignment\Quickmath\counter1_13.vhd".
    Found 4-bit register for signal <tmp>.
    Found 4-bit adder for signal <tmp[3]_GND_28_o_add_1_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter1_13> synthesized.

Synthesizing Unit <Div2_MUSER_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Summary:
	no macro.
Unit <Div2_MUSER_main> synthesized.

Synthesizing Unit <CB2RE_HXILINX_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_17_o_add_1_OUT> created at line 117.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2RE_HXILINX_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 164.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <Hexto7seg_MUSER_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_5_2" for instance <XLXI_5>.
INFO:Xst:3210 - "C:\Assignment\Quickmath\main.vf" line 272: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Hexto7seg_MUSER_main> synthesized.

Synthesizing Unit <D4_16E_HXILINX_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_main> synthesized.

Synthesizing Unit <NOR6_HXILINX_main>.
    Related source file is "C:\Assignment\Quickmath\main.vf".
    Summary:
	no macro.
Unit <NOR6_HXILINX_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 4-bit adder                                           : 4
# Registers                                            : 5
 2-bit register                                        : 1
 4-bit register                                        : 4
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2RE_HXILINX_main>.
The following registers are absorbed into counter <Q0_Q1>: 1 register on signal <Q0_Q1>.
Unit <CB2RE_HXILINX_main> synthesized (advanced).

Synthesizing (advanced) Unit <counter1_13>.
The following registers are absorbed into counter <tmp>: 1 register on signal <tmp>.
Unit <counter1_13> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 2-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit main : the following signal(s) form a combinatorial loop: L0P82, XLXI_20/XLXN_7, L1P81, XLXI_20/XLXN_13.

Optimizing unit <main> ...

Optimizing unit <Hexto7seg_MUSER_main> ...

Optimizing unit <random4digit_MUSER_main> ...

Optimizing unit <CB2RE_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <D4_16E_HXILINX_main> ...

Optimizing unit <NOR6_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 59
#      AND2                        : 2
#      AND3                        : 3
#      BUF                         : 9
#      INV                         : 10
#      LUT2                        : 5
#      LUT3                        : 4
#      LUT4                        : 19
#      LUT6                        : 6
#      VCC                         : 1
# FlipFlops/Latches                : 20
#      FD                          : 2
#      FDC                         : 16
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 30
#      IBUF                        : 7
#      OBUF                        : 23
# Logical                          : 9
#      NAND2                       : 1
#      NAND2B1                     : 2
#      NAND2B2                     : 1
#      NOR4                        : 3
#      NOR5                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  11440     0%  
 Number of Slice LUTs:                   44  out of   5720     0%  
    Number used as Logic:                44  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      44  out of     64    68%  
   Number with an unused LUT:            20  out of     64    31%  
   Number of fully used LUT-FF pairs:     0  out of     64     0%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    102    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
XLXI_22/andclk2(XLXI_22/XLXI_5:O)  | NONE(*)(XLXI_22/XLXI_8/tmp_3)| 5     |
XLXI_22/andckl1(XLXI_22/XLXI_2:O)  | NONE(*)(XLXI_22/XLXI_1/tmp_3)| 5     |
XLXI_22/XLXN_60                    | NONE(XLXI_22/XLXI_6/tmp_3)   | 4     |
XLXI_22/XLXN_5                     | NONE(XLXI_22/XLXI_26/tmp_3)  | 4     |
OSCP123                            | IBUF+BUFG                    | 2     |
-----------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.410ns (Maximum Frequency: 414.964MHz)
   Minimum input arrival time before clock: 2.723ns
   Maximum output required time after clock: 7.735ns
   Maximum combinational path delay: 10.293ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/andclk2'
  Clock period: 2.410ns (frequency: 414.964MHz)
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Delay:               2.410ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_4/XLXI_5 (FF)
  Destination:       XLXI_22/XLXI_4/XLXI_5 (FF)
  Source Clock:      XLXI_22/andclk2 rising
  Destination Clock: XLXI_22/andclk2 rising

  Data Path: XLXI_22/XLXI_4/XLXI_5 to XLXI_22/XLXI_4/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  XLXI_22/XLXI_4/XLXI_5 (XLXI_22/XLXN_5)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_4/XLXI_10 (XLXI_22/XLXI_4/XLXN_34)
     FD:D                      0.102          XLXI_22/XLXI_4/XLXI_5
    ----------------------------------------
    Total                      2.410ns (1.117ns logic, 1.293ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/andckl1'
  Clock period: 2.410ns (frequency: 414.964MHz)
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Delay:               2.410ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_25/XLXI_5 (FF)
  Destination:       XLXI_22/XLXI_25/XLXI_5 (FF)
  Source Clock:      XLXI_22/andckl1 rising
  Destination Clock: XLXI_22/andckl1 rising

  Data Path: XLXI_22/XLXI_25/XLXI_5 to XLXI_22/XLXI_25/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  XLXI_22/XLXI_25/XLXI_5 (XLXI_22/XLXN_60)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_25/XLXI_10 (XLXI_22/XLXI_25/XLXN_34)
     FD:D                      0.102          XLXI_22/XLXI_25/XLXI_5
    ----------------------------------------
    Total                      2.410ns (1.117ns logic, 1.293ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_60'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_6/tmp_0 (FF)
  Destination:       XLXI_22/XLXI_6/tmp_0 (FF)
  Source Clock:      XLXI_22/XLXN_60 rising
  Destination Clock: XLXI_22/XLXN_60 rising

  Data Path: XLXI_22/XLXI_6/tmp_0 to XLXI_22/XLXI_6/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  XLXI_22/XLXI_6/tmp_0 (XLXI_22/XLXI_6/tmp_0)
     INV:I->O              1   0.206   0.579  XLXI_22/XLXI_6/Mcount_tmp_xor<0>11_INV_0 (XLXI_22/XLXI_6/Mcount_tmp)
     FDC:D                     0.102          XLXI_22/XLXI_6/tmp_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_5'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_26/tmp_0 (FF)
  Destination:       XLXI_22/XLXI_26/tmp_0 (FF)
  Source Clock:      XLXI_22/XLXN_5 rising
  Destination Clock: XLXI_22/XLXN_5 rising

  Data Path: XLXI_22/XLXI_26/tmp_0 to XLXI_22/XLXI_26/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  XLXI_22/XLXI_26/tmp_0 (XLXI_22/XLXI_26/tmp_0)
     INV:I->O              1   0.206   0.579  XLXI_22/XLXI_26/Mcount_tmp_xor<0>11_INV_0 (XLXI_22/XLXI_26/Mcount_tmp)
     FDC:D                     0.102          XLXI_22/XLXI_26/tmp_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSCP123'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_17/Q0_Q1_1 (FF)
  Destination:       XLXI_22/XLXI_17/Q0_Q1_1 (FF)
  Source Clock:      OSCP123 rising
  Destination Clock: OSCP123 rising

  Data Path: XLXI_22/XLXI_17/Q0_Q1_1 to XLXI_22/XLXI_17/Q0_Q1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.856  Q0_Q1_1 (Q0_Q1_1)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          Q0_Q1_1
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_22/andclk2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 1)
  Source:            PB1P45 (PAD)
  Destination:       XLXI_22/XLXI_8/tmp_3 (FF)
  Destination Clock: XLXI_22/andclk2 rising

  Data Path: PB1P45 to XLXI_22/XLXI_8/tmp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.071  PB1P45_IBUF (PB1P45_IBUF)
     FDC:CLR                   0.430          XLXI_22/XLXI_8/tmp_0
    ----------------------------------------
    Total                      2.723ns (1.652ns logic, 1.071ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_22/andckl1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 1)
  Source:            PB1P45 (PAD)
  Destination:       XLXI_22/XLXI_1/tmp_3 (FF)
  Destination Clock: XLXI_22/andckl1 rising

  Data Path: PB1P45 to XLXI_22/XLXI_1/tmp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.071  PB1P45_IBUF (PB1P45_IBUF)
     FDC:CLR                   0.430          XLXI_22/XLXI_1/tmp_0
    ----------------------------------------
    Total                      2.723ns (1.652ns logic, 1.071ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_22/XLXN_60'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 1)
  Source:            PB1P45 (PAD)
  Destination:       XLXI_22/XLXI_6/tmp_3 (FF)
  Destination Clock: XLXI_22/XLXN_60 rising

  Data Path: PB1P45 to XLXI_22/XLXI_6/tmp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.071  PB1P45_IBUF (PB1P45_IBUF)
     FDC:CLR                   0.430          XLXI_22/XLXI_6/tmp_0
    ----------------------------------------
    Total                      2.723ns (1.652ns logic, 1.071ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_22/XLXN_5'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.723ns (Levels of Logic = 1)
  Source:            PB1P45 (PAD)
  Destination:       XLXI_22/XLXI_26/tmp_3 (FF)
  Destination Clock: XLXI_22/XLXN_5 rising

  Data Path: PB1P45 to XLXI_22/XLXI_26/tmp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.071  PB1P45_IBUF (PB1P45_IBUF)
     FDC:CLR                   0.430          XLXI_22/XLXI_26/tmp_0
    ----------------------------------------
    Total                      2.723ns (1.652ns logic, 1.071ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_22/andclk2'
  Total number of paths / destination ports: 136 / 7
-------------------------------------------------------------------------
Offset:              7.231ns (Levels of Logic = 6)
  Source:            XLXI_22/XLXI_8/tmp_0 (FF)
  Destination:       XLXN_34P27P29P32P34P35P40P41<6> (PAD)
  Source Clock:      XLXI_22/andclk2 rising

  Data Path: XLXI_22/XLXI_8/tmp_0 to XLXN_34P27P29P32P34P35P40P41<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.715  XLXI_22/XLXI_8/tmp_0 (XLXI_22/XLXI_8/tmp_0)
     begin scope: 'XLXI_22/XLXI_21_0:D2'
     LUT6:I5->O           15   0.205   1.229  Mmux_O11 (O)
     end scope: 'XLXI_22/XLXI_21_0:O'
     begin scope: 'XLXI_22/XLXI_24/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_22/XLXI_24/XLXI_1:D1'
     NOR4:I1->O            1   0.223   0.579  XLXI_22/XLXI_24/XLXI_7 (XLXN_34P27P29P32P34P35P40P41_6_OBUF)
     OBUF:I->O                 2.571          XLXN_34P27P29P32P34P35P40P41_6_OBUF (XLXN_34P27P29P32P34P35P40P41<6>)
    ----------------------------------------
    Total                      7.231ns (3.649ns logic, 3.582ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_22/andckl1'
  Total number of paths / destination ports: 136 / 7
-------------------------------------------------------------------------
Offset:              7.333ns (Levels of Logic = 6)
  Source:            XLXI_22/XLXI_1/tmp_0 (FF)
  Destination:       XLXN_34P27P29P32P34P35P40P41<6> (PAD)
  Source Clock:      XLXI_22/andckl1 rising

  Data Path: XLXI_22/XLXI_1/tmp_0 to XLXN_34P27P29P32P34P35P40P41<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.819  XLXI_22/XLXI_1/tmp_0 (XLXI_22/XLXI_1/tmp_0)
     begin scope: 'XLXI_22/XLXI_21_0:D0'
     LUT6:I4->O           15   0.203   1.229  Mmux_O11 (O)
     end scope: 'XLXI_22/XLXI_21_0:O'
     begin scope: 'XLXI_22/XLXI_24/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_22/XLXI_24/XLXI_1:D1'
     NOR4:I1->O            1   0.223   0.579  XLXI_22/XLXI_24/XLXI_7 (XLXN_34P27P29P32P34P35P40P41_6_OBUF)
     OBUF:I->O                 2.571          XLXN_34P27P29P32P34P35P40P41_6_OBUF (XLXN_34P27P29P32P34P35P40P41<6>)
    ----------------------------------------
    Total                      7.333ns (3.647ns logic, 3.686ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_22/XLXN_60'
  Total number of paths / destination ports: 136 / 7
-------------------------------------------------------------------------
Offset:              7.459ns (Levels of Logic = 6)
  Source:            XLXI_22/XLXI_6/tmp_0 (FF)
  Destination:       XLXN_34P27P29P32P34P35P40P41<6> (PAD)
  Source Clock:      XLXI_22/XLXN_60 rising

  Data Path: XLXI_22/XLXI_6/tmp_0 to XLXN_34P27P29P32P34P35P40P41<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.943  XLXI_22/XLXI_6/tmp_0 (XLXI_22/XLXI_6/tmp_0)
     begin scope: 'XLXI_22/XLXI_21_0:D1'
     LUT6:I3->O           15   0.205   1.229  Mmux_O11 (O)
     end scope: 'XLXI_22/XLXI_21_0:O'
     begin scope: 'XLXI_22/XLXI_24/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_22/XLXI_24/XLXI_1:D1'
     NOR4:I1->O            1   0.223   0.579  XLXI_22/XLXI_24/XLXI_7 (XLXN_34P27P29P32P34P35P40P41_6_OBUF)
     OBUF:I->O                 2.571          XLXN_34P27P29P32P34P35P40P41_6_OBUF (XLXN_34P27P29P32P34P35P40P41<6>)
    ----------------------------------------
    Total                      7.459ns (3.649ns logic, 3.810ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_22/XLXN_5'
  Total number of paths / destination ports: 136 / 7
-------------------------------------------------------------------------
Offset:              7.573ns (Levels of Logic = 6)
  Source:            XLXI_22/XLXI_26/tmp_0 (FF)
  Destination:       XLXN_34P27P29P32P34P35P40P41<6> (PAD)
  Source Clock:      XLXI_22/XLXN_5 rising

  Data Path: XLXI_22/XLXI_26/tmp_0 to XLXN_34P27P29P32P34P35P40P41<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   1.059  XLXI_22/XLXI_26/tmp_0 (XLXI_22/XLXI_26/tmp_0)
     begin scope: 'XLXI_22/XLXI_21_0:D3'
     LUT6:I1->O           15   0.203   1.229  Mmux_O11 (O)
     end scope: 'XLXI_22/XLXI_21_0:O'
     begin scope: 'XLXI_22/XLXI_24/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_22/XLXI_24/XLXI_1:D1'
     NOR4:I1->O            1   0.223   0.579  XLXI_22/XLXI_24/XLXI_7 (XLXN_34P27P29P32P34P35P40P41_6_OBUF)
     OBUF:I->O                 2.571          XLXN_34P27P29P32P34P35P40P41_6_OBUF (XLXN_34P27P29P32P34P35P40P41<6>)
    ----------------------------------------
    Total                      7.573ns (3.647ns logic, 3.926ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSCP123'
  Total number of paths / destination ports: 280 / 11
-------------------------------------------------------------------------
Offset:              7.735ns (Levels of Logic = 7)
  Source:            XLXI_22/XLXI_17/Q0_Q1_1 (FF)
  Destination:       XLXN_34P27P29P32P34P35P40P41<6> (PAD)
  Source Clock:      OSCP123 rising

  Data Path: XLXI_22/XLXI_17/Q0_Q1_1 to XLXN_34P27P29P32P34P35P40P41<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.221  Q0_Q1_1 (Q0_Q1_1)
     end scope: 'XLXI_22/XLXI_17:Q0'
     begin scope: 'XLXI_22/XLXI_21_0:S0'
     LUT6:I0->O           15   0.203   1.229  Mmux_O11 (O)
     end scope: 'XLXI_22/XLXI_21_0:O'
     begin scope: 'XLXI_22/XLXI_24/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_22/XLXI_24/XLXI_1:D1'
     NOR4:I1->O            1   0.223   0.579  XLXI_22/XLXI_24/XLXI_7 (XLXN_34P27P29P32P34P35P40P41_6_OBUF)
     OBUF:I->O                 2.571          XLXN_34P27P29P32P34P35P40P41_6_OBUF (XLXN_34P27P29P32P34P35P40P41<6>)
    ----------------------------------------
    Total                      7.735ns (3.647ns logic, 4.088ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 12
-------------------------------------------------------------------------
Delay:               10.293ns (Levels of Logic = 7)
  Source:            P11 (PAD)
  Destination:       L0P82 (PAD)

  Data Path: P11 to L0P82
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  P11_IBUF (P11_IBUF)
     AND3:I2->O            2   0.320   0.616  XLXI_20/XLXI_3 (L2P80_OBUF)
     INV:I->O              2   0.568   0.864  XLXI_20/XLXI_10 (XLXI_20/XLXN_10)
     AND3:I2->O            2   0.320   0.616  XLXI_20/XLXI_4 (L1P81_OBUF)
     INV:I->O              2   0.568   0.961  XLXI_20/XLXI_11 (XLXI_20/XLXN_13)
     AND3:I1->O            2   0.223   0.616  XLXI_20/XLXI_5 (L0P82_OBUF)
     OBUF:I->O                 2.571          L0P82_OBUF (L0P82)
    ----------------------------------------
    Total                     10.293ns (5.792ns logic, 4.501ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSCP123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSCP123        |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_22/XLXN_5 |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_60
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_22/XLXN_60|    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/andckl1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_22/andckl1|    2.410|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/andclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_22/andclk2|    2.410|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.58 secs
 
--> 

Total memory usage is 4525628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

