# This file was automatically generated by SDx
write_user_impl_clock_constraint "" "clk_wiz_0_clk_out1 {is_user_set false clk_id 0 freq 74.992500} clk_wiz_0_clk_out2 {is_user_set false clk_id 1 freq 99.990000} clk_wiz_0_clk_out3 {is_user_set false clk_id 2 freq 149.985000} clk_wiz_0_clk_out4 {is_user_set false clk_id 3 freq 199.980000} clk_wiz_0_clk_out5 {is_user_set false clk_id 4 freq 299.970000} clk_wiz_0_clk_out6 {is_user_set false clk_id 5 freq 399.960000} clk_wiz_0_clk_out7 {is_user_set false clk_id 6 freq 599.940000}" "" "../../../output"
