/*
 * Copyright (c) 2023 Chen Xingyu <hi@xingrz.me>
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_HI3861_CLOCKS_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_HI3861_CLOCKS_H_

#define CLDO_CTL_CLKEN_OFFSET  0x30
#define CLDO_CTL_CLKEN1_OFFSET 0x34
#define CLDO_CTL_CLKEN2_OFFSET 0x48

#define HI3861_CLOCK_CONFIG(reg, bit) (((CLDO_CTL_##reg##_OFFSET) << 4) | (bit))

#define HI3861_CLOCK_SPI1   HI3861_CLOCK_CONFIG(CLKEN, 0)
#define HI3861_CLOCK_SPI0   HI3861_CLOCK_CONFIG(CLKEN, 5)
#define HI3861_CLOCK_TIMER1 HI3861_CLOCK_CONFIG(CLKEN, 7)
#define HI3861_CLOCK_TIMER2 HI3861_CLOCK_CONFIG(CLKEN, 8)
#define HI3861_CLOCK_I2C0   HI3861_CLOCK_CONFIG(CLKEN, 14)
#define HI3861_CLOCK_I2C1   HI3861_CLOCK_CONFIG(CLKEN, 15)

#define HI3861_CLOCK_PWM0 HI3861_CLOCK_CONFIG(CLKEN1, 0)
#define HI3861_CLOCK_PWM1 HI3861_CLOCK_CONFIG(CLKEN1, 1)
#define HI3861_CLOCK_PWM2 HI3861_CLOCK_CONFIG(CLKEN1, 2)
#define HI3861_CLOCK_PWM3 HI3861_CLOCK_CONFIG(CLKEN1, 3)
#define HI3861_CLOCK_PWM4 HI3861_CLOCK_CONFIG(CLKEN1, 4)
#define HI3861_CLOCK_PWM5 HI3861_CLOCK_CONFIG(CLKEN1, 10)

#define HI3861_CLOCK_I2S HI3861_CLOCK_CONFIG(CLKEN2, 10)

#define HI3861_FREQ_TCXO (0)
#define HI3861_FREQ_K(n) (n * 1000)
#define HI3861_FREQ_M(n) (HI3861_FREQ_K(n) * 1000)

#define HI3861_FREQ_TIMER_TCXO        HI3861_FREQ_TCXO
#define HI3861_FREQ_RTC_TCXO          HI3861_FREQ_TCXO
#define HI3861_FREQ_RTC_32K           HI3861_FREQ_K(32)
#define HI3861_FREQ_WDT_80M           HI3861_FREQ_M(80)
#define HI3861_FREQ_PWM_160M          HI3861_FREQ_M(160)
#define HI3861_FREQ_PWM_TCXO          HI3861_FREQ_TCXO
#define HI3861_FREQ_MAC_80M           HI3861_FREQ_M(80)
#define HI3861_FREQ_PHY_160M          HI3861_FREQ_M(160)
#define HI3861_FREQ_PHY_80M           HI3861_FREQ_M(80)
#define HI3861_FREQ_PHY_40M           HI3861_FREQ_M(40)
#define HI3861_FREQ_PHY_20M           HI3861_FREQ_M(20)
#define HI3861_FREQ_ADC_80M           HI3861_FREQ_M(80)
#define HI3861_FREQ_DAC_160M          HI3861_FREQ_M(160)
#define HI3861_FREQ_AUDIO_AIAO_12288K HI3861_FREQ_K(12288)
#define HI3861_FREQ_SSS_160M          HI3861_FREQ_M(160)
#define HI3861_FREQ_GPIO_TCXO         HI3861_FREQ_TCXO
#define HI3861_FREQ_GPIO_32K          HI3861_FREQ_K(32)
#define HI3861_FREQ_SFC_96M           HI3861_FREQ_M(96)
#define HI3861_FREQ_UART_160M         HI3861_FREQ_M(160)
#define HI3861_FREQ_UART_80M          HI3861_FREQ_M(80)
#define HI3861_FREQ_I2C_80M           HI3861_FREQ_M(80)
#define HI3861_FREQ_SPI_160M          HI3861_FREQ_M(160)
#define HI3861_FREQ_EFUSE_TCXO        HI3861_FREQ_TCXO
#define HI3861_FREQ_PMU_OSC_32K       HI3861_FREQ_K(32)
#define HI3861_FREQ_DMA_80M           HI3861_FREQ_M(80)
#define HI3861_FREQ_SDIO_80M          HI3861_FREQ_M(50)

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_HI3861_CLOCKS_H_ */
