m_NN for_IN LDS_NNS running_VBG on_IN a_DT multi-core_JJ computer_NN only_RB takes_VBZ up_RP a_DT single_JJ core_NN with_IN limited_JJ processing_NN power_NN ,_, and_CC the_DT current_JJ state-of-the-art_JJ dynamic_JJ parallelization_NN techniques_NNS such_JJ as_IN speculative_JJ execution_NN =_JJ -_: =[_NN 6_CD -RRB-_-RRB- -_: =_JJ -_: benefit_NN little_JJ to_TO the_DT straightforward_JJ EM_NN algorithm_NN due_JJ to_TO the_DT nontrivial_JJ data_NN dependencies_NNS in_IN LDS_NN ._.
As_IN the_DT number_NN of_IN cores_NNS on_IN a_DT single_JJ chip_NN keeps_VBZ increasing_VBG ,_, soon_RB we_PRP may_MD be_VB able_JJ to_TO build_VB machines_NNS with_IN
