<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_DS2\impl\gwsynthesis\nes.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Pmod_DS2\src\nestang.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\Pmod\Pmod_DS2\src\nes.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 31 21:51:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2499</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2975</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>56</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>104</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>all_inputs</td>
</tr>
<tr>
<td>2</td>
<td>clk3</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>all_inputs</td>
<td>sys_clk</td>
<td>clk3 </td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>Generated</td>
<td>7560.000</td>
<td>0.132
<td>0.000</td>
<td>3780.000</td>
<td>clk3 </td>
<td>clk3</td>
<td>sclk </td>
</tr>
<tr>
<td>4</td>
<td>joystick_clk</td>
<td>Generated</td>
<td>7560.000</td>
<td>0.132
<td>0.000</td>
<td>3780.000</td>
<td>sclk </td>
<td>sclk</td>
<td>joystick_clk joystick_clk_d </td>
</tr>
<tr>
<td>5</td>
<td>joystick_clk2</td>
<td>Generated</td>
<td>7560.000</td>
<td>0.132
<td>0.000</td>
<td>3780.000</td>
<td>sclk </td>
<td>sclk</td>
<td>joystick_clk2 joystick_clk2_d </td>
</tr>
<tr>
<td>6</td>
<td>clk_p5</td>
<td>Generated</td>
<td>7.500</td>
<td>133.333
<td>0.000</td>
<td>3.750</td>
<td>all_inputs</td>
<td>sys_clk</td>
<td>clk_p5 </td>
</tr>
<tr>
<td>7</td>
<td>clk_p</td>
<td>Generated</td>
<td>37.500</td>
<td>26.667
<td>0.000</td>
<td>18.750</td>
<td>clk_p5 </td>
<td>clk_p5</td>
<td>clk_p </td>
</tr>
<tr>
<td>8</td>
<td>controller/W_scan_seq_pls</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q </td>
</tr>
<tr>
<td>9</td>
<td>controller/n50_12</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/n50_s1/F </td>
</tr>
<tr>
<td>10</td>
<td>controller/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>11</td>
<td>controller2/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>12</td>
<td>controller2/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_RXWT_s/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk3</td>
<td>25.000(MHz)</td>
<td>198.535(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sclk</td>
<td>0.132(MHz)</td>
<td>115.217(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>joystick_clk</td>
<td>0.132(MHz)</td>
<td>370.410(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>joystick_clk2</td>
<td>0.132(MHz)</td>
<td>424.192(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_p</td>
<td>26.667(MHz)</td>
<td>131.050(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>controller/n50_12</td>
<td>100.000(MHz)</td>
<td>210.554(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>controller/W_TXSET</td>
<td>100.000(MHz)</td>
<td>291.970(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>controller2/W_TXSET</td>
<td>100.000(MHz)</td>
<td>335.781(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of clk_p5!</h4>
<h4>No timing paths to get frequency of controller/W_scan_seq_pls!</h4>
<h4>No timing paths to get frequency of controller2/W_RXWT!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_p5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_p5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_12</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_12</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.833</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_1_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.130</td>
<td>3.746</td>
</tr>
<tr>
<td>2</td>
<td>0.878</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_6_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.076</td>
<td>3.755</td>
</tr>
<tr>
<td>3</td>
<td>1.021</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_3_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.078</td>
<td>3.610</td>
</tr>
<tr>
<td>4</td>
<td>1.029</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_2_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.124</td>
<td>3.556</td>
</tr>
<tr>
<td>5</td>
<td>1.073</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_0_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.105</td>
<td>3.531</td>
</tr>
<tr>
<td>6</td>
<td>1.080</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_7_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.098</td>
<td>3.531</td>
</tr>
<tr>
<td>7</td>
<td>1.100</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_5_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.085</td>
<td>3.524</td>
</tr>
<tr>
<td>8</td>
<td>2.625</td>
<td>controller/rxd/O_RXD_DAT_5_s0/Q</td>
<td>controller/O_RXD_2_5_s1/D</td>
<td>controller/n50_12:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.003</td>
<td>2.362</td>
</tr>
<tr>
<td>9</td>
<td>2.644</td>
<td>controller/rxd/O_RXD_DAT_1_s0/Q</td>
<td>controller/O_RXD_2_1_s1/D</td>
<td>controller/n50_12:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.039</td>
<td>2.309</td>
</tr>
<tr>
<td>10</td>
<td>2.665</td>
<td>controller/rxd/O_RXD_DAT_6_s0/Q</td>
<td>controller/O_RXD_2_6_s1/D</td>
<td>controller/n50_12:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>-0.006</td>
<td>2.332</td>
</tr>
<tr>
<td>11</td>
<td>2.676</td>
<td>controller/rxd/O_RXD_DAT_2_s0/Q</td>
<td>controller/O_RXD_2_2_s1/D</td>
<td>controller/n50_12:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.033</td>
<td>2.283</td>
</tr>
<tr>
<td>12</td>
<td>2.677</td>
<td>controller/rxd/O_RXD_DAT_3_s0/Q</td>
<td>controller/O_RXD_2_3_s1/D</td>
<td>controller/n50_12:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>-0.013</td>
<td>2.328</td>
</tr>
<tr>
<td>13</td>
<td>2.796</td>
<td>controller/rxd/O_RXD_DAT_0_s0/Q</td>
<td>controller/O_RXD_2_0_s1/D</td>
<td>controller/n50_12:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.014</td>
<td>2.181</td>
</tr>
<tr>
<td>14</td>
<td>5.730</td>
<td>controller/rxd/O_RXD_DAT_7_s0/Q</td>
<td>controller/cmd/conf_ent_reg_s1/CE</td>
<td>controller/n50_12:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>3.946</td>
</tr>
<tr>
<td>15</td>
<td>6.228</td>
<td>controller2/pls/O_byte_cnt_3_s0/Q</td>
<td>controller2/cmd/conf_done_s0/CE</td>
<td>sclk:[R]</td>
<td>controller2/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.235</td>
<td>3.191</td>
</tr>
<tr>
<td>16</td>
<td>6.384</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/cmd/conf_state_0_s1/D</td>
<td>sclk:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.068</td>
<td>3.449</td>
</tr>
<tr>
<td>17</td>
<td>6.391</td>
<td>controller2/pls/O_byte_cnt_3_s0/Q</td>
<td>controller2/cmd/conf_ent_reg_s1/CE</td>
<td>sclk:[R]</td>
<td>controller2/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.233</td>
<td>3.030</td>
</tr>
<tr>
<td>18</td>
<td>6.461</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/cmd/conf_entry_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>3.134</td>
</tr>
<tr>
<td>19</td>
<td>6.546</td>
<td>controller/pls/O_byte_cnt_3_s0/Q</td>
<td>controller/cmd/conf_done_s0/CE</td>
<td>sclk:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.048</td>
<td>3.060</td>
</tr>
<tr>
<td>20</td>
<td>6.577</td>
<td>controller2/pls/O_byte_cnt_3_s0/Q</td>
<td>controller2/cmd/conf_entry_s1/CE</td>
<td>sclk:[R]</td>
<td>controller2/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.237</td>
<td>2.840</td>
</tr>
<tr>
<td>21</td>
<td>6.608</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/cmd/conf_state_0_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.068</td>
<td>2.977</td>
</tr>
<tr>
<td>22</td>
<td>6.636</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/cmd/O_TXD_DAT_6_s1/D</td>
<td>sclk:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.059</td>
<td>3.206</td>
</tr>
<tr>
<td>23</td>
<td>6.685</td>
<td>controller/cmd/pad_id_s0/Q</td>
<td>controller/cmd/conf_state_2_s1/D</td>
<td>controller/W_TXSET:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.251</td>
</tr>
<tr>
<td>24</td>
<td>6.693</td>
<td>controller2/pls/O_byte_cnt_1_s0/Q</td>
<td>controller2/cmd/conf_state_0_s1/D</td>
<td>sclk:[R]</td>
<td>controller2/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.228</td>
<td>2.981</td>
</tr>
<tr>
<td>25</td>
<td>4.085</td>
<td>controller/rxd/O_RXD_DAT_7_s0/Q</td>
<td>controller/O_RXD_2_7_s1/D</td>
<td>controller/n50_12:[R]</td>
<td>controller/n50_12:[F]</td>
<td>5.000</td>
<td>0.016</td>
<td>0.890</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.604</td>
<td>joystick_miso2_ibuf/O</td>
<td>controller2/rxd/sp_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>joystick_clk2:[R]</td>
<td>0.000</td>
<td>-1.232</td>
<td>0.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.601</td>
<td>joystick_miso_ibuf/O</td>
<td>controller/rxd/sp_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>joystick_clk:[R]</td>
<td>0.000</td>
<td>-1.229</td>
<td>0.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.503</td>
<td>controller/txd/n4_s2/I0</td>
<td>sclk_s1/D</td>
<td>sclk:[R]</td>
<td>clk3:[R]</td>
<td>0.000</td>
<td>-0.697</td>
<td>0.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.004</td>
<td>controller/pls/psSEL_s0/RESET</td>
<td>controller/pls/psSEL_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.995</td>
<td>0.932</td>
</tr>
<tr>
<td>5</td>
<td>0.003</td>
<td>controller/pls/O_byte_cnt_0_s0/RESET</td>
<td>controller/pls/O_byte_cnt_0_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>0.935</td>
</tr>
<tr>
<td>6</td>
<td>0.003</td>
<td>controller/pls/O_byte_cnt_1_s0/RESET</td>
<td>controller/pls/O_byte_cnt_1_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>0.935</td>
</tr>
<tr>
<td>7</td>
<td>0.003</td>
<td>controller/pls/O_byte_cnt_2_s0/RESET</td>
<td>controller/pls/O_byte_cnt_2_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>0.935</td>
</tr>
<tr>
<td>8</td>
<td>0.003</td>
<td>controller/pls/O_byte_cnt_3_s0/RESET</td>
<td>controller/pls/O_byte_cnt_3_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.991</td>
<td>0.935</td>
</tr>
<tr>
<td>9</td>
<td>0.104</td>
<td>controller2/cmd/O_TXD_DAT_3_s1/Q</td>
<td>controller2/txd/ps_3_s1/D</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.396</td>
</tr>
<tr>
<td>10</td>
<td>0.104</td>
<td>controller2/cmd/O_TXD_DAT_6_s1/Q</td>
<td>controller2/txd/ps_6_s1/D</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.396</td>
</tr>
<tr>
<td>11</td>
<td>0.155</td>
<td>controller2/cmd/O_TXD_DAT_4_s1/Q</td>
<td>controller2/txd/ps_4_s1/D</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>-0.211</td>
<td>0.443</td>
</tr>
<tr>
<td>12</td>
<td>0.232</td>
<td>controller2/cmd/O_TXD_DAT_2_s1/Q</td>
<td>controller2/txd/ps_2_s1/D</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.248</td>
<td>controller2/cmd/O_TXD_DAT_1_s1/Q</td>
<td>controller2/txd/ps_1_s1/D</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>-0.214</td>
<td>0.539</td>
</tr>
<tr>
<td>14</td>
<td>0.251</td>
<td>controller2/cmd/O_TXD_DAT_7_s1/Q</td>
<td>controller2/txd/ps_7_s1/D</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>-0.212</td>
<td>0.541</td>
</tr>
<tr>
<td>15</td>
<td>0.251</td>
<td>controller2/cmd/O_TXD_DAT_7_s1/Q</td>
<td>controller2/txd/ps_5_s1/D</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>-0.212</td>
<td>0.541</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>sclk_cnt_0_s0/Q</td>
<td>sclk_cnt_0_s0/D</td>
<td>clk3:[R]</td>
<td>clk3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>reset_cnt_2_s1/Q</td>
<td>reset_cnt_2_s1/D</td>
<td>clk3:[R]</td>
<td>clk3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>vga_timing_m0/v_cnt_0_s0/Q</td>
<td>vga_timing_m0/v_cnt_0_s0/D</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>vga_timing_m0/v_cnt_5_s0/Q</td>
<td>vga_timing_m0/v_cnt_5_s0/D</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>reset_cnt_0_s1/Q</td>
<td>reset_cnt_0_s1/D</td>
<td>clk3:[R]</td>
<td>clk3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>reset_cnt_6_s1/Q</td>
<td>reset_cnt_6_s1/D</td>
<td>clk3:[R]</td>
<td>clk3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>vga_timing_m0/h_cnt_2_s0/Q</td>
<td>vga_timing_m0/h_cnt_2_s0/D</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.281</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/pls/O_byte_cnt_1_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>24</td>
<td>0.281</td>
<td>vga_timing_m0/v_cnt_8_s0/Q</td>
<td>vga_timing_m0/v_cnt_8_s0/D</td>
<td>clk_p:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>25</td>
<td>0.287</td>
<td>controller/pls/O_byte_cnt_0_s0/Q</td>
<td>controller/pls/O_byte_cnt_0_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.927</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[F]</td>
<td>1.250</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.927</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[F]</td>
<td>1.250</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.927</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[F]</td>
<td>1.250</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.927</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[F]</td>
<td>1.250</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.679</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[R]</td>
<td>2.500</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.679</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[R]</td>
<td>2.500</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.679</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[R]</td>
<td>2.500</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.679</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk3:[R]</td>
<td>clk_p5:[R]</td>
<td>2.500</td>
<td>1.522</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.067</td>
<td>2.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.067</td>
<td>2.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.364</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.061</td>
<td>2.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.355</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.058</td>
<td>2.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.355</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>2.500</td>
<td>0.052</td>
<td>2.420</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.818</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.008</td>
</tr>
<tr>
<td>2</td>
<td>0.818</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.008</td>
</tr>
<tr>
<td>3</td>
<td>0.818</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.008</td>
</tr>
<tr>
<td>4</td>
<td>0.822</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.008</td>
</tr>
<tr>
<td>5</td>
<td>1.009</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.970</td>
</tr>
<tr>
<td>6</td>
<td>1.013</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.970</td>
</tr>
<tr>
<td>7</td>
<td>1.013</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.970</td>
</tr>
<tr>
<td>8</td>
<td>1.013</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/vs_reg_s1/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.970</td>
</tr>
<tr>
<td>9</td>
<td>1.013</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_cnt_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.970</td>
</tr>
<tr>
<td>10</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.984</td>
</tr>
<tr>
<td>11</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.984</td>
</tr>
<tr>
<td>12</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.984</td>
</tr>
<tr>
<td>13</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>14</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>15</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>16</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.984</td>
</tr>
<tr>
<td>17</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.984</td>
</tr>
<tr>
<td>18</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.984</td>
</tr>
<tr>
<td>19</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.984</td>
</tr>
<tr>
<td>20</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>21</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/hs_reg_s5/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>22</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_active_s1/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>23</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_cnt_8_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>24</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_cnt_9_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
<tr>
<td>25</td>
<td>1.017</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_0_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_p:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.970</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.261</td>
<td>3.511</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_done_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.261</td>
<td>3.511</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_0_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_state_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_6_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_4_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.267</td>
<td>3.517</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.248</td>
<td>1.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.372</td>
<td>2.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.337</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td>7.081</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.130</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 27.828%; route: 2.321, 61.962%; tC2Q: 0.382, 10.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.372, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.257</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.426</td>
<td>2.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1/CLK</td>
</tr>
<tr>
<td>7.391</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td>7.135</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 27.763%; route: 2.330, 62.051%; tC2Q: 0.382, 10.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.426, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.112</td>
<td>1.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.424</td>
<td>2.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1/CLK</td>
</tr>
<tr>
<td>7.389</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td>7.133</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 28.878%; route: 2.185, 60.526%; tC2Q: 0.382, 10.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.424, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.058</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.378</td>
<td>2.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1/CLK</td>
</tr>
<tr>
<td>7.343</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td>7.087</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.124</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 29.315%; route: 2.131, 59.930%; tC2Q: 0.382, 10.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.378, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.033</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.397</td>
<td>2.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1/CLK</td>
</tr>
<tr>
<td>7.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td>7.106</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.105</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 29.522%; route: 2.106, 59.646%; tC2Q: 0.382, 10.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.397, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.033</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.404</td>
<td>2.404</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1/CLK</td>
</tr>
<tr>
<td>7.369</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td>7.113</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 29.522%; route: 2.106, 59.646%; tC2Q: 0.382, 10.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.404, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.277</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.026</td>
<td>1.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.417</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1/CLK</td>
</tr>
<tr>
<td>7.382</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td>7.126</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 29.585%; route: 2.099, 59.560%; tC2Q: 0.382, 10.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.417, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.420</td>
<td>2.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>controller/rxd/O_RXD_DAT_5_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C49[3][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_5_s0/Q</td>
</tr>
<tr>
<td>4.783</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.417</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1/CLK</td>
</tr>
<tr>
<td>7.408</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.980, 83.810%; tC2Q: 0.382, 16.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.417, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.411</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>controller/rxd/O_RXD_DAT_1_s0/CLK</td>
</tr>
<tr>
<td>2.793</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_1_s0/Q</td>
</tr>
<tr>
<td>4.720</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.372</td>
<td>2.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.363</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.926, 83.433%; tC2Q: 0.382, 16.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.372, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.420</td>
<td>2.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>controller/rxd/O_RXD_DAT_6_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C49[2][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_6_s0/Q</td>
</tr>
<tr>
<td>4.753</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.426</td>
<td>2.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1/CLK</td>
</tr>
<tr>
<td>7.418</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.950, 83.601%; tC2Q: 0.382, 16.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.426, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.411</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>controller/rxd/O_RXD_DAT_2_s0/CLK</td>
</tr>
<tr>
<td>2.793</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_2_s0/Q</td>
</tr>
<tr>
<td>4.693</td>
<td>1.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.378</td>
<td>2.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1/CLK</td>
</tr>
<tr>
<td>7.369</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.900, 83.242%; tC2Q: 0.382, 16.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.378, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.411</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>controller/rxd/O_RXD_DAT_3_s0/CLK</td>
</tr>
<tr>
<td>2.793</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_3_s0/Q</td>
</tr>
<tr>
<td>4.738</td>
<td>1.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.424</td>
<td>2.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1/CLK</td>
</tr>
<tr>
<td>7.416</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.945, 83.566%; tC2Q: 0.382, 16.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.424, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.411</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>controller/rxd/O_RXD_DAT_0_s0/CLK</td>
</tr>
<tr>
<td>2.793</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C50[1][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_0_s0/Q</td>
</tr>
<tr>
<td>4.592</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.397</td>
<td>2.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1/CLK</td>
</tr>
<tr>
<td>7.388</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.799, 82.464%; tC2Q: 0.382, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.397, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.421</td>
<td>2.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>controller/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_7_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>1.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td>controller/cmd/n328_s7/I3</td>
</tr>
<tr>
<td>4.941</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n328_s7/F</td>
</tr>
<tr>
<td>5.078</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[3][A]</td>
<td>controller/cmd/n328_s5/I2</td>
</tr>
<tr>
<td>5.599</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C53[3][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n328_s5/F</td>
</tr>
<tr>
<td>5.757</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[1][B]</td>
<td>controller/cmd/n328_s4/I2</td>
</tr>
<tr>
<td>6.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C52[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n328_s4/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td style=" font-weight:bold;">controller/cmd/conf_ent_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td>controller/cmd/conf_ent_reg_s1/CLK</td>
</tr>
<tr>
<td>12.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td>12.097</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C51[1][B]</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.421, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.245, 31.549%; route: 2.319, 58.758%; tC2Q: 0.382, 9.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.443, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/cmd/conf_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>controller2/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C43[1][B]</td>
<td style=" font-weight:bold;">controller2/pls/O_byte_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.542</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>controller2/cmd/n340_s3/I3</td>
</tr>
<tr>
<td>4.058</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/n340_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[3][B]</td>
<td>controller2/cmd/n328_s7/I3</td>
</tr>
<tr>
<td>4.481</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C39[3][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/n328_s7/F</td>
</tr>
<tr>
<td>4.868</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[3][B]</td>
<td>controller2/cmd/conf_done_s3/I2</td>
</tr>
<tr>
<td>5.366</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C41[3][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/conf_done_s3/F</td>
</tr>
<tr>
<td>5.693</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_done_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>controller2/cmd/conf_done_s0/CLK</td>
</tr>
<tr>
<td>12.232</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/cmd/conf_done_s0</td>
</tr>
<tr>
<td>11.921</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>controller2/cmd/conf_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.235</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.429, 44.771%; route: 1.380, 43.243%; tC2Q: 0.382, 11.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>controller/cmd/n340_s3/I0</td>
</tr>
<tr>
<td>4.078</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C54[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n340_s3/F</td>
</tr>
<tr>
<td>4.626</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td>controller/cmd/n342_s3/I0</td>
</tr>
<tr>
<td>5.142</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n342_s3/F</td>
</tr>
<tr>
<td>5.489</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>controller/cmd/n342_s1/I1</td>
</tr>
<tr>
<td>5.951</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n342_s1/F</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.434</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>12.399</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td>12.335</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.504, 43.603%; route: 1.562, 45.306%; tC2Q: 0.382, 11.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.434, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>controller2/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C43[1][B]</td>
<td style=" font-weight:bold;">controller2/pls/O_byte_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.542</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>controller2/cmd/n340_s3/I3</td>
</tr>
<tr>
<td>4.058</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/n340_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[3][B]</td>
<td>controller2/cmd/n328_s7/I3</td>
</tr>
<tr>
<td>4.481</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C39[3][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/n328_s7/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>controller2/cmd/n328_s4/I2</td>
</tr>
<tr>
<td>5.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/n328_s4/F</td>
</tr>
<tr>
<td>5.532</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_ent_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>controller2/cmd/conf_ent_reg_s1/CLK</td>
</tr>
<tr>
<td>12.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td>11.923</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>controller2/cmd/conf_ent_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.457, 48.102%; route: 1.190, 39.274%; tC2Q: 0.382, 12.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>controller/cmd/n340_s3/I0</td>
</tr>
<tr>
<td>4.078</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C54[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n340_s3/F</td>
</tr>
<tr>
<td>4.243</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[1][B]</td>
<td>controller/cmd/conf_entry_s4/I0</td>
</tr>
<tr>
<td>4.769</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C53[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/conf_entry_s4/F</td>
</tr>
<tr>
<td>4.772</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>controller/cmd/conf_entry_s3/I0</td>
</tr>
<tr>
<td>5.288</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td style=" background: #97FFFF;">controller/cmd/conf_entry_s3/F</td>
</tr>
<tr>
<td>5.636</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_entry_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[2][A]</td>
<td>controller/cmd/conf_entry_s1/CLK</td>
</tr>
<tr>
<td>12.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
<tr>
<td>12.097</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C53[2][A]</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 50.060%; route: 1.183, 37.734%; tC2Q: 0.382, 12.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.443, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td>controller/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.557</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[0][A]</td>
<td>controller/cmd/n212_s2/I1</td>
</tr>
<tr>
<td>4.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C54[0][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n212_s2/F</td>
</tr>
<tr>
<td>4.408</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[2][B]</td>
<td>controller/cmd/conf_done_s4/I2</td>
</tr>
<tr>
<td>4.924</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C52[2][B]</td>
<td style=" background: #97FFFF;">controller/cmd/conf_done_s4/F</td>
</tr>
<tr>
<td>4.927</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[3][B]</td>
<td>controller/cmd/conf_done_s3/I0</td>
</tr>
<tr>
<td>5.424</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C52[3][B]</td>
<td style=" background: #97FFFF;">controller/cmd/conf_done_s3/F</td>
</tr>
<tr>
<td>5.562</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_done_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.454</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>controller/cmd/conf_done_s0/CLK</td>
</tr>
<tr>
<td>12.419</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_done_s0</td>
</tr>
<tr>
<td>12.108</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>controller/cmd/conf_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 50.000%; route: 1.148, 37.500%; tC2Q: 0.382, 12.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.454, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>controller2/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C43[1][B]</td>
<td style=" font-weight:bold;">controller2/pls/O_byte_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.542</td>
<td>0.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>controller2/cmd/n340_s3/I3</td>
</tr>
<tr>
<td>4.058</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/n340_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[3][B]</td>
<td>controller2/cmd/n328_s7/I3</td>
</tr>
<tr>
<td>4.481</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C39[3][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/n328_s7/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>controller2/cmd/conf_entry_s3/I2</td>
</tr>
<tr>
<td>5.204</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/conf_entry_s3/F</td>
</tr>
<tr>
<td>5.342</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_entry_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.265</td>
<td>2.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>controller2/cmd/conf_entry_s1/CLK</td>
</tr>
<tr>
<td>12.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
<tr>
<td>11.919</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.457, 51.320%; route: 1.000, 35.211%; tC2Q: 0.382, 13.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.265, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td>controller/cmd/n340_s3/I0</td>
</tr>
<tr>
<td>4.078</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C54[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n340_s3/F</td>
</tr>
<tr>
<td>4.626</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td>controller/cmd/n340_s4/I0</td>
</tr>
<tr>
<td>5.152</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n340_s4/F</td>
</tr>
<tr>
<td>5.479</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.434</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>12.399</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td>12.088</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.053, 35.348%; route: 1.542, 51.805%; tC2Q: 0.382, 12.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.434, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/O_TXD_DAT_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.662</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[3][A]</td>
<td>controller/cmd/n318_s10/I1</td>
</tr>
<tr>
<td>4.183</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C54[3][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n318_s10/F</td>
</tr>
<tr>
<td>4.323</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[1][A]</td>
<td>controller/cmd/n318_s9/I0</td>
</tr>
<tr>
<td>4.839</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C54[1][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n318_s9/F</td>
</tr>
<tr>
<td>5.192</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][B]</td>
<td>controller/cmd/n316_s13/I1</td>
</tr>
<tr>
<td>5.708</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n316_s13/F</td>
</tr>
<tr>
<td>5.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][B]</td>
<td style=" font-weight:bold;">controller/cmd/O_TXD_DAT_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][B]</td>
<td>controller/cmd/O_TXD_DAT_6_s1/CLK</td>
</tr>
<tr>
<td>12.408</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/O_TXD_DAT_6_s1</td>
</tr>
<tr>
<td>12.344</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C53[1][B]</td>
<td>controller/cmd/O_TXD_DAT_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.554, 48.460%; route: 1.270, 39.610%; tC2Q: 0.382, 11.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.443, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.445</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[1][A]</td>
<td>controller/cmd/pad_id_s0/CLK</td>
</tr>
<tr>
<td>2.827</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C53[1][A]</td>
<td style=" font-weight:bold;">controller/cmd/pad_id_s0/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>controller/pls/n136_s2/I2</td>
</tr>
<tr>
<td>3.785</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">controller/pls/n136_s2/F</td>
</tr>
<tr>
<td>4.149</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td>controller/cmd/n341_s1/I0</td>
</tr>
<tr>
<td>4.675</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C51[0][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n341_s1/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>controller/cmd/n323_s18/I0</td>
</tr>
<tr>
<td>5.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n323_s18/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C49[3][B]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.445</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>controller/cmd/conf_state_2_s1/CLK</td>
</tr>
<tr>
<td>12.381</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C55[2][A]</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.467, 45.136%; route: 1.401, 43.099%; tC2Q: 0.382, 11.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.445, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.502</td>
<td>2.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>controller2/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">controller2/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.536</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td>controller2/cmd/n315_s15/I1</td>
</tr>
<tr>
<td>4.033</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[3][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/n315_s15/F</td>
</tr>
<tr>
<td>4.233</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>controller2/cmd/n342_s4/I2</td>
</tr>
<tr>
<td>4.694</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/n342_s4/F</td>
</tr>
<tr>
<td>5.022</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>controller2/cmd/n342_s1/I2</td>
</tr>
<tr>
<td>5.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/n342_s1/F</td>
</tr>
<tr>
<td>5.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.274</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>controller2/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>12.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td>12.176</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>controller2/cmd/conf_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.228</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.420, 47.631%; route: 1.179, 39.539%; tC2Q: 0.382, 12.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.421</td>
<td>2.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>controller/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
<tr>
<td>2.803</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_7_s0/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>15</td>
<td>R15C50[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.404</td>
<td>2.404</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1/CLK</td>
</tr>
<tr>
<td>7.396</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.421, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 57.022%; tC2Q: 0.382, 42.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.404, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7561.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>joystick_miso2_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>joystick_clk2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>joystick_miso2_ibuf/I</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">joystick_miso2_ibuf/O</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk2</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R15C38[0][A]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>7561.231</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>controller2/rxd/sp_7_s0/CLK</td>
</tr>
<tr>
<td>7561.267</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/sp_7_s0</td>
</tr>
<tr>
<td>7561.280</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>controller2/rxd/sp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.675, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7561.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>joystick_miso_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/rxd/sp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>joystick_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>joystick_miso_ibuf/I</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">joystick_miso_ibuf/O</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">controller/rxd/sp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C49[2][B]</td>
<td>controller/pls/joystick_clk_d_s/F</td>
</tr>
<tr>
<td>7561.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>controller/rxd/sp_7_s0/CLK</td>
</tr>
<tr>
<td>7561.264</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/rxd/sp_7_s0</td>
</tr>
<tr>
<td>7561.277</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>controller/rxd/sp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.675, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/n4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td style=" font-weight:bold;">controller/txd/n4_s2/I0</td>
</tr>
<tr>
<td>0.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td style=" background: #97FFFF;">controller/txd/n4_s2/F</td>
</tr>
<tr>
<td>0.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td style=" font-weight:bold;">sclk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_s1</td>
</tr>
<tr>
<td>0.757</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C51[0][B]</td>
<td>sclk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.697</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 97.638%; route: 0.000, 0.000%; tC2Q: 0.006, 2.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/psSEL_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/psSEL_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R17C50[0][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.932</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][A]</td>
<td style=" font-weight:bold;">controller/pls/psSEL_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][A]</td>
<td>controller/pls/psSEL_s0/CLK</td>
</tr>
<tr>
<td>7561.030</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/psSEL_s0</td>
</tr>
<tr>
<td>7560.936</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C50[1][A]</td>
<td>controller/pls/psSEL_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.932, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R17C50[0][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7561.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td>7560.932</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.935, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R17C50[0][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>7561.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td>7560.932</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.935, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R17C50[0][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>controller/pls/O_byte_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>7561.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td>7560.932</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.935, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R17C50[0][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][B]</td>
<td>controller/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>7561.026</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td>7560.932</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[1][B]</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.935, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3781.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3781.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/O_TXD_DAT_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>3780.886</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>controller2/cmd/O_TXD_DAT_3_s1/CLK</td>
</tr>
<tr>
<td>3781.030</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/O_TXD_DAT_3_s1/Q</td>
</tr>
<tr>
<td>3781.129</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>controller2/txd/n13_s1/I0</td>
</tr>
<tr>
<td>3781.282</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">controller2/txd/n13_s1/F</td>
</tr>
<tr>
<td>3781.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>3781.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>controller2/txd/ps_3_s1/CLK</td>
</tr>
<tr>
<td>3781.136</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/ps_3_s1</td>
</tr>
<tr>
<td>3781.178</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>controller2/txd/ps_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.636%; route: 0.099, 25.000%; tC2Q: 0.144, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3781.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3781.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/O_TXD_DAT_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>3780.886</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>controller2/cmd/O_TXD_DAT_6_s1/CLK</td>
</tr>
<tr>
<td>3781.030</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" font-weight:bold;">controller2/cmd/O_TXD_DAT_6_s1/Q</td>
</tr>
<tr>
<td>3781.129</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>controller2/txd/n10_s1/I0</td>
</tr>
<tr>
<td>3781.282</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/n10_s1/F</td>
</tr>
<tr>
<td>3781.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" font-weight:bold;">controller2/txd/ps_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>3781.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>controller2/txd/ps_6_s1/CLK</td>
</tr>
<tr>
<td>3781.136</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/ps_6_s1</td>
</tr>
<tr>
<td>3781.178</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>controller2/txd/ps_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.636%; route: 0.099, 25.000%; tC2Q: 0.144, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3781.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3781.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/O_TXD_DAT_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>3780.890</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>controller2/cmd/O_TXD_DAT_4_s1/CLK</td>
</tr>
<tr>
<td>3781.034</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">controller2/cmd/O_TXD_DAT_4_s1/Q</td>
</tr>
<tr>
<td>3781.127</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>controller2/txd/n12_s1/I0</td>
</tr>
<tr>
<td>3781.333</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">controller2/txd/n12_s1/F</td>
</tr>
<tr>
<td>3781.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" font-weight:bold;">controller2/txd/ps_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>3781.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>controller2/txd/ps_4_s1/CLK</td>
</tr>
<tr>
<td>3781.136</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/ps_4_s1</td>
</tr>
<tr>
<td>3781.178</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>controller2/txd/ps_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 46.501%; route: 0.093, 20.993%; tC2Q: 0.144, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3781.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3781.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/O_TXD_DAT_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>3780.885</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>controller2/cmd/O_TXD_DAT_2_s1/CLK</td>
</tr>
<tr>
<td>3781.029</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">controller2/cmd/O_TXD_DAT_2_s1/Q</td>
</tr>
<tr>
<td>3781.203</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>controller2/txd/n14_s1/I0</td>
</tr>
<tr>
<td>3781.409</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">controller2/txd/n14_s1/F</td>
</tr>
<tr>
<td>3781.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>3781.100</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>controller2/txd/ps_2_s1/CLK</td>
</tr>
<tr>
<td>3781.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/ps_2_s1</td>
</tr>
<tr>
<td>3781.177</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>controller2/txd/ps_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 39.313%; route: 0.174, 33.206%; tC2Q: 0.144, 27.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.100, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3781.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3781.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/O_TXD_DAT_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>3780.886</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>controller2/cmd/O_TXD_DAT_1_s1/CLK</td>
</tr>
<tr>
<td>3781.030</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" font-weight:bold;">controller2/cmd/O_TXD_DAT_1_s1/Q</td>
</tr>
<tr>
<td>3781.219</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>controller2/txd/n15_s1/I0</td>
</tr>
<tr>
<td>3781.425</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">controller2/txd/n15_s1/F</td>
</tr>
<tr>
<td>3781.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" font-weight:bold;">controller2/txd/ps_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>3781.100</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>controller2/txd/ps_1_s1/CLK</td>
</tr>
<tr>
<td>3781.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/ps_1_s1</td>
</tr>
<tr>
<td>3781.177</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>controller2/txd/ps_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 38.219%; route: 0.189, 35.065%; tC2Q: 0.144, 26.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.100, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3781.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3781.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/O_TXD_DAT_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>3780.889</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>controller2/cmd/O_TXD_DAT_7_s1/CLK</td>
</tr>
<tr>
<td>3781.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/O_TXD_DAT_7_s1/Q</td>
</tr>
<tr>
<td>3781.224</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>controller2/txd/n9_s3/I0</td>
</tr>
<tr>
<td>3781.430</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">controller2/txd/n9_s3/F</td>
</tr>
<tr>
<td>3781.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>3781.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>controller2/txd/ps_7_s1/CLK</td>
</tr>
<tr>
<td>3781.136</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/ps_7_s1</td>
</tr>
<tr>
<td>3781.178</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>controller2/txd/ps_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 38.078%; route: 0.191, 35.305%; tC2Q: 0.144, 26.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3781.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3781.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/O_TXD_DAT_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C43[0][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>3780.889</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>controller2/cmd/O_TXD_DAT_7_s1/CLK</td>
</tr>
<tr>
<td>3781.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/O_TXD_DAT_7_s1/Q</td>
</tr>
<tr>
<td>3781.224</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>controller2/txd/n11_s1/I0</td>
</tr>
<tr>
<td>3781.430</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">controller2/txd/n11_s1/F</td>
</tr>
<tr>
<td>3781.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3780.000</td>
<td>3780.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>3780.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>3781.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>controller2/txd/ps_5_s1/CLK</td>
</tr>
<tr>
<td>3781.136</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/txd/ps_5_s1</td>
</tr>
<tr>
<td>3781.178</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>controller2/txd/ps_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 38.078%; route: 0.191, 35.305%; tC2Q: 0.144, 26.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>sclk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>sclk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">sclk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>n217_s2/I0</td>
</tr>
<tr>
<td>1.005</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">n217_s2/F</td>
</tr>
<tr>
<td>1.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">sclk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>sclk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.730</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>sclk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>reset_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>reset_cnt_2_s4/I2</td>
</tr>
<tr>
<td>1.000</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">reset_cnt_2_s4/F</td>
</tr>
<tr>
<td>1.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>reset_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>reset_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>vga_timing_m0/n166_s2/I0</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n166_s2/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vga_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_5_s0/Q</td>
</tr>
<tr>
<td>0.833</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vga_timing_m0/n161_s2/I2</td>
</tr>
<tr>
<td>0.986</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n161_s2/F</td>
</tr>
<tr>
<td>0.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vga_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>reset_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>reset_cnt_0_s5/I3</td>
</tr>
<tr>
<td>1.003</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" background: #97FFFF;">reset_cnt_0_s5/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>reset_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>reset_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>reset_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_6_s1/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>reset_cnt_6_s4/I1</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">reset_cnt_6_s4/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>reset_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>reset_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>vga_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>vga_timing_m0/n49_s2/I2</td>
</tr>
<tr>
<td>0.994</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n49_s2/F</td>
</tr>
<tr>
<td>0.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>vga_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>vga_timing_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.132</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/n136_s1/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" background: #97FFFF;">controller/pls/n136_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>vga_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.844</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>vga_timing_m0/n158_s2/I0</td>
</tr>
<tr>
<td>0.997</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n158_s2/F</td>
</tr>
<tr>
<td>0.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>vga_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.150</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/n137_s2/I2</td>
</tr>
<tr>
<td>1.303</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" background: #97FFFF;">controller/pls/n137_s2/F</td>
</tr>
<tr>
<td>1.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R17C51[0][B]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>41.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>44.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.250</td>
<td>41.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.691</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>41.656</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>41.505</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>41.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>44.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.250</td>
<td>41.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.691</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>41.656</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>41.505</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>41.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>44.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.250</td>
<td>41.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.691</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>41.656</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>41.505</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>41.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>44.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.250</td>
<td>41.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>41.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.691</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>41.656</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>41.505</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>81.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>82.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>84.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>82.500</td>
<td>82.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>82.941</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>82.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>82.753</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>81.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>82.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>84.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>82.500</td>
<td>82.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>82.941</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>82.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>82.753</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>81.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>82.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>84.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>82.500</td>
<td>82.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>82.941</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>82.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>82.753</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>81.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>82.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>84.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>82.500</td>
<td>82.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p5</td>
</tr>
<tr>
<td>82.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>82.941</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>82.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>82.753</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.378</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C55[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.396</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C55[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>564.361</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td>564.013</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C55[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.047, 84.779%; tC2Q: 0.368, 15.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.378</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C55[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.396</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C55[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>564.361</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td>564.013</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C55[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.047, 84.779%; tC2Q: 0.368, 15.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.402</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>564.367</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td>564.019</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C51[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.378</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.405</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>564.370</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>564.023</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.047, 84.779%; tC2Q: 0.368, 15.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>564.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>564.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>560.000</td>
<td>560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>561.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>562.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>564.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>562.500</td>
<td>562.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>562.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>564.411</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>564.376</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>564.029</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>0.910</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>0.910</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>0.910</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.752</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>0.905</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.734</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
<tr>
<td>0.681</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td>0.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C53[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>0.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td>0.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/vs_reg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>0.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td>0.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td>0.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>vga_timing_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td>0.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td>0.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td>0.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C56[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td>0.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td>0.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
<tr>
<td>0.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td>0.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/hs_reg_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/hs_reg_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>vga_timing_m0/hs_reg_s5/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/hs_reg_s5</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>vga_timing_m0/hs_reg_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_active_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_active_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>vga_timing_m0/h_active_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_active_s1</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>vga_timing_m0/h_active_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>vga_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>vga_timing_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>vga_timing_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>vga_timing_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/u_pll/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>379</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>121</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>vga_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td>0.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/conf_done_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.454</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_done_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_done_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.261</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/O_TXD_DAT_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.964</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_0_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.445</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/pad_id_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.962</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/pad_id_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.445</td>
<td>2.445</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.962</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/conf_state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/O_TXD_DAT_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_6_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/O_TXD_DAT_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_4_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_ent_reg_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_ent_reg_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_entry_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_entry_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controller/cmd/O_TXD_DAT_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.443</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>121</td>
<td>clk_p</td>
<td>29.869</td>
<td>1.975</td>
</tr>
<tr>
<td>64</td>
<td>sclk</td>
<td>0.833</td>
<td>2.678</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>35.155</td>
<td>1.403</td>
</tr>
<tr>
<td>23</td>
<td>conf_entry</td>
<td>7.022</td>
<td>0.562</td>
</tr>
<tr>
<td>23</td>
<td>W_conf_ent</td>
<td>6.769</td>
<td>0.471</td>
</tr>
<tr>
<td>19</td>
<td>sel_xnor</td>
<td>31.141</td>
<td>0.575</td>
</tr>
<tr>
<td>19</td>
<td>sel_xnor</td>
<td>30.399</td>
<td>0.591</td>
</tr>
<tr>
<td>18</td>
<td>W_byte_cnt[1]</td>
<td>6.276</td>
<td>0.651</td>
</tr>
<tr>
<td>18</td>
<td>conf_state[0]</td>
<td>7.236</td>
<td>0.681</td>
</tr>
<tr>
<td>18</td>
<td>conf_state[2]</td>
<td>7.012</td>
<td>0.577</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C46</td>
<td>59.72%</td>
</tr>
<tr>
<td>R17C49</td>
<td>52.78%</td>
</tr>
<tr>
<td>R16C50</td>
<td>51.39%</td>
</tr>
<tr>
<td>R24C52</td>
<td>50.00%</td>
</tr>
<tr>
<td>R27C39</td>
<td>48.61%</td>
</tr>
<tr>
<td>R30C56</td>
<td>45.83%</td>
</tr>
<tr>
<td>R22C46</td>
<td>45.83%</td>
</tr>
<tr>
<td>R24C41</td>
<td>45.83%</td>
</tr>
<tr>
<td>R17C43</td>
<td>44.44%</td>
</tr>
<tr>
<td>R27C45</td>
<td>44.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [all_inputs]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk3 -source [get_ports {sys_clk}] -master_clock sys_clk -divide_by 2 -multiply_by 1 [get_nets {clk3}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name sclk -source [get_nets {clk3}] -master_clock clk3 -divide_by 189 [get_nets {sclk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name joystick_clk -source [get_nets {sclk}] -master_clock sclk -divide_by 1 -multiply_by 1 [get_ports {joystick_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name joystick_clk2 -source [get_nets {sclk}] -master_clock sclk -divide_by 1 -multiply_by 1 [get_ports {joystick_clk2}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_p5 -source [get_ports {sys_clk}] -master_clock sys_clk -divide_by 6 -multiply_by 16 [get_nets {clk_p5}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_p -source [get_nets {clk_p5}] -master_clock clk_p5 -divide_by 5 [get_nets {clk_p}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
