
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -f cpu_post.include +v2k -R -sverilog -full64 -debug_pp -timescale=1ns/10ps \
-l cpu.log +sdfverbose
                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Tue May 10 15:14:14 2022

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v'
Parsing design file 'cpu.syn.v'
Parsing design file 'cpuStim_post.sv'
Top Level Modules:
       AN2D8
       AN3D4
       AN3D8
       AN4D8
       ANTENNA
       AO211D1
       AO211D2
       AO211D4
       AO21D2
       AO21D4
       AO221D1
       AO221D2
       AO221D4
       AO222D1
       AO222D2
       AO222D4
       AO22D4
       AO31D1
       AO31D2
       AO31D4
       AO32D1
       AO32D2
       AO32D4
       AO33D1
       AO33D2
       AO33D4
       AOI211D0
       AOI211D1
       AOI211D2
       AOI211D4
       AOI211XD1
       AOI211XD2
       AOI211XD4
       AOI21D0
       AOI221D0
       AOI221D1
       AOI221D2
       AOI221XD4
       AOI222D0
       AOI222D1
       AOI222D2
       AOI222D4
       AOI222XD4
       AOI22D0
       AOI22D4
       AOI31D0
       AOI31D4
       AOI32D0
       AOI32D2
       AOI32XD4
       AOI33D0
       AOI33D2
       AOI33D4
       AOI33XD4
       BENCD1
       BENCD2
       BENCD4
       BHD
       BMLD1
       BMLD2
       BMLD4
       BUFFD0
       BUFFD16
       BUFFD20
       BUFFD24
       BUFTD0
       BUFTD12
       BUFTD16
       BUFTD1
       BUFTD20
       BUFTD24
       BUFTD2
       BUFTD3
       BUFTD4
       BUFTD6
       BUFTD8
       CKAN2D2
       CKAN2D4
       CKAN2D8
       CKBD12
       CKBD16
       CKBD20
       CKBD24
       CKBD3
       CKBD6
       CKBD8
       CKLHQD12
       CKLHQD16
       CKLHQD1
       CKLHQD20
       CKLHQD24
       CKLHQD2
       CKLHQD3
       CKLHQD4
       CKLHQD6
       CKLHQD8
       CKLNQD12
       CKLNQD16
       CKLNQD1
       CKLNQD20
       CKLNQD24
       CKLNQD2
       CKLNQD3
       CKLNQD4
       CKLNQD6
       CKLNQD8
       CKMUX2D0
       CKMUX2D2
       CKMUX2D4
       CKND0
       CKND16
       CKND20
       CKND24
       CKND2D4
       CKND2D8
       CKND6
       CKND8
       CKXOR2D0
       CKXOR2D2
       CKXOR2D4
       CMPE42D1
       CMPE42D2
       DCAP16
       DCAP32
       DCAP4
       DCAP64
       DCAP8
       DCAP
       DEL005
       DEL015
       DEL01
       DEL02
       DEL0
       DEL1
       DEL2
       DEL3
       DEL4
       DFCND1
       DFCND2
       DFCND4
       DFCNQD1
       DFCNQD2
       DFCNQD4
       DFCSND1
       DFCSND2
       DFCSND4
       DFCSNQD1
       DFCSNQD2
       DFCSNQD4
       DFD2
       DFKCND1
       DFKCND2
       DFKCND4
       DFKCNQD1
       DFKCSND1
       DFKCSND2
       DFKCSND4
       DFKSND1
       DFKSND2
       DFKSND4
       DFNCND1
       DFNCND2
       DFNCND4
       DFNCSND1
       DFNCSND2
       DFNCSND4
       DFND1
       DFND2
       DFND4
       DFNSND1
       DFNSND2
       DFNSND4
       DFSND1
       DFSND2
       DFSND4
       DFSNQD1
       DFSNQD2
       DFSNQD4
       DFXD1
       DFXD2
       DFXQD1
       DFXQD2
       DFXQD4
       EDFCND1
       EDFCND2
       EDFCND4
       EDFCNQD1
       EDFCNQD2
       EDFCNQD4
       EDFD1
       EDFD2
       EDFD4
       EDFKCND1
       EDFKCND2
       EDFKCND4
       EDFKCNQD1
       EDFKCNQD2
       EDFKCNQD4
       EDFQD1
       EDFQD2
       EDFQD4
       FA1D1
       FA1D2
       FA1D4
       FCICIND1
       FCICIND2
       FCICOND1
       FCICOND2
       FCSICIND1
       FCSICIND2
       FCSICOND1
       FCSICOND2
       FICIND1
       FICIND2
       FICOND1
       FICOND2
       FIICOND1
       FIICOND2
       GAN2D1
       GAN2D2
       GAOI21D1
       GAOI21D2
       GAOI22D1
       GBUFFD1
       GBUFFD2
       GBUFFD3
       GBUFFD4
       GBUFFD8
       GDCAP10
       GDCAP2
       GDCAP3
       GDCAP4
       GDCAP
       GDFCNQD1
       GDFQD1
       GFILL10
       GFILL2
       GFILL3
       GFILL4
       GFILL
       GINVD1
       GINVD2
       GINVD3
       GINVD4
       GINVD8
       GMUX2D1
       GMUX2D2
       GMUX2ND1
       GMUX2ND2
       GND2D1
       GND2D2
       GND2D3
       GND2D4
       GND3D1
       GND3D2
       GNR2D1
       GNR2D2
       GNR3D1
       GNR3D2
       GOAI21D1
       GOAI21D2
       GOR2D1
       GOR2D2
       GSDFCNQD1
       GTIEH
       GTIEL
       GXNR2D1
       GXNR2D2
       GXOR2D1
       GXOR2D2
       HA1D0
       HA1D1
       HA1D2
       HA1D4
       HCOSCIND1
       HCOSCIND2
       HCOSCOND1
       HCOSCOND2
       HICIND1
       HICIND2
       HICOND1
       HICOND2
       IAO22D0
       IAO22D4
       IIND4D0
       IIND4D1
       IIND4D4
       IINR4D0
       IINR4D1
       IINR4D2
       IINR4D4
       IND2D4
       IND3D0
       IND3D2
       IND3D4
       IND4D0
       IND4D4
       INR3D2
       INR3D4
       INR4D0
       INR4D1
       INR4D4
       INVD12
       INVD16
       INVD20
       INVD24
       IOA21D4
       IOA22D0
       IOA22D2
       IOA22D4
       LHCND1
       LHCND2
       LHCND4
       LHCNDD1
       LHCNDD2
       LHCNDD4
       LHCNDQD1
       LHCNDQD2
       LHCNDQD4
       LHCNQD1
       LHCNQD2
       LHCNQD4
       LHCSND1
       LHCSND2
       LHCSND4
       LHCSNDD1
       LHCSNDD2
       LHCSNDD4
       LHCSNDQD1
       LHCSNDQD2
       LHCSNDQD4
       LHCSNQD1
       LHCSNQD2
       LHCSNQD4
       LHD1
       LHD2
       LHD4
       LHQD4
       LHSND1
       LHSND2
       LHSND4
       LHSNDD1
       LHSNDD2
       LHSNDD4
       LHSNDQD1
       LHSNDQD2
       LHSNDQD4
       LHSNQD1
       LHSNQD2
       LHSNQD4
       LNCND1
       LNCND2
       LNCND4
       LNCNDD1
       LNCNDD2
       LNCNDD4
       LNCNDQD1
       LNCNDQD2
       LNCNDQD4
       LNCNQD1
       LNCNQD2
       LNCNQD4
       LNCSND1
       LNCSND2
       LNCSND4
       LNCSNDD1
       LNCSNDD2
       LNCSNDD4
       LNCSNDQD1
       LNCSNDQD2
       LNCSNDQD4
       LNCSNQD1
       LNCSNQD2
       LNCSNQD4
       LND1
       LND2
       LND4
       LNQD1
       LNQD2
       LNQD4
       LNSND1
       LNSND2
       LNSND4
       LNSNDD1
       LNSNDD2
       LNSNDD4
       LNSNDQD1
       LNSNDQD2
       LNSNDQD4
       LNSNQD1
       LNSNQD2
       LNSNQD4
       MAOI222D0
       MAOI222D1
       MAOI222D2
       MAOI222D4
       MAOI22D0
       MAOI22D4
       MOAI22D0
       MOAI22D2
       MOAI22D4
       MUX2D1
       MUX2D4
       MUX3D0
       MUX3D1
       MUX3D2
       MUX3D4
       MUX3ND0
       MUX3ND1
       MUX3ND2
       MUX3ND4
       MUX4D0
       MUX4D1
       MUX4D2
       MUX4D4
       MUX4ND0
       MUX4ND1
       MUX4ND2
       MUX4ND4
       ND2D8
       ND3D8
       ND4D0
       ND4D3
       ND4D4
       NR2D8
       NR2XD4
       NR2XD8
       NR3D3
       NR3D8
       NR4D2
       NR4D3
       NR4D4
       OA211D1
       OA211D2
       OA211D4
       OA21D2
       OA221D1
       OA221D2
       OA221D4
       OA222D0
       OA222D1
       OA222D2
       OA222D4
       OA22D2
       OA22D4
       OA31D1
       OA31D2
       OA31D4
       OA32D1
       OA32D2
       OA32D4
       OA33D0
       OA33D1
       OA33D2
       OA33D4
       OAI211D0
       OAI221D0
       OAI221D1
       OAI221D2
       OAI221XD4
       OAI222D0
       OAI222D1
       OAI222D2
       OAI222XD4
       OAI22D0
       OAI22D4
       OAI31D0
       OAI31D1
       OAI32D0
       OAI32D1
       OAI32D2
       OAI32XD4
       OAI33D0
       OAI33D1
       OAI33D2
       OAI33XD4
       OD18DCAP16
       OD18DCAP32
       OD18DCAP64
       OR2D8
       OR3D4
       OR3D8
       OR3XD1
       OR4D4
       OR4D8
       OR4XD1
       SDFCND0
       SDFCND1
       SDFCND2
       SDFCND4
       SDFCNQD0
       SDFCNQD1
       SDFCNQD2
       SDFCNQD4
       SDFCSND0
       SDFCSND1
       SDFCSND2
       SDFCSND4
       SDFCSNQD0
       SDFCSNQD1
       SDFCSNQD2
       SDFCSNQD4
       SDFD0
       SDFD1
       SDFD2
       SDFD4
       SDFKCND0
       SDFKCND1
       SDFKCND2
       SDFKCND4
       SDFKCNQD0
       SDFKCNQD1
       SDFKCNQD2
       SDFKCNQD4
       SDFKCSND0
       SDFKCSND1
       SDFKCSND2
       SDFKCSND4
       SDFKCSNQD0
       SDFKCSNQD1
       SDFKCSNQD2
       SDFKCSNQD4
       SDFKSND0
       SDFKSND1
       SDFKSND2
       SDFKSND4
       SDFKSNQD0
       SDFKSNQD1
       SDFKSNQD2
       SDFKSNQD4
       SDFNCND0
       SDFNCND1
       SDFNCND2
       SDFNCND4
       SDFNCSND0
       SDFNCSND1
       SDFNCSND2
       SDFNCSND4
       SDFND0
       SDFND1
       SDFND2
       SDFND4
       SDFNSND0
       SDFNSND1
       SDFNSND2
       SDFNSND4
       SDFQD0
       SDFQD1
       SDFQD2
       SDFQD4
       SDFQND0
       SDFQND1
       SDFQND2
       SDFQND4
       SDFSND0
       SDFSND1
       SDFSND2
       SDFSND4
       SDFSNQD0
       SDFSNQD1
       SDFSNQD2
       SDFSNQD4
       SDFXD0
       SDFXD1
       SDFXD2
       SDFXD4
       SDFXQD0
       SDFXQD1
       SDFXQD2
       SDFXQD4
       SEDFCND0
       SEDFCND1
       SEDFCND2
       SEDFCND4
       SEDFCNQD0
       SEDFCNQD1
       SEDFCNQD2
       SEDFCNQD4
       SEDFD0
       SEDFD1
       SEDFD2
       SEDFD4
       SEDFKCND0
       SEDFKCND1
       SEDFKCND2
       SEDFKCND4
       SEDFKCNQD0
       SEDFKCNQD1
       SEDFKCNQD2
       SEDFKCNQD4
       SEDFQD0
       SEDFQD1
       SEDFQD2
       SEDFQD4
       SEDFQND0
       SEDFQND1
       SEDFQND2
       SEDFQND4
       SEDFQNXD0
       SEDFQNXD1
       SEDFQNXD2
       SEDFQNXD4
       SEDFQXD0
       SEDFQXD1
       SEDFQXD2
       SEDFQXD4
       SEDFXD0
       SEDFXD1
       SEDFXD2
       SEDFXD4
       XNR2D0
       XNR2D1
       XNR2D2
       XNR2D4
       XNR3D0
       XNR3D1
       XNR3D2
       XNR3D4
       XNR4D0
       XNR4D1
       XNR4D2
       XNR4D4
       XOR2D1
       XOR2D2
       XOR2D4
       XOR3D0
       XOR3D1
       XOR3D2
       XOR3D4
       XOR4D0
       XOR4D1
       XOR4D2
       XOR4D4
       ISOHID1
       ISOHID2
       ISOHID4
       ISOHID8
       ISOLOD1
       ISOLOD2
       ISOLOD4
       ISOLOD8
       LVLHLD1
       LVLHLD2
       LVLHLD4
       LVLHLD8
       LVLLHCD1
       LVLLHCD2
       LVLLHCD4
       LVLLHCD8
       LVLLHD1
       LVLLHD2
       LVLLHD4
       LVLLHD8
       LVLLHFACD1
       LVLLHFACD2
       LVLLHFACD4
       LVLLHFACD8
       LVLLHFAD1
       LVLLHFAD2
       LVLLHFAD4
       LVLLHFAD8
       cpuStim_post
TimeScale is 1 ps / 1 ps

Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 133
D_FF_15, "DFXD4 q_reg( .DB (n1),  .DA (reset),  .SA (d),  .CP (clk),  .QN (q));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 1190
regfile, "DFD1 \MEM_reg[4][4] ( .D (n505),  .CP (clk),  .QN (n14));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 3106
adder_1, "full_adder_31 bottomBit( .a (in1[0]),  .b (n3),  .cin (n3),  .s (out[0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 3107
adder_1, "full_adder_30 \eachBit[1].genAdder ( .a (in1[1]),  .b (n3),  .cin (n3),  .s (out[1]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 122698
adder_0, "full_adder_15 bottomBit( .a (in1[0]),  .b (n20),  .cin (n20),  .s (out[0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 122699
adder_0, "full_adder_14 \eachBit[1].genAdder ( .a (in1[1]),  .b (n20),  .cin (n20),  .s (out[1]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 123318
cpu, "cpuControl controlUnit( .PC (PC),  .instr ({instr[15:11], n34, n27, instr[8], n30, instr[6], n36, instr[4:0]}),  .FlagsReg (FlagsReg),  .clk (clk),  .reset (reset),  .RegWrite (RegWrite),  .MemWrite (MemWrite),  .MemRead (MemRead),  .ShiftDir (ShiftDir),  .keepFlags (keepFlags),  .Reg1Loc (Reg1Loc),  .Reg2Loc (Reg2Loc),  .Reg3Loc (Reg3Loc),  .selOpB (selOpB),  .ALUOp (ALUOp),  .brSel (brSel),  .brEx (brEx),  .selWrData (selWrData));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 123332
cpu, "adder_1 brancherAdder( .in1 (PC),  .in2 ({branchAddr[13:0], net1117, net1117}),  .out (pcOffset));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
cpu.syn.v, 123393
cpu, "adder_0 LRAdder( .in1 (PCE),  .in2 ({net1117, net1117, net1117, net1117, net1117, net1117, net1117, net1117, net1117, net1117, net1117, net1117, net1117, \*Logic1* , net1117, net1117}),  .out ({PCPlus1[15:2], SYNOPSYS_UNCONNECTED__7, SYNOPSYS_UNCONNECTED__8}));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "../sapr/syn/design_files/cpu.syn.sdf"
   ***    Annotation scope: cpuStim_post.testCpu
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Tue May 10 15:14:20 2022


SDF Info: +pulse_r/100, +pulse_e/100 in effect

Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 55
module: IOA21D1, "instance: cpuStim_post.testCpu.dataMemory.U384"
  SDF Warning: INTERCONNECT from dataMemory.U384.ZN to regWrMux.U114.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 57
module: ND2D1, "instance: cpuStim_post.testCpu.dataMemory.U338"
  SDF Warning: INTERCONNECT from dataMemory.U338.ZN to regWrMux.U113.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 64
module: LHQD2, "instance: cpuStim_post.testCpu.aluBlock.\Result_reg[15] "
  SDF Warning: The path from aluBlock.\Result_reg[15] .Q to regWrMux.U110.B2 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 82
module: ND3D2, "instance: cpuStim_post.testCpu.dataMemory.U7181"
  SDF Warning: INTERCONNECT from dataMemory.U7181.ZN to regWrMux.U104.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 84
module: OAI21D1, "instance: cpuStim_post.testCpu.dataMemory.U371"
  SDF Warning: INTERCONNECT from dataMemory.U371.ZN to regWrMux.U103.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 117
module: CKND2D2, "instance: cpuStim_post.testCpu.dataMemory.U400"
  SDF Warning: INTERCONNECT from dataMemory.U400.ZN to regWrMux.U89.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 145
module: CKND2D1, "instance: cpuStim_post.testCpu.dataMemory.U376"
  SDF Warning: INTERCONNECT from dataMemory.U376.ZN to regWrMux.U73.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 147
module: CKND2D1, "instance: cpuStim_post.testCpu.dataMemory.U2124"
  SDF Warning: INTERCONNECT from dataMemory.U2124.ZN to regWrMux.U72.I has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 167
module: INVD1, "instance: cpuStim_post.testCpu.dataMemory.U310"
  SDF Warning: INTERCONNECT from dataMemory.U310.ZN to regWrMux.U61.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 169
module: ND2D1, "instance: cpuStim_post.testCpu.dataMemory.U1044"
  SDF Warning: INTERCONNECT from dataMemory.U1044.ZN to regWrMux.U60.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 197
module: ND2D2, "instance: cpuStim_post.testCpu.dataMemory.U354"
  SDF Warning: INTERCONNECT from dataMemory.U354.ZN to regWrMux.U44.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 216
module: CKND2D1, "instance: cpuStim_post.testCpu.dataMemory.U3"
  SDF Warning: INTERCONNECT from dataMemory.U3.ZN to regWrMux.U35.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 221
module: ND2D1, "instance: cpuStim_post.testCpu.dataMemory.U2125"
  SDF Warning: INTERCONNECT from dataMemory.U2125.ZN to regWrMux.U33.I has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 225
module: ND2D2, "instance: cpuStim_post.testCpu.dataMemory.U328"
  SDF Warning: INTERCONNECT from dataMemory.U328.ZN to regWrMux.U31.I has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 231
module: ND3D2, "instance: cpuStim_post.testCpu.dataMemory.U352"
  SDF Warning: INTERCONNECT from dataMemory.U352.ZN to regWrMux.U28.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 233
module: IOA21D2, "instance: cpuStim_post.testCpu.dataMemory.U407"
  SDF Warning: INTERCONNECT from dataMemory.U407.ZN to regWrMux.U27.I has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 254
module: IND2D2, "instance: cpuStim_post.testCpu.dataMemory.U4"
  SDF Warning: INTERCONNECT from dataMemory.U4.ZN to regWrMux.U16.A1 has 
  Instance at cpu.syn.v:123387, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 437
module: CKND2, "instance: cpuStim_post.testCpu.LRAdder.\eachBit[3].genAdder .U3"
  SDF Warning: The path from LRAdder.\eachBit[3].genAdder .U3.ZN to 
  LRAdder.\eachBit[4].genAdder .U4.A1 doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 442
module: CKND2, "instance: cpuStim_post.testCpu.LRAdder.\eachBit[3].genAdder .U3"
  SDF Warning: The path from LRAdder.\eachBit[3].genAdder .U3.ZN to 
  LRAdder.\eachBit[4].genAdder .U1.I doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 443
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec7.\Q_reg[2] "
  SDF Warning: The path from decodeToExec7.\Q_reg[2] .Q to 
  LRAdder.\eachBit[3].genAdder .U4.A1 doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 446
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec7.\Q_reg[2] "
  SDF Warning: The path from decodeToExec7.\Q_reg[2] .Q to 
  LRAdder.\eachBit[3].genAdder .U2.A1 doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 135462
module: LHQD2, "instance: cpuStim_post.testCpu.aluBlock.\Result_reg[15] "
  SDF Warning: The path from aluBlock.\Result_reg[15] .Q to 
  dataMemory.U20790.A3 doesn't have a simple wire connection, delay will still
  be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 195670
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[0] "
  SDF Warning: The path from decodeToExec1.\Q_reg[0] .Q to shiftBlock.U420.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196063
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec2.\Q_reg[15] "
  SDF Warning: The path from decodeToExec2.\Q_reg[15] .Q to shiftBlock.U199.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196069
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec2.\Q_reg[15] "
  SDF Warning: The path from decodeToExec2.\Q_reg[15] .Q to shiftBlock.U193.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196253
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[0] "
  SDF Warning: The path from decodeToExec1.\Q_reg[0] .Q to shiftBlock.U79.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196308
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[0] "
  SDF Warning: The path from decodeToExec1.\Q_reg[0] .Q to shiftBlock.U46.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196315
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[0] "
  SDF Warning: The path from decodeToExec1.\Q_reg[0] .Q to shiftBlock.U42.A2 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196316
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[0] "
  SDF Warning: The path from decodeToExec1.\Q_reg[0] .Q to shiftBlock.U41.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196373
module: LHQD2, "instance: cpuStim_post.testCpu.aluBlock.\Result_reg[15] "
  SDF Warning: The path from aluBlock.\Result_reg[15] .Q to 
  FlagsRegister3.U1.I1 doesn't have a simple wire connection, delay will still
  be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196453
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[4] "
  SDF Warning: The path from decodeToExec1.\Q_reg[4] .Q to aluBlock.U213.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196462
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[6] "
  SDF Warning: The path from decodeToExec1.\Q_reg[6] .Q to aluBlock.U209.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196471
module: INVD1, "instance: cpuStim_post.testCpu.U16"
  SDF Warning: The path from U16.ZN to aluBlock.U205.I doesn't have a simple 
  wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196476
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[14] "
  SDF Warning: The path from decodeToExec1.\Q_reg[14] .Q to aluBlock.U202.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196480
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[12] "
  SDF Warning: The path from decodeToExec1.\Q_reg[12] .Q to aluBlock.U200.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196489
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[1] "
  SDF Warning: The path from decodeToExec1.\Q_reg[1] .Q to aluBlock.U196.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196504
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[11] "
  SDF Warning: The path from decodeToExec1.\Q_reg[11] .Q to aluBlock.U191.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 196513
module: BUFFD1, "instance: cpuStim_post.testCpu.U17"
  SDF Warning: INTERCONNECT from U17.Z to aluBlock.U187.I has Instance at 
  cpu.syn.v:123365, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196531
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[5] "
  SDF Warning: The path from decodeToExec1.\Q_reg[5] .Q to aluBlock.U179.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196536
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[8] "
  SDF Warning: The path from decodeToExec1.\Q_reg[8] .Q to aluBlock.U177.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196545
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[10] "
  SDF Warning: The path from decodeToExec1.\Q_reg[10] .Q to aluBlock.U173.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196552
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[13] "
  SDF Warning: The path from decodeToExec1.\Q_reg[13] .Q to aluBlock.U169.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196563
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[9] "
  SDF Warning: The path from decodeToExec1.\Q_reg[9] .Q to aluBlock.U163.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196570
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[3] "
  SDF Warning: The path from decodeToExec1.\Q_reg[3] .Q to aluBlock.U157.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196571
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[7] "
  SDF Warning: The path from decodeToExec1.\Q_reg[7] .Q to aluBlock.U156.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 196626
module: BUFFD1, "instance: cpuStim_post.testCpu.U17"
  SDF Warning: INTERCONNECT from U17.Z to aluBlock.U134.A1 has Instance at 
  cpu.syn.v:123365, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196672
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[10] "
  SDF Warning: The path from decodeToExec1.\Q_reg[10] .Q to aluBlock.U123.A2 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196678
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[14] "
  SDF Warning: The path from decodeToExec1.\Q_reg[14] .Q to aluBlock.U120.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196683
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[13] "
  SDF Warning: The path from decodeToExec1.\Q_reg[13] .Q to aluBlock.U119.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196689
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[3] "
  SDF Warning: The path from decodeToExec1.\Q_reg[3] .Q to aluBlock.U117.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196698
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[9] "
  SDF Warning: The path from decodeToExec1.\Q_reg[9] .Q to aluBlock.U114.A2 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196703
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[15] "
  SDF Warning: The path from decodeToExec1.\Q_reg[15] .Q to aluBlock.U111.I 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196710
module: INVD1, "instance: cpuStim_post.testCpu.U16"
  SDF Warning: The path from U16.ZN to aluBlock.U105.A1 doesn't have a simple 
  wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196715
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[4] "
  SDF Warning: The path from decodeToExec1.\Q_reg[4] .Q to aluBlock.U104.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196721
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[12] "
  SDF Warning: The path from decodeToExec1.\Q_reg[12] .Q to aluBlock.U102.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196729
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[5] "
  SDF Warning: The path from decodeToExec1.\Q_reg[5] .Q to aluBlock.U98.A2 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196753
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[1] "
  SDF Warning: The path from decodeToExec1.\Q_reg[1] .Q to aluBlock.U78.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196758
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[6] "
  SDF Warning: The path from decodeToExec1.\Q_reg[6] .Q to aluBlock.U77.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196773
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[7] "
  SDF Warning: The path from decodeToExec1.\Q_reg[7] .Q to aluBlock.U71.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196778
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[8] "
  SDF Warning: The path from decodeToExec1.\Q_reg[8] .Q to aluBlock.U70.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196783
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[11] "
  SDF Warning: The path from decodeToExec1.\Q_reg[11] .Q to aluBlock.U69.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196859
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[15] "
  SDF Warning: The path from decodeToExec1.\Q_reg[15] .Q to aluBlock.U31.A1 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196986
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[15] "
  SDF Warning: The path from decodeToExec1.\Q_reg[15] .Q to 
  aluBlock.A0.\adders[15].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196989
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[14] "
  SDF Warning: The path from decodeToExec1.\Q_reg[14] .Q to 
  aluBlock.A0.\adders[14].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196992
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[13] "
  SDF Warning: The path from decodeToExec1.\Q_reg[13] .Q to 
  aluBlock.A0.\adders[13].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196995
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[12] "
  SDF Warning: The path from decodeToExec1.\Q_reg[12] .Q to 
  aluBlock.A0.\adders[12].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 196998
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[11] "
  SDF Warning: The path from decodeToExec1.\Q_reg[11] .Q to 
  aluBlock.A0.\adders[11].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197001
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[10] "
  SDF Warning: The path from decodeToExec1.\Q_reg[10] .Q to 
  aluBlock.A0.\adders[10].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197004
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[9] "
  SDF Warning: The path from decodeToExec1.\Q_reg[9] .Q to 
  aluBlock.A0.\adders[9].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197007
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[8] "
  SDF Warning: The path from decodeToExec1.\Q_reg[8] .Q to 
  aluBlock.A0.\adders[8].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197010
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[7] "
  SDF Warning: The path from decodeToExec1.\Q_reg[7] .Q to 
  aluBlock.A0.\adders[7].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197013
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[6] "
  SDF Warning: The path from decodeToExec1.\Q_reg[6] .Q to 
  aluBlock.A0.\adders[6].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197016
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[5] "
  SDF Warning: The path from decodeToExec1.\Q_reg[5] .Q to 
  aluBlock.A0.\adders[5].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197019
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[4] "
  SDF Warning: The path from decodeToExec1.\Q_reg[4] .Q to 
  aluBlock.A0.\adders[4].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197022
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[3] "
  SDF Warning: The path from decodeToExec1.\Q_reg[3] .Q to 
  aluBlock.A0.\adders[3].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197025
module: INVD1, "instance: cpuStim_post.testCpu.U16"
  SDF Warning: The path from U16.ZN to aluBlock.A0.\adders[2].FA_i .U1.B 
  doesn't have a simple wire connection, delay will still be annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197028
module: DFQD4, "instance: cpuStim_post.testCpu.decodeToExec1.\Q_reg[1] "
  SDF Warning: The path from decodeToExec1.\Q_reg[1] .Q to 
  aluBlock.A0.\adders[1].FA_i .U1.B doesn't have a simple wire connection, 
  delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 197031
module: BUFFD1, "instance: cpuStim_post.testCpu.U17"
  SDF Warning: INTERCONNECT from U17.Z to aluBlock.A0.\adders[0].FA_i .U1.B 
  has Instance at cpu.syn.v:123365, delay will still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 197188
module: LHQD2, "instance: cpuStim_post.testCpu.controlUnit.\Reg3Loc_reg[0] "
  SDF Warning: INTERCONNECT from controlUnit.\Reg3Loc_reg[0] .Q to 
  decodeToExec3.\Q_reg[3] .D has Instance at cpu.syn.v:123261, delay will 
  still be annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 197329
module: IAO21D0, "instance: cpuStim_post.testCpu.brancherAdder.\eachBit[2].genAdder .U1"
  SDF Warning: INTERCONNECT from brancherAdder.\eachBit[2].genAdder .U1.ZN to 
  mux_PCNext.U6.I0 has Instance at cpu.syn.v:123332, delay will still be 
  annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 197332
module: DFQD1, "instance: cpuStim_post.testCpu.PCRegister.\regDFF[1].dff .q_reg"
  SDF Warning: INTERCONNECT from PCRegister.\regDFF[1].dff .q_reg.Q to 
  mux_PCNext.U5.A1 has Instance at cpu.syn.v:123332, delay will still be 
  annotated.


Warning-[SDFCOM_IWSBA] INTERCONNECT will still be annotated
../sapr/syn/design_files/cpu.syn.sdf, 197334
module: DFQD1, "instance: cpuStim_post.testCpu.PCRegister.\regDFF[0].dff .q_reg"
  SDF Warning: INTERCONNECT from PCRegister.\regDFF[0].dff .q_reg.Q to 
  mux_PCNext.U4.A1 has Instance at cpu.syn.v:123332, delay will still be 
  annotated.


Warning-[SDFCOM_SWC] Simple Wire Connection
../sapr/syn/design_files/cpu.syn.sdf, 197375
module: CKAN2D0, "instance: cpuStim_post.testCpu.brancherAdder.\eachBit[2].genAdder .U2"
  SDF Warning: The path from brancherAdder.\eachBit[2].genAdder .U2.Z to 
  brancherAdder.\eachBit[3].genAdder .U1.A doesn't have a simple wire 
  connection, delay will still be annotated.


Warning-[SDFCOM_NNTC] Need timing check option +neg_tchk
../sapr/syn/design_files/cpu.syn.sdf, 1390161
module: DFXD4, "instance: cpuStim_post.testCpu.PCRegister.\regDFF[4].dff .q_reg"
  SDF Error: Negative HOLD value replaced by 0.          
  Add +neg_tchk to consider Negative delay value.


Warning-[SDFCOM_NNTC] Need timing check option +neg_tchk
../sapr/syn/design_files/cpu.syn.sdf, 1390163
module: DFXD4, "instance: cpuStim_post.testCpu.PCRegister.\regDFF[4].dff .q_reg"
  SDF Error: Negative HOLD value replaced by 0.          
  Add +neg_tchk to consider Negative delay value.


          Total errors: 2
          Total warnings: 83
   ***    SDF annotation completed: Tue May 10 15:14:21 2022


Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
778 modules and 4 UDPs read.
recompiling module AN3D4
recompiling module AN3D8
recompiling module AN3XD1
recompiling module AN4D8
recompiling module AN4XD1
recompiling module ANTENNA
recompiling module AO211D0
recompiling module AO211D1
recompiling module AO211D2
recompiling module AO211D4
recompiling module AO21D1
recompiling module AO21D2
recompiling module AO21D4
recompiling module AO221D0
recompiling module AO221D1
recompiling module AO221D2
recompiling module AO221D4
recompiling module AO222D0
recompiling module AO222D1
recompiling module AO222D2
recompiling module AO222D4
recompiling module AO22D2
recompiling module AO22D4
recompiling module AO31D0
recompiling module AO31D1
recompiling module AO31D2
recompiling module AO31D4
recompiling module AO32D0
recompiling module AO32D1
recompiling module AO32D2
recompiling module AO32D4
recompiling module AO33D0
recompiling module AO33D1
recompiling module AO33D2
recompiling module AO33D4
recompiling module AOI211D0
recompiling module AOI211D1
recompiling module AOI211D2
recompiling module AOI211D4
recompiling module AOI211XD0
recompiling module AOI211XD1
recompiling module AOI211XD2
recompiling module AOI211XD4
recompiling module AOI21D0
recompiling module AOI21D4
recompiling module AOI221D0
recompiling module AOI221D1
recompiling module AOI221D2
recompiling module AOI221D4
recompiling module AOI221XD4
50 of 778 modules done
recompiling module AOI222D0
recompiling module AOI222D1
recompiling module AOI222D2
recompiling module AOI222D4
recompiling module AOI222XD4
recompiling module AOI22D0
recompiling module AOI22D2
recompiling module AOI22D4
recompiling module AOI31D0
recompiling module AOI31D2
recompiling module AOI31D4
recompiling module AOI32D0
recompiling module AOI32D2
recompiling module AOI32D4
recompiling module AOI32XD4
recompiling module AOI33D0
recompiling module AOI33D1
recompiling module AOI33D2
recompiling module AOI33D4
recompiling module AOI33XD4
recompiling module BENCD1
recompiling module BENCD2
recompiling module BENCD4
recompiling module BHD
recompiling module BMLD1
recompiling module BMLD2
recompiling module BMLD4
recompiling module BUFFD0
recompiling module BUFFD16
recompiling module BUFFD20
recompiling module BUFFD24
recompiling module BUFTD0
recompiling module BUFTD12
recompiling module BUFTD16
recompiling module BUFTD1
recompiling module BUFTD20
recompiling module BUFTD24
recompiling module BUFTD2
recompiling module BUFTD3
recompiling module BUFTD4
recompiling module BUFTD6
recompiling module BUFTD8
recompiling module CKAN2D1
recompiling module CKAN2D2
recompiling module CKAN2D4
recompiling module CKAN2D8
recompiling module CKBD12
recompiling module CKBD16
recompiling module CKBD20
recompiling module CKBD24
100 of 778 modules done
recompiling module CKBD3
recompiling module CKBD4
recompiling module CKBD6
recompiling module CKBD8
recompiling module CKLHQD12
recompiling module CKLHQD16
recompiling module CKLHQD1
recompiling module CKLHQD20
recompiling module CKLHQD24
recompiling module CKLHQD2
recompiling module CKLHQD3
recompiling module CKLHQD4
recompiling module CKLHQD6
recompiling module CKLHQD8
recompiling module CKLNQD12
recompiling module CKLNQD16
recompiling module CKLNQD1
recompiling module CKLNQD20
recompiling module CKLNQD24
recompiling module CKLNQD2
recompiling module CKLNQD3
recompiling module CKLNQD4
recompiling module CKLNQD6
recompiling module CKLNQD8
recompiling module CKMUX2D0
recompiling module CKMUX2D2
recompiling module CKMUX2D4
recompiling module CKND0
recompiling module CKND16
recompiling module CKND20
recompiling module CKND24
recompiling module CKND2D4
recompiling module CKND2D8
recompiling module CKND6
recompiling module CKND8
recompiling module DFKCNQD1
recompiling module DFXD1
recompiling module DFXD4
recompiling module IAO21D4
recompiling module IAO22D0
recompiling module IAO22D2
recompiling module IAO22D4
recompiling module IIND4D0
recompiling module IIND4D1
recompiling module IIND4D2
recompiling module IIND4D4
recompiling module IINR4D0
recompiling module IINR4D1
recompiling module IINR4D2
recompiling module IINR4D4
150 of 778 modules done
recompiling module IND2D2
recompiling module IND2D4
recompiling module IND3D0
recompiling module IND3D1
recompiling module IND3D2
recompiling module IND3D4
recompiling module IND4D0
recompiling module IND4D2
recompiling module IND4D4
recompiling module INR2XD4
recompiling module INR3D1
recompiling module INR3D2
recompiling module INR3D4
recompiling module INR4D0
recompiling module INR4D1
recompiling module INR4D2
recompiling module INR4D4
recompiling module INVD12
recompiling module INVD16
recompiling module INVD20
recompiling module INVD24
recompiling module INVD8
recompiling module IOA21D2
recompiling module IOA21D4
recompiling module IOA22D0
recompiling module IOA22D1
recompiling module IOA22D2
recompiling module IOA22D4
recompiling module LHCND1
recompiling module LHCND2
recompiling module LHCND4
recompiling module LHCNDD1
recompiling module LHCNDD2
recompiling module LHCNDD4
recompiling module LHCNDQD1
recompiling module LHCNDQD2
recompiling module LHCNDQD4
recompiling module LHCNQD1
recompiling module LHCNQD2
recompiling module LHCNQD4
recompiling module LHCSND1
recompiling module LHCSND2
recompiling module LHCSND4
recompiling module LHCSNDD1
recompiling module LHCSNDD2
recompiling module LHCSNDD4
recompiling module LHCSNDQD1
recompiling module LHCSNDQD2
recompiling module LHCSNDQD4
recompiling module LHCSNQD1
200 of 778 modules done
recompiling module LHCSNQD2
recompiling module LHCSNQD4
recompiling module LHD1
recompiling module LHD2
recompiling module LHD4
recompiling module LHQD2
recompiling module LHQD4
recompiling module LHSND1
recompiling module LHSND2
recompiling module LHSND4
recompiling module LHSNDD1
recompiling module LHSNDD2
recompiling module LHSNDD4
recompiling module LHSNDQD1
recompiling module LHSNDQD2
recompiling module LHSNDQD4
recompiling module LHSNQD1
recompiling module LHSNQD2
recompiling module LHSNQD4
recompiling module LNCND1
recompiling module LNCND2
recompiling module LNCND4
recompiling module LNCNDD1
recompiling module LNCNDD2
recompiling module LNCNDD4
recompiling module LNCNDQD1
recompiling module LNCNDQD2
recompiling module LNCNDQD4
recompiling module LNCNQD1
recompiling module LNCNQD2
recompiling module LNCNQD4
recompiling module LNCSND1
recompiling module LNCSND2
recompiling module LNCSND4
recompiling module LNCSNDD1
recompiling module LNCSNDD2
recompiling module LNCSNDD4
recompiling module LNCSNDQD1
recompiling module LNCSNDQD2
recompiling module LNCSNDQD4
recompiling module LNCSNQD1
recompiling module LNCSNQD2
recompiling module LNCSNQD4
recompiling module LND1
recompiling module LND2
recompiling module LND4
recompiling module LNQD1
recompiling module LNQD2
recompiling module LNQD4
recompiling module LNSND1
250 of 778 modules done
recompiling module LNSND2
recompiling module LNSND4
recompiling module LNSNDD1
recompiling module LNSNDD2
recompiling module LNSNDD4
recompiling module LNSNDQD1
recompiling module LNSNDQD2
recompiling module LNSNDQD4
recompiling module LNSNQD1
recompiling module LNSNQD2
recompiling module LNSNQD4
recompiling module MAOI222D0
recompiling module MAOI222D1
recompiling module MAOI222D2
recompiling module MAOI222D4
recompiling module MAOI22D0
recompiling module MAOI22D2
recompiling module MAOI22D4
recompiling module MOAI22D0
recompiling module MOAI22D1
recompiling module MOAI22D2
recompiling module MOAI22D4
recompiling module MUX2D1
recompiling module MUX2D2
recompiling module MUX2D4
recompiling module MUX2ND4
recompiling module MUX3D0
recompiling module MUX3D1
recompiling module MUX3D2
recompiling module MUX3D4
recompiling module MUX3ND0
recompiling module MUX3ND1
recompiling module MUX3ND2
recompiling module MUX3ND4
recompiling module MUX4D0
recompiling module MUX4D1
recompiling module MUX4D2
recompiling module MUX4D4
recompiling module MUX4ND0
recompiling module MUX4ND1
recompiling module MUX4ND2
recompiling module MUX4ND4
recompiling module ND2D4
recompiling module ND2D8
recompiling module ND3D4
recompiling module ND3D8
recompiling module ND4D0
recompiling module ND4D3
recompiling module ND4D4
recompiling module ND4D8
300 of 778 modules done
recompiling module NR2D8
recompiling module NR2XD3
recompiling module NR2XD4
recompiling module NR2XD8
recompiling module NR3D3
recompiling module NR3D4
recompiling module NR3D8
recompiling module NR4D2
recompiling module NR4D3
recompiling module NR4D4
recompiling module NR4D8
recompiling module OA211D0
recompiling module OA211D1
recompiling module OA211D2
recompiling module OA211D4
recompiling module OA21D2
recompiling module OA21D4
recompiling module OA221D0
recompiling module OA221D1
recompiling module OA221D2
recompiling module OA221D4
recompiling module OA222D0
recompiling module OA222D1
recompiling module OA222D2
recompiling module OA222D4
recompiling module OA22D1
recompiling module OA22D2
recompiling module OA22D4
recompiling module OA31D0
recompiling module OA31D1
recompiling module OA31D2
recompiling module OA31D4
recompiling module OA32D0
recompiling module OA32D1
recompiling module OA32D2
recompiling module OA32D4
recompiling module OA33D0
recompiling module OA33D1
recompiling module OA33D2
recompiling module OA33D4
recompiling module OAI211D0
recompiling module OAI211D4
recompiling module OAI21D4
recompiling module OAI221D0
recompiling module OAI221D1
recompiling module OAI221D2
recompiling module OAI221D4
recompiling module OAI221XD4
recompiling module OAI222D0
recompiling module OAI222D1
350 of 778 modules done
recompiling module OAI222D2
recompiling module OAI222D4
recompiling module OAI222XD4
recompiling module OAI22D0
recompiling module OAI22D2
recompiling module OAI22D4
recompiling module OAI31D0
recompiling module OAI31D1
recompiling module OAI31D4
recompiling module OAI32D0
recompiling module OAI32D1
recompiling module OAI32D2
recompiling module OAI32D4
recompiling module OAI32XD4
recompiling module OAI33D0
recompiling module OAI33D1
recompiling module OAI33D2
recompiling module OAI33D4
recompiling module OAI33XD4
recompiling module OD18DCAP16
recompiling module OD18DCAP32
recompiling module OD18DCAP64
recompiling module OR2D8
recompiling module OR2XD1
recompiling module OR3D2
recompiling module OR3D4
recompiling module OR3D8
recompiling module OR3XD1
recompiling module OR4D2
recompiling module OR4D4
recompiling module OR4D8
recompiling module OR4XD1
recompiling module SDFCND0
recompiling module SDFCND1
recompiling module SDFCND2
recompiling module SDFCND4
recompiling module SDFCNQD0
recompiling module SDFCNQD1
recompiling module SDFCNQD2
recompiling module SDFCNQD4
recompiling module SDFCSND0
recompiling module SDFCSND1
recompiling module SDFCSND2
recompiling module SDFCSND4
recompiling module SDFCSNQD0
recompiling module SDFCSNQD1
recompiling module SDFCSNQD2
recompiling module SDFCSNQD4
recompiling module SDFD0
recompiling module SDFD1
400 of 778 modules done
recompiling module SDFD2
recompiling module SDFD4
recompiling module SDFKCND0
recompiling module SDFKCND1
recompiling module SDFKCND2
recompiling module SDFKCND4
recompiling module SDFKCNQD0
recompiling module SDFKCNQD1
recompiling module SDFKCNQD2
recompiling module SDFKCNQD4
recompiling module SDFKCSND0
recompiling module SDFKCSND1
recompiling module SDFKCSND2
recompiling module SDFKCSND4
recompiling module SDFKCSNQD0
recompiling module SDFKCSNQD1
recompiling module SDFKCSNQD2
recompiling module SDFKCSNQD4
recompiling module SDFKSND0
recompiling module SDFKSND1
recompiling module SDFKSND2
recompiling module SDFKSND4
recompiling module SDFKSNQD0
recompiling module SDFKSNQD1
recompiling module SDFKSNQD2
recompiling module SDFKSNQD4
recompiling module SDFNCND0
recompiling module SDFNCND1
recompiling module SDFNCND2
recompiling module SDFNCND4
recompiling module SDFNCSND0
recompiling module SDFNCSND1
recompiling module SDFNCSND2
recompiling module SDFNCSND4
recompiling module SDFND0
recompiling module SDFND1
recompiling module SDFND2
recompiling module SDFND4
recompiling module SDFNSND0
recompiling module SDFNSND1
recompiling module SDFNSND2
recompiling module SDFNSND4
recompiling module SDFQD0
recompiling module SDFQD1
recompiling module SDFQD2
recompiling module SDFQD4
recompiling module SDFQND0
recompiling module SDFQND1
recompiling module SDFQND2
recompiling module SDFQND4
450 of 778 modules done
recompiling module SDFSND0
recompiling module SDFSND1
recompiling module SDFSND2
recompiling module SDFSND4
recompiling module SDFSNQD0
recompiling module SDFSNQD1
recompiling module SDFSNQD2
recompiling module SDFSNQD4
recompiling module SDFXD0
recompiling module SDFXD1
recompiling module SDFXD2
recompiling module SDFXD4
recompiling module SDFXQD0
recompiling module SDFXQD1
recompiling module SDFXQD2
recompiling module SDFXQD4
recompiling module SEDFCND0
recompiling module SEDFCND1
recompiling module SEDFCND2
recompiling module SEDFCND4
recompiling module SEDFCNQD0
recompiling module SEDFCNQD1
recompiling module SEDFCNQD2
recompiling module SEDFCNQD4
recompiling module SEDFD0
recompiling module SEDFD1
recompiling module SEDFD2
recompiling module SEDFD4
recompiling module SEDFKCND0
recompiling module SEDFKCND1
recompiling module SEDFKCND2
recompiling module SEDFKCND4
recompiling module SEDFKCNQD0
recompiling module SEDFKCNQD1
recompiling module SEDFKCNQD2
recompiling module SEDFKCNQD4
recompiling module SEDFQD0
recompiling module SEDFQD1
recompiling module SEDFQD2
recompiling module SEDFQD4
recompiling module SEDFQND0
recompiling module SEDFQND1
recompiling module SEDFQND2
recompiling module SEDFQND4
recompiling module SEDFQNXD0
recompiling module SEDFQNXD1
recompiling module SEDFQNXD2
recompiling module SEDFQNXD4
recompiling module SEDFQXD0
recompiling module SEDFQXD1
500 of 778 modules done
recompiling module SEDFQXD2
recompiling module SEDFQXD4
recompiling module SEDFXD0
recompiling module SEDFXD1
recompiling module SEDFXD2
recompiling module SEDFXD4
recompiling module TIEH
recompiling module TIEL
recompiling module XNR2D0
recompiling module XNR2D1
recompiling module XNR2D2
recompiling module XNR2D4
recompiling module XNR3D0
recompiling module XNR3D1
recompiling module XNR3D2
recompiling module XNR3D4
recompiling module XNR4D0
recompiling module XNR4D1
recompiling module XNR4D2
recompiling module XNR4D4
recompiling module XOR2D0
recompiling module XOR2D1
recompiling module XOR2D2
recompiling module XOR2D4
recompiling module XOR3D0
recompiling module XOR3D1
recompiling module XOR3D2
recompiling module XOR3D4
recompiling module XOR4D0
recompiling module XOR4D1
recompiling module XOR4D2
recompiling module XOR4D4
recompiling module ISOHID1
recompiling module ISOHID2
recompiling module ISOHID4
recompiling module ISOHID8
recompiling module ISOLOD1
recompiling module ISOLOD2
recompiling module ISOLOD4
recompiling module ISOLOD8
recompiling module LVLHLD1
recompiling module LVLHLD2
recompiling module LVLHLD4
recompiling module LVLHLD8
recompiling module LVLLHCD1
recompiling module LVLLHCD2
recompiling module LVLLHCD4
recompiling module LVLLHCD8
recompiling module LVLLHD1
recompiling module LVLLHD2
550 of 778 modules done
recompiling module LVLLHD4
recompiling module LVLLHD8
recompiling module LVLLHFACD1
recompiling module LVLLHFACD2
recompiling module LVLLHFACD4
recompiling module LVLLHFACD8
recompiling module LVLLHFAD1
recompiling module LVLLHFAD2
recompiling module LVLLHFAD4
recompiling module LVLLHFAD8
recompiling module D_FF_9
recompiling module D_FF_15
recompiling module register
recompiling module instructmem_syn
recompiling module mux3x4_4
recompiling module mux4x4_4_1
recompiling module mux4x4_4_0
recompiling module regfile
recompiling module cpuControl
recompiling module mux4x16_16_2
recompiling module full_adder_31
recompiling module full_adder_29
recompiling module full_adder_28
recompiling module adder_1
recompiling module mux2xn_n_N16_3
recompiling module pipelineReg_bitWidth16_3
recompiling module pipelineReg_bitWidth4
recompiling module pipelineReg_bitWidth2_3
recompiling module pipelineReg_bitWidth3
recompiling module pipelineReg_bitWidth16_0
recompiling module mux2xn_n_N16_2
recompiling module mux4x16_16_1
recompiling module fullAdder_9
recompiling module rippleCarryAdder_N16
recompiling module alu
recompiling module register_WIDTH1_3
recompiling module shifter
recompiling module datamem
recompiling module mux2xn_n_N16_1
recompiling module full_adder_13
recompiling module full_adder_12
recompiling module full_adder_0
recompiling module full_adder_2
recompiling module full_adder_3
recompiling module full_adder_4
recompiling module full_adder_5
recompiling module full_adder_6
recompiling module full_adder_7
recompiling module full_adder_8
recompiling module full_adder_9
600 of 778 modules done
recompiling module full_adder_11
recompiling module adder_0
recompiling module mux2xn_n_N16_0
recompiling module mux4x16_16_0
recompiling module pipelineReg_bitWidth16_1
recompiling module pipelineReg_bitWidth16_2
recompiling module pipelineReg_bitWidth1_2
recompiling module pipelineReg_bitWidth2_1
recompiling module cpu
recompiling module cpuStim_post
610 of 778 modules done
	However, due to incremental compilation, only 610 modules need to be compiled. 
make[2]: Entering directory `/home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/lab.apps/vlsiapps_new//vcs/current/linux64/lib -L/home/lab.apps/vlsiapps_new//vcs/current/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/a/amcQw_d.o   _15755_archive_1.so \
_prev_archive_1.so objs/udps/JvR1L.o objs/udps/HWVx0.o objs/udps/m6zeg.o objs/udps/df3ii.o \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/lab.apps/vlsiapps_new//vcs/current/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /home/lab.apps/vlsiapps_new//vcs/current/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory `/home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/csrc' \

Command: /home/projects/ee478.2022spr/hoppii/BarelyFLOATing/Core/./simv +v2k -a cpu.log +sdfverbose
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP1_Full64; Runtime version S-2021.09-SP1_Full64;  May 10 15:14 2022
Doing SDF annotation ...... Done
VCD+ Writer S-2021.09-SP1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[12] 
    $hold( negedge E:290.38 ns, negedge D:290.38 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[13] 
    $hold( negedge E:290.38 ns, negedge D:290.38 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[14] 
    $hold( negedge E:290.38 ns, negedge D:290.38 ns, limit: 0.01 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[0] 
    $hold( negedge E:290.51 ns, negedge D:290.51 ns, limit: 0.02 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[3] 
    $hold( negedge E:290.51 ns, negedge D:290.51 ns, limit: 0.02 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[2] 
    $hold( negedge E:290.51 ns, negedge D:290.51 ns, limit: 0.02 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[1] 
    $hold( negedge E:290.51 ns, negedge D:290.51 ns, limit: 0.02 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.controlUnit.\ShiftDir_reg[0] 
    $setup( negedge D:411.24 ns, negedge E:411.27 ns, limit: 0.10 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\Reg2Loc_reg[1] 
    $setup( posedge D:411.68 ns, negedge E:411.70 ns, limit: 0.10 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.controlUnit.\ShiftDir_reg[0] 
    $setup( negedge D:431.32 ns, negedge E:431.35 ns, limit: 0.10 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\brSel_reg[1] 
    $setup( posedge D:472.53 ns, negedge E:472.56 ns, limit: 0.12 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\Reg2Loc_reg[1] 
    $hold( negedge E:491.64 ns, posedge D:491.66 ns, limit: 0.04 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\selOpB_reg[1] 
    $setup( posedge D:511.69 ns, negedge E:511.70 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\selOpB_reg[0] 
    $setup( posedge D:511.68 ns, negedge E:511.70 ns, limit: 0.10 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.controlUnit.\brSel_reg[1] 
    $setup( negedge D:551.49 ns, negedge E:551.51 ns, limit: 0.12 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\brSel_reg[1] 
    $setup( posedge D:652.12 ns, negedge E:652.17 ns, limit: 0.12 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[14] 
    $setup( posedge D:710.38 ns, negedge E:710.39 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[13] 
    $setup( posedge D:710.38 ns, negedge E:710.39 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[12] 
    $setup( posedge D:710.38 ns, negedge E:710.39 ns, limit: 0.11 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[7] 
    $hold( negedge E:710.51 ns, posedge D:710.51 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[5] 
    $hold( negedge E:710.51 ns, posedge D:710.51 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[6] 
    $hold( negedge E:710.51 ns, posedge D:710.51 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[15] 
    $hold( negedge E:710.51 ns, posedge D:710.51 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[8] 
    $hold( negedge E:710.51 ns, posedge D:710.51 ns, limit: 0.01 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[3] 
    $setup( posedge D:710.51 ns, negedge E:710.52 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[2] 
    $setup( posedge D:710.51 ns, negedge E:710.52 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[0] 
    $setup( posedge D:710.51 ns, negedge E:710.52 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[1] 
    $setup( posedge D:710.51 ns, negedge E:710.52 ns, limit: 0.11 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\brSel_reg[1] 
    $setup( posedge D:731.91 ns, negedge E:731.94 ns, limit: 0.12 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\keepFlags_reg[3] 
    $setup( posedge D:772.13 ns, negedge E:772.16 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\keepFlags_reg[2] 
    $setup( posedge D:772.13 ns, negedge E:772.16 ns, limit: 0.11 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\brSel_reg[1] 
    $hold( negedge E:812.32 ns, posedge D:812.33 ns, limit: 0.04 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\keepFlags_reg[3] 
    $setup( posedge D:832.39 ns, negedge E:832.49 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\keepFlags_reg[2] 
    $setup( posedge D:832.39 ns, negedge E:832.49 ns, limit: 0.11 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.RegWrite_reg
    $hold( negedge E:892.55 ns, posedge D:892.57 ns, limit: 0.03 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\Reg2Loc_reg[1] 
    $setup( posedge D:911.84 ns, negedge E:911.88 ns, limit: 0.10 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20641: Timing violation in cpuStim_post.testCpu.controlUnit.\Reg3Loc_reg[0] 
    $setup( posedge D:951.61 ns, negedge E:951.75 ns, limit: 0.15 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[14] 
    $setup( posedge D:990.38 ns, negedge E:990.39 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[13] 
    $setup( posedge D:990.38 ns, negedge E:990.39 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[12] 
    $setup( posedge D:990.38 ns, negedge E:990.39 ns, limit: 0.11 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[7] 
    $hold( negedge E:990.51 ns, posedge D:990.51 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[15] 
    $hold( negedge E:990.51 ns, posedge D:990.51 ns, limit: 0.01 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[8] 
    $hold( negedge E:990.51 ns, posedge D:990.51 ns, limit: 0.01 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[0] 
    $setup( posedge D:990.51 ns, negedge E:990.52 ns, limit: 0.11 ns );

"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.aluBlock.\temp_op_reg[1] 
    $setup( posedge D:990.51 ns, negedge E:990.52 ns, limit: 0.11 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20607: Timing violation in cpuStim_post.testCpu.controlUnit.\brSel_reg[1] 
    $setup( negedge D:1151.11 ns, negedge E:1151.13 ns, limit: 0.12 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.RegWrite_reg
    $hold( negedge E:1212.62 ns, posedge D:1212.64 ns, limit: 0.03 ns );


"/home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c_cdb/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v", 20606: Timing violation in cpuStim_post.testCpu.controlUnit.\selWrData_reg[0] 
    $hold( negedge E:1311.61 ns, posedge D:1311.63 ns, limit: 0.03 ns );

1790.00 ns Test Done
$finish called from file "cpuStim_post.sv", line 70.
$finish at simulation time 1790.00 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1790000 ps
CPU Time:      1.900 seconds;       Data structure size:  21.3Mb
Tue May 10 15:14:56 2022
CPU time: 10.942 seconds to compile + 2.340 seconds to elab + .788 seconds to link + 1.968 seconds in simulation
