<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001654A1-20030102-D00000.TIF SYSTEM "US20030001654A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001654A1-20030102-D00001.TIF SYSTEM "US20030001654A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001654A1-20030102-D00002.TIF SYSTEM "US20030001654A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001654A1-20030102-D00003.TIF SYSTEM "US20030001654A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001654A1-20030102-D00004.TIF SYSTEM "US20030001654A1-20030102-D00004.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001654</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10118816</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020408</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03L005/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>307000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Area efficient waveform evaluation and DC offset cancellation circuits</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10118816</doc-number>
<kind-code>A1</kind-code>
<document-date>20020408</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09896345</doc-number>
<document-date>20010628</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Krishnamurthy</given-name>
<family-name>Soumyanath</family-name>
</name>
<residence>
<residence-us>
<city>Portland</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Luiz</given-name>
<family-name>Franca-Neto</family-name>
</name>
<residence>
<residence-us>
<city>Hillsboro</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>John P. Ward</name-1>
<name-2>BLAKELY, SOKOLOFF, TAYLOR &amp; ZAFMAN LLP</name-2>
<address>
<address-1>Seventh Floor</address-1>
<address-2>12400 Wilshire Boulevard</address-2>
<city>Los Angeles</city>
<state>CA</state>
<postalcode>90025-1026</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Analog circuits for providing one or more waveform parameters, e.g., the DC offset or average, of an analog input signal. Separate biasing is not necessarily required. Some embodiments comprise field-effect-transistors (FETs) configured in various diode-connected configurations that take advantage of leakage currents through the FETs so that long resistors or large capacitors are not necessarily required. One embodiment comprises two diode-connected FETs to provide an unbiased DC offset voltage of an analog input signal. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> Embodiments of the present invention relate to analog circuits, and more particularly, to analog circuits for providing waveform parameters. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Mixed signal circuits often evaluate several waveform parameters, such as, for example, the maximum, minimum, or average values, or the root-mean-square value. These waveform parameters are often evaluated in the analog domain because they are needed prior to A/ID (analog-to-digital) conversion. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> Typically, passive networks in combination with diodes (or diode-configured transistors) have been used to evaluate waveform parameters. For example, a typical averaging circuit is shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, comprising resistor <highlight><bold>102</bold></highlight> and capacitor <highlight><bold>104</bold></highlight>. A peak detector circuit is shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, comprising diode <highlight><bold>202</bold></highlight> and capacitor <highlight><bold>204</bold></highlight>. A nMOSFET (n-Metal-Oxide-Semiconductor-Field-Effect-Transistor) averaging detector is shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, comprising nMOSFET <highlight><bold>302</bold></highlight> and parasitic capacitor <highlight><bold>304</bold></highlight>. The gate of nMOSFET <highlight><bold>302</bold></highlight> is biased to a bias voltage V<highlight><subscript>bias</subscript></highlight>. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the output network is indicated explicitly by Output Network block <highlight><bold>306</bold></highlight>, but it is implicit in the other figures. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Another common task in analog signal processing is the extraction of a waveform&apos;s DC (Direct Current) offset. DC offset extraction is often required for A/D conversion. Prior art DC offset extraction circuits may use passive networks. For example, the circuit of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> may be utilized to provide a DC offset. An example of a typical prior art DC offset correction circuit utilizing an active device is shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, where nMOSFET <highlight><bold>402</bold></highlight> is biased to a bias voltage V<highlight><subscript>bias</subscript></highlight>. nMOSFET <highlight><bold>402</bold></highlight> and capacitor <highlight><bold>404</bold></highlight> provide an averaging circuit to provide a DC offset. DC Offset Correction block <highlight><bold>406</bold></highlight> provides the DC offset to Input Stage <highlight><bold>410</bold></highlight>, where it is subtracted from the input signal after passing through Input Stage <highlight><bold>408</bold></highlight>. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Prior art circuits such as <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> require components such as resistors or diodes, and may not be compatible with some low voltage CMOS (Complementary-Metal-Oxide-Semiconductor) process technology. Prior art circuits such as <cross-reference target="DRAWINGS">FIGS. 3 and 4</cross-reference> require a bias voltage to bias nMOSFETs, adding to circuit complexity, and relatively large capacitances and low bias voltages may be needed to reject ripples below 1 KHz. It is advantageous to provide analog parameter evaluation circuits that take advantage of sub-micron (e.g., less than 0.13 microns) CMOS process technology without requiring diodes and resistors, and without the need for large capacitances and a separate bias voltage.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a prior art averaging circuit comprising a resistor and capacitor. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a prior art averaging circuit comprising a diode and a capacitor. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a prior art averaging circuit comprising a biased field-effect-transistor. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a prior art DC offset correction circuit comprising a biased field-effect-transistor. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is an embodiment of the present invention for providing an output voltage indicative of a local time-average maximum of an input signal. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is another embodiment of the present invention for providing an output voltage indicative of a local time-average minimum of an input signal. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is another embodiment of the present invention for providing a voltage indicative of a local time-average of an input voltage for DC offset correction.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF EMBODIMENTS </heading>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> An embodiment of the present invention is shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, comprising nMOSFET <highlight><bold>502</bold></highlight> and parasitic capacitor <highlight><bold>504</bold></highlight>, where the output network is indicated by Output Network block <highlight><bold>506</bold></highlight>. The gate of nMOSFET <highlight><bold>502</bold></highlight> is connected to terminal <highlight><bold>508</bold></highlight> of nMOSFET <highlight><bold>502</bold></highlight>. Terminal <highlight><bold>508</bold></highlight> may also be considered an input port to the circuit, or it may be considered connected to an input port. (Terminal <highlight><bold>508</bold></highlight> may also be referred to as input port <highlight><bold>508</bold></highlight>.) nMOSFET <highlight><bold>502</bold></highlight> is connected in a diode configuration. Output Network <highlight><bold>506</bold></highlight> may be capacitive in nature, or it may comprise repeated copies of MOSFETs and capacitor combinations. Output Network <highlight><bold>506</bold></highlight> may also include feedback connections to input port <highlight><bold>508</bold></highlight>. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The embodiment of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> provides a maximum (or peak detection) function. More particularly, as described below, the embodiment of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> provides a local time-average maximum (or local time-average peak detection) function, in the sense that it tracks a time varying maximum or peak of an input signal. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> Consider first an initial state in which output port <highlight><bold>510</bold></highlight> is assumed to be at ground (substrate) potential and Output Network <highlight><bold>506</bold></highlight> is capacitive in nature. At input port <highlight><bold>508</bold></highlight> let there be provided an input signal comprising the sum of an AC (Alternating Current) voltage component and a DC (offset) voltage component. For now, assume that the input signal is a stationary signal. Let the amplitude of the AC component be denoted as V<highlight><subscript>ac </subscript></highlight>and the DC voltage be denoted as V<highlight><subscript>dc</subscript></highlight>. (The DC offset voltage may be viewed as an average voltage, or in the case of quasi-stationary signals, a local time-average voltage.) Then MOSFET <highlight><bold>502</bold></highlight> turns ON in response to the input signal, where terminal <highlight><bold>508</bold></highlight> acts as a drain and terminal <highlight><bold>512</bold></highlight> acts as a source to nMOSFET <highlight><bold>502</bold></highlight>. Output port <highlight><bold>510</bold></highlight> (and terminal <highlight><bold>512</bold></highlight> since port <highlight><bold>510</bold></highlight> and terminal <highlight><bold>512</bold></highlight> have the same potential) will charge up to V<highlight><subscript>dc</subscript></highlight>&plus;V<highlight><subscript>ac</subscript></highlight>&minus;V<highlight><subscript>th</subscript></highlight>, where V<highlight><subscript>th </subscript></highlight>is the threshold voltage of nMOSFET <highlight><bold>502</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Once output port <highlight><bold>510</bold></highlight> is charged to V<highlight><subscript>dc</subscript></highlight>&plus;V<highlight><subscript>ac</subscript></highlight>&minus;V<highlight><subscript>th</subscript></highlight>, then nMOSFET <highlight><bold>502</bold></highlight> is in its sub-threshold region. Suppose the input voltage were now to decrease (e.g., it is non-stationary). Viewing terminal <highlight><bold>512</bold></highlight> as the drain and terminal <highlight><bold>508</bold></highlight> as the source to nMOSFET <highlight><bold>502</bold></highlight>, it is seen that the gate-to-source voltage is zero. In that case, nMOSFET <highlight><bold>502</bold></highlight> is not turned ON. However, there is leakage (or sub-threshold) current that flows through nMOSFET <highlight><bold>502</bold></highlight>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Note that once the voltage at terminal <highlight><bold>512</bold></highlight> reaches V<highlight><subscript>dc</subscript></highlight>&plus;V<highlight><subscript>ac</subscript></highlight>&minus;V<highlight><subscript>th</subscript></highlight>, it will continue to increase with sub-threshold currents whenever the input voltage is higher than the output voltage. That is, it will charge up with sub-threshold currents defined by a gate-to-source voltage V<highlight><subscript>gs </subscript></highlight>where 0&lt;V<highlight><subscript>gs</subscript></highlight>&lt;V<highlight><subscript>th</subscript></highlight>. Then, whenever the input voltage is lower than the output voltage, the output terminal will be discharged by sub-threshold currents defined by a gate-to-source voltage of zero. Thus, the output voltage will converge to a local time-average maximum of the input signal, which will be the condition for which charging and discharging will occur with sub-threshold currents defined by gate-to-source voltages equal to zero. (For some communication applications, where V<highlight><subscript>ac </subscript></highlight>may be on the order of a few mV, this local time-average maximum value may be used as an approximate measure of the DC offset voltage.) </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Variations in the input signal at input port <highlight><bold>508</bold></highlight> are tracked as fast as the leakage currents will allow. The embodiment of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> takes advantage of sub-micron CMOS process technology, where the sub-threshold current may be in excess of 1 micro ampere per micron of device width. Such sub-threshold current may allow for tracking input signal voltages at millisecond rates. The tracking rate may be controlled to be slower by adjusting the device length at minimum width. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> With leakage current flowing through nMOSFET <highlight><bold>502</bold></highlight>, the effective resistance of nMOSFET <highlight><bold>502</bold></highlight> is higher than when nMOSFET <highlight><bold>502</bold></highlight> is ON, and the effective RC time constant for the combination of nMOSFET <highlight><bold>502</bold></highlight> and parasitic capacitor <highlight><bold>504</bold></highlight> may be made sufficiently large without requiring large capacitance. Input port <highlight><bold>508</bold></highlight> and output port <highlight><bold>510</bold></highlight> will switch between source and drain functionality, depending upon the relative polarities of input and output ports <highlight><bold>508</bold></highlight> and <highlight><bold>510</bold></highlight>, allowing the circuit of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> to track a non-stationary (time varying) input signal via leakage currents through nMOSFET <highlight><bold>502</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Note that V<highlight><subscript>dc</subscript></highlight>&plus;V<highlight><subscript>ac </subscript></highlight>is the peak of a stationary input signal, so that the voltage V<highlight><subscript>dc</subscript></highlight>&plus;V<highlight><subscript>ac</subscript></highlight>&minus;V<highlight><subscript>th </subscript></highlight>is indicative of the maximum or peak. As described above, the circuit of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> tracks non-stationary signals, in which case V<highlight><subscript>dc</subscript></highlight>&plus;V<highlight><subscript>ac </subscript></highlight>may be considered a local time-average maximum, so that the circuit of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> provides a voltage indicate of a local time-average maximum of the input signal. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> Another embodiment is shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, where sub-threshold currents discharge node <highlight><bold>604</bold></highlight> if the gate-to-source voltage V<highlight><subscript>gs </subscript></highlight>of nMOSFET <highlight><bold>602</bold></highlight> is greater than zero, V<highlight><subscript>gs</subscript></highlight>&gt;0, and charge node <highlight><bold>604</bold></highlight> if V<highlight><subscript>gs</subscript></highlight>&equals;0, thus providing a local time-average minimum voltage detection function as now described. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the gate of nMOSFET <highlight><bold>602</bold></highlight> is connected to terminal <highlight><bold>604</bold></highlight>, which serves as output port <highlight><bold>606</bold></highlight>. Terminal <highlight><bold>608</bold></highlight> of nMOSFET <highlight><bold>602</bold></highlight> serves as an input port to the circuit. Consider the same initial state as considered for the circuit of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, where output port <highlight><bold>606</bold></highlight> is assumed to be at ground (substrate) potential and Output Network <highlight><bold>610</bold></highlight> is capacitive in nature. At input port <highlight><bold>608</bold></highlight> let there be provided an input signal comprising an AC signal component with amplitude V<highlight><subscript>ac </subscript></highlight>and a DC offset (average) voltage V<highlight><subscript>dc</subscript></highlight>. Then, terminal <highlight><bold>608</bold></highlight> may be considered the drain and terminal <highlight><bold>604</bold></highlight> may be considered the source. In that case, the gate-to-source voltage is zero and nMOSFET <highlight><bold>602</bold></highlight> is in its sub-threshold condition so that leakage current flows, and output node <highlight><bold>606</bold></highlight> charges. If the input voltage were to rapidly decrease more than V<highlight><subscript>th </subscript></highlight>below the gate voltage, then nMOSFET <highlight><bold>602</bold></highlight> will turn ON and conduct current to discharge terminal <highlight><bold>604</bold></highlight>. In this way, output node <highlight><bold>606</bold></highlight> will track the local time-average minimum of the input voltage to input port <highlight><bold>608</bold></highlight>. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Another embodiment is shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, where charging and discharging sub-threshold currents balance each other to provide a local time-average voltage detection function (DC offset detection), which is now described. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> comprises a pair of sub-threshold active elements, nMOSFET <highlight><bold>702</bold></highlight> and nMOSFET <highlight><bold>704</bold></highlight>, for providing local time averaging. The gate of nMOSFET <highlight><bold>704</bold></highlight> is connected to one of its terminals, <highlight><bold>706</bold></highlight>, which is also connected to terminal <highlight><bold>708</bold></highlight> of nMOSFET <highlight><bold>702</bold></highlight>. The gate of nMOSFET <highlight><bold>702</bold></highlight> is connected to terminal <highlight><bold>710</bold></highlight> of nMOSFET <highlight><bold>704</bold></highlight> and to one of its terminals, <highlight><bold>716</bold></highlight>. Terminal <highlight><bold>710</bold></highlight> of nMOSFET <highlight><bold>704</bold></highlight> and terminal <highlight><bold>716</bold></highlight> of nMOSFET <highlight><bold>702</bold></highlight> are also connected to input port <highlight><bold>714</bold></highlight>. Capacitor <highlight><bold>712</bold></highlight> is connected to terminal <highlight><bold>708</bold></highlight>. The DC offset voltage is taken as the capacitor voltage, and is provided by DC Offset Correction <highlight><bold>720</bold></highlight> to Input Stage <highlight><bold>718</bold></highlight> where it is cancelled or subtracted from the input signal provided to input port <highlight><bold>714</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Assume that terminal <highlight><bold>708</bold></highlight> is initially at ground potential, and applied to input port <highlight><bold>714</bold></highlight> is an input signal comprising an AC voltage component with amplitude V<highlight><subscript>ac </subscript></highlight>and a DC offset (average) component with voltage V<highlight><subscript>dc</subscript></highlight>. Then nMOSFET <highlight><bold>702</bold></highlight> turns ON and charges capacitor <highlight><bold>712</bold></highlight> up to V<highlight><subscript>dc</subscript></highlight>&minus;V<highlight><subscript>th</subscript></highlight>, where V<highlight><subscript>th </subscript></highlight>is the threshold voltage of nMOSFET <highlight><bold>702</bold></highlight>. During this initial charging period, terminal <highlight><bold>716</bold></highlight> of nMOSFET <highlight><bold>702</bold></highlight> acts as a drain and terminal <highlight><bold>708</bold></highlight> acts as a source to nMOSFET <highlight><bold>702</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> After charging capacitor <highlight><bold>712</bold></highlight> to V<highlight><subscript>dc</subscript></highlight>&minus;V<highlight><subscript>th</subscript></highlight>, nMOSFET <highlight><bold>702</bold></highlight> will be in its sub-threshold region and will provide leakage current to capacitor <highlight><bold>712</bold></highlight>, with the gate-to-source voltage of nMOSFET <highlight><bold>702</bold></highlight> greater than zero. Denote the voltage at terminal <highlight><bold>708</bold></highlight> as V<highlight><subscript>0 </subscript></highlight>(which is the same as the voltage on capacitor <highlight><bold>712</bold></highlight>). If V<highlight><subscript>0</subscript></highlight>&equals;V<highlight><subscript>dc </subscript></highlight>and the excursions of the input signal voltage about V<highlight><subscript>dc </subscript></highlight>have peak values less than V<highlight><subscript>th </subscript></highlight>(e.g., V<highlight><subscript>ac</subscript></highlight>&lt;V<highlight><subscript>th</subscript></highlight>), then it is seen that the charge provided to capacitor <highlight><bold>712</bold></highlight> during positive excursions of the input signal voltage about V<highlight><subscript>dc </subscript></highlight>and the charge removed from capacitor <highlight><bold>712</bold></highlight> during negative excursions of the input signal voltage about V<highlight><subscript>dc </subscript></highlight>each occur while nMOSFET <highlight><bold>702</bold></highlight> and nMOSFET <highlight><bold>704</bold></highlight> are in their sub-threshold regions. During charging, nMOSFET <highlight><bold>702</bold></highlight> has sub-threshold currents with its gate-to-source voltage greater than zero, and at the same time nMOSFET <highlight><bold>704</bold></highlight> charges with sub-threshold currents with its gate-to-source voltage at zero. During discharging, these roles are reversed, and nMOSFET <highlight><bold>702</bold></highlight> discharges with sub-threshold currents with its gate-to-source voltage at zero, and nMOSFET <highlight><bold>704</bold></highlight> discharges node <highlight><bold>708</bold></highlight> with sub-threshold currents with its gate-to-source voltage greater than zero. Because of this symmetry, it is seen that the steady state voltage of capacitor <highlight><bold>712</bold></highlight> is the DC offset voltage V<highlight><subscript>dc</subscript></highlight>. The steady state voltage will tend to track V<highlight><subscript>dc </subscript></highlight>if it varies. Thus, the circuit of <cross-reference target="DRAWINGS">FIG. 7</cross-reference> provides a local time-average of the input signal. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> In contrast with the circuits of <cross-reference target="DRAWINGS">FIGS. 5</cross-reference>. and <highlight><bold>6</bold></highlight>, the circuit of <cross-reference target="DRAWINGS">FIG. 7</cross-reference> may provide a more accurate measure of the time-average (DC offset voltage) of the input signal. This accuracy may be limited by the sub-threshold current mismatch between nMOSFETs <highlight><bold>702</bold></highlight> and <highlight><bold>704</bold></highlight>. This matching may be superior, in some cases, to the matching of passive devices in deep sub-micron CMOS process technology </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> As an example, for one particular 0.13 micron process technology, it is found that the steady state capacitor voltage tracks V<highlight><subscript>dc </subscript></highlight>when the positive and negative excursions of the input signal voltage about V<highlight><subscript>dc </subscript></highlight>are within 50 mV of V<highlight><subscript>th</subscript></highlight>. For this particular process, V<highlight><subscript>th </subscript></highlight>may likely be in the range of 200 mV, so that differential signals of up to 300 mV peak-to-peak may be accommodated. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Thus, the circuits of <cross-reference target="DRAWINGS">FIGS. 5, 6</cross-reference>, and <highlight><bold>7</bold></highlight> provide a set of structures that may be used for evaluating the waveform parameters of local time-average maximum, local time-average minimum, and local time-average DC offset across a wide range of input signal levels. For some future process technologies, leakage current may be in excess of 1 micro ampere per micron of device width. This leakage current allows input voltages to be tracked at sub millisecond rates. The tracking rate may be controlled to be as slow as desired by adjusting the active devices length at minimum width, thus mitigating the need for a large capacitor. It should be appreciated that these numerical values are representative of one particular process technology, and may vary depending upon the particular process technology used for an embodiment. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Various modifications may be made to the disclosed embodiments without departing from the scope of the invention as claimed below. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A circuit comprising: 
<claim-text>an input port having an input signal voltage; </claim-text>
<claim-text>an output port having an output voltage; and </claim-text>
<claim-text>a field-effect-transistor (FET) having a gate, a first terminal, and a second terminal; </claim-text>
<claim-text>wherein the gate and the first terminal are each connected to the input port, and the second terminal is connected to the output port so that the output voltage is indicative of a local time-average maximum of the input signal voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein in steady state the FET is coupled to operate in a sub-threshold region if the input signal voltage is stationary. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the FET has a device width, wherein the FET has a leakage current in excess of 1 micro ampere per micron of device width. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A method to provide an output voltage indicative of a local time-average maximum of an input signal voltage, the method comprising: 
<claim-text>providing a field-effect transistor (FET) having a gate, a first terminal, and a second terminal, wherein the gate and the first terminal are each connected to an input port, and the second terminal is connected to an output port; </claim-text>
<claim-text>providing the input signal voltage to the input port; and </claim-text>
<claim-text>sampling the output voltage at the output port. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method as set forth in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the FET has a leakage current in excess of 1 micro ampere per micron of device width. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A circuit to provide direct current (DC) offset correction to an input signal voltage, the circuit comprising: 
<claim-text>an input port having the input signal voltage; </claim-text>
<claim-text>a field-effect-transistor (FET) having a gate, a first terminal, and a second terminal, wherein the gate and the first terminal are each connected to the input port, wherein the second terminal has a DC offset correction voltage; and </claim-text>
<claim-text>a DC offset correction unit responsive to the DC offset correction voltage to subtract the DC offset correction voltage from the input signal voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A circuit comprising: 
<claim-text>an input port having an input signal voltage; </claim-text>
<claim-text>an output port having an output voltage; and </claim-text>
<claim-text>a field-effect-transistor (FET) having a gate, a first terminal, and a second terminal; </claim-text>
<claim-text>wherein the first terminal is connected to the input port, and the gate and the second terminal are each connected to the output port so that the output voltage is indicative of a local time-average minimum of the input signal voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein in steady state the FET is coupled to operate in a sub-threshold region if the average voltage is stationary. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the FET has a device width, wherein the FET has a leakage current in excess of I micro ampere per micron of device width. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A method to provide an output voltage indicative of a local time-average minimum of an input signal voltage, the method comprising: 
<claim-text>providing a field-effect transistor (FET) having a gate, a first terminal, and a second terminal, wherein the first terminal is connected to an input port, and the gate and the second terminal are each connected to an output port; </claim-text>
<claim-text>providing the input signal voltage to the input port; and </claim-text>
<claim-text>sampling the output voltage at the output port. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method as set forth in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein the FET has a leakage current in excess of 1 micro ampere per micron of device width. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A circuit to provide direct current (DC) offset correction to an input signal voltage, the circuit comprising: 
<claim-text>an input port having the input signal voltage; </claim-text>
<claim-text>a field-effect-transistor (FET) having a gate, a first terminal, and a second terminal, wherein the first terminal is connected to the input port, wherein the gate and the second terminal are connected to each other and have a DC offset correction voltage; and </claim-text>
<claim-text>a DC offset correction unit responsive to the DC offset correction voltage to subtract the DC offset correction voltage from the input signal voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A circuit comprising: 
<claim-text>an input port; </claim-text>
<claim-text>an output port; </claim-text>
<claim-text>a first field-effect-transistor (FET) having a first terminal connected to the input port, a second terminal connected to the output port, and a gate connected to the input port; and </claim-text>
<claim-text>a second FET having a first terminal connected to the output port, a gate connected to the output port, and a second terminal connected to the gate of the first FET. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the first FET has a device width, wherein the first FET has a leakage current in excess of 1 micro ampere per micron of device width of the first FET. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein the second FET has a device width, wherein the second FET has a leakage current in excess of 1 micro ampere per micron of device width of the second FET. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, the input port having an input signal voltage, the output port having an output voltage, the circuit further comprising a direct current (DC) offset correction unit responsive to the output voltage to subtract the output voltage from the input signal voltage. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, the input port having an input signal voltage, the output port having an output voltage, the circuit further comprising a direct current (DC) offset correction unit responsive to the output voltage to subtract the output voltage from the input signal voltage. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, further comprising a capacitor connected to the output port. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The circuit as set forth in <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, further comprising a capacitor connected to the output port. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. A method to provide a local time-average of an input signal voltage, the method comprising: 
<claim-text>providing the input signal voltage to an input port; </claim-text>
<claim-text>providing a first field-effect-transistor (FET) having a gate connected to the input port, a first terminal connected to the input port, and a second terminal connected to an output port; </claim-text>
<claim-text>providing a second FET having a gate connected to the output port, a first terminal connected to the output port, and a second terminal connected to the gate of the first FET; and </claim-text>
<claim-text>sampling the average voltage at the output port. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The method as set forth in claim <highlight><bold>20</bold></highlight>, her comprising providing a capacitor connected to the output port.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>5</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001654A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001654A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001654A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001654A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001654A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
