{"version":"1.1.0","info":[["/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",[[[[[["sram_6t_cell",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[21,0]],[[["wl",[[1,4],[1,17]],[[1,15],[1,17]],["sram_6t_cell"],["port","wire"]],["bl",[[2,4],[2,17]],[[2,15],[2,17]],["sram_6t_cell"],["port","wire"]],["blb",[[3,4],[3,18]],[[3,15],[3,18]],["sram_6t_cell"],["port","wire"]],["data",[[7,4],[7,12]],[[7,8],[7,12]],["sram_6t_cell"],["variable","reg"]]]]],[[["sram_bank",[[22,0],[28,2]],[[22,7],[22,16]],[],["module"]],[78,0]],[[["clk",[[23,4],[23,18]],[[23,15],[23,18]],["sram_bank"],["port","wire"]],["csb",[[24,4],[24,18]],[[24,15],[24,18]],["sram_bank"],["port","wire"]],["web",[[25,4],[25,18]],[[25,15],[25,18]],["sram_bank"],["port","wire"]],["addr",[[26,4],[26,35]],[[26,31],[26,35]],["sram_bank"],["port","wire"]],["data",[[27,4],[27,35]],[[27,31],[27,35]],["sram_bank"],["port","wire"]],["ROWS",[[30,4],[30,25]],[[30,14],[30,18]],["sram_bank"],["parameter"]],["COLS",[[31,4],[31,25]],[[31,14],[31,18]],["sram_bank"],["parameter"]],["wordlines",[[34,4],[34,29]],[[34,20],[34,29]],["sram_bank"],["variable","wire"]],["bitlines",[[35,4],[35,28]],[[35,20],[35,28]],["sram_bank"],["variable","wire"]],["bitlines_bar",[[36,4],[36,32]],[[36,20],[36,32]],["sram_bank"],["variable","wire"]],["row_addr",[[39,4],[39,23]],[[39,15],[39,23]],["sram_bank"],["variable","wire"]],["col_addr",[[40,4],[40,23]],[[40,15],[40,23]],["sram_bank"],["variable","wire"]],["u_decoder",[[46,4],[49,5]],[[46,52],[46,61]],["sram_bank"],["instance","decoder"]],["i",[[52,4],[52,12]],[[52,11],[52,12]],["sram_bank"],["variable","genvar"]],["j",[[52,4],[52,15]],[[52,14],[52,15]],["sram_bank"],["variable","i"]],["u_sram_cell",[[56,16],[60,17]],[[56,29],[56,40]],["sram_bank"],["instance","sram_6t_cell"]]]]],[[["SRAM",[[80,0],[92,2]],[[80,7],[80,11]],[],["module"]],[166,0]],[[["ADDR_WIDTH",[[81,4],[81,28]],[[81,14],[81,24]],["SRAM"],["parameter-port","parameter"]],["DATA_WIDTH",[[82,4],[82,29]],[[82,14],[82,24]],["SRAM"],["parameter-port","parameter"]],["MEM_DEPTH",[[83,4],[83,29]],[[83,14],[83,23]],["SRAM"],["parameter-port","parameter"]],["clk",[[85,4],[85,18]],[[85,15],[85,18]],["SRAM"],["port","wire"]],["rst_n",[[86,4],[86,20]],[[86,15],[86,20]],["SRAM"],["port","wire"]],["cs_n",[[87,4],[87,19]],[[87,15],[87,19]],["SRAM"],["port","wire"]],["we_n",[[88,4],[88,19]],[[88,15],[88,19]],["SRAM"],["port","wire"]],["addr",[[89,4],[89,36]],[[89,32],[89,36]],["SRAM"],["port","wire"]],["data",[[90,4],[90,36]],[[90,32],[90,36]],["SRAM"],["port","wire"]],["ready",[[91,4],[91,21]],[[91,16],[91,21]],["SRAM"],["port","wire"]],["read_data",[[95,4],[95,35]],[[95,26],[95,35]],["SRAM"],["variable","wire"]],["write_data",[[95,4],[95,47]],[[95,37],[95,47]],["SRAM"],["variable","read_data"]],["decoded_addr",[[96,4],[96,37]],[[96,25],[96,37]],["SRAM"],["variable","wire"]],["precharge",[[97,4],[97,18]],[[97,9],[97,18]],["SRAM"],["variable","wire"]],["sense_en",[[97,4],[97,28]],[[97,20],[97,28]],["SRAM"],["variable","precharge"]],["write_en",[[97,4],[97,38]],[[97,30],[97,38]],["SRAM"],["variable","sense_en"]],["corrected_data",[[98,4],[98,40]],[[98,26],[98,40]],["SRAM"],["variable","wire"]],["ecc_error",[[99,4],[99,18]],[[99,9],[99,18]],["SRAM"],["variable","wire"]],["addr_decoder",[[102,4],[105,5]],[[102,69],[102,81]],["SRAM"],["instance","AddressDecoder"]],["mem_array",[[108,4],[114,5]],[[108,66],[108,75]],["SRAM"],["instance","MemoryArray"]],["sense_amp",[[117,4],[122,5]],[[117,46],[117,55]],["SRAM"],["instance","SenseAmplifier"]],["write_driver",[[125,4],[130,5]],[[125,43],[125,55]],["SRAM"],["instance","WriteDriver"]],["precharge_circuit",[[133,4],[136,5]],[[133,21],[133,38]],["SRAM"],["instance","PrechargeCircuit"]],["ctrl_logic",[[139,4],[148,5]],[[139,17],[139,27]],["SRAM"],["instance","ControlLogic"]],["io_buffer",[[151,4],[157,5]],[[151,40],[151,49]],["SRAM"],["instance","IOBuffer"]],["clk_gen",[[160,4],[163,5]],[[160,19],[160,26]],["SRAM"],["instance","ClockGenerator"]]]]],[[["AddressDecoder",[[168,0],[171,2]],[[168,7],[168,21]],[],["module"]],[174,0]],[[["ADDR_WIDTH",[[168,24],[168,48]],[[168,34],[168,44]],["AddressDecoder"],["parameter-port","parameter"]],["MEM_DEPTH",[[168,50],[168,65]],[[168,50],[168,59]],["AddressDecoder"],["parameter-port","ADDR_WIDTH"]],["addr",[[169,4],[169,36]],[[169,32],[169,36]],["AddressDecoder"],["port","wire"]],["decoded_addr",[[170,4],[170,44]],[[170,32],[170,44]],["AddressDecoder"],["port","wire"]]]]],[[["MemoryArray",[[175,0],[181,2]],[[175,7],[175,18]],[],["module"]],[184,0]],[[["DATA_WIDTH",[[175,21],[175,46]],[[175,31],[175,41]],["MemoryArray"],["parameter-port","parameter"]],["MEM_DEPTH",[[175,48],[175,63]],[[175,48],[175,57]],["MemoryArray"],["parameter-port","DATA_WIDTH"]],["clk",[[176,4],[176,18]],[[176,15],[176,18]],["MemoryArray"],["port","wire"]],["decoded_addr",[[177,4],[177,43]],[[177,31],[177,43]],["MemoryArray"],["port","wire"]],["write_data",[[178,4],[178,42]],[[178,32],[178,42]],["MemoryArray"],["port","wire"]],["write_en",[[179,4],[179,23]],[[179,15],[179,23]],["MemoryArray"],["port","wire"]],["read_data",[[180,4],[180,42]],[[180,33],[180,42]],["MemoryArray"],["port","wire"]]]]],[[["SenseAmplifier",[[185,0],[190,2]],[[185,7],[185,21]],[],["module"]],[193,0]],[[["DATA_WIDTH",[[185,24],[185,49]],[[185,34],[185,44]],["SenseAmplifier"],["parameter-port","parameter"]],["clk",[[186,4],[186,18]],[[186,15],[186,18]],["SenseAmplifier"],["port","wire"]],["sense_en",[[187,4],[187,23]],[[187,15],[187,23]],["SenseAmplifier"],["port","wire"]],["bitlines",[[188,4],[188,40]],[[188,32],[188,40]],["SenseAmplifier"],["port","wire"]],["out_data",[[189,4],[189,41]],[[189,33],[189,41]],["SenseAmplifier"],["port","wire"]]]]],[[["WriteDriver",[[194,0],[199,2]],[[194,7],[194,18]],[],["module"]],[202,0]],[[["DATA_WIDTH",[[194,21],[194,46]],[[194,31],[194,41]],["WriteDriver"],["parameter-port","parameter"]],["clk",[[195,4],[195,18]],[[195,15],[195,18]],["WriteDriver"],["port","wire"]],["write_en",[[196,4],[196,23]],[[196,15],[196,23]],["WriteDriver"],["port","wire"]],["in_data",[[197,4],[197,39]],[[197,32],[197,39]],["WriteDriver"],["port","wire"]],["out_data",[[198,4],[198,41]],[[198,33],[198,41]],["WriteDriver"],["port","wire"]]]]],[[["PrechargeCircuit",[[203,0],[206,2]],[[203,7],[203,23]],[],["module"]],[209,0]],[[["clk",[[204,4],[204,18]],[[204,15],[204,18]],["PrechargeCircuit"],["port","wire"]],["precharge",[[205,4],[205,25]],[[205,16],[205,25]],["PrechargeCircuit"],["port","wire"]]]]],[[["ControlLogic",[[210,0],[219,2]],[[210,7],[210,19]],[],["module"]],[222,0]],[[["clk",[[211,4],[211,18]],[[211,15],[211,18]],["ControlLogic"],["port","wire"]],["rst_n",[[212,4],[212,20]],[[212,15],[212,20]],["ControlLogic"],["port","wire"]],["cs_n",[[213,4],[213,19]],[[213,15],[213,19]],["ControlLogic"],["port","wire"]],["we_n",[[214,4],[214,19]],[[214,15],[214,19]],["ControlLogic"],["port","wire"]],["precharge",[[215,4],[215,25]],[[215,16],[215,25]],["ControlLogic"],["port","wire"]],["sense_en",[[216,4],[216,24]],[[216,16],[216,24]],["ControlLogic"],["port","wire"]],["write_en",[[217,4],[217,24]],[[217,16],[217,24]],["ControlLogic"],["port","wire"]],["ready",[[218,4],[218,21]],[[218,16],[218,21]],["ControlLogic"],["port","wire"]]]]],[[["IOBuffer",[[223,0],[229,2]],[[223,7],[223,15]],[],["module"]],[232,0]],[[["DATA_WIDTH",[[223,18],[223,43]],[[223,28],[223,38]],["IOBuffer"],["parameter-port","parameter"]],["clk",[[224,4],[224,18]],[[224,15],[224,18]],["IOBuffer"],["port","wire"]],["read_data",[[225,4],[225,41]],[[225,32],[225,41]],["IOBuffer"],["port","wire"]],["write_data",[[226,4],[226,42]],[[226,32],[226,42]],["IOBuffer"],["port","wire"]],["we_n",[[227,4],[227,19]],[[227,15],[227,19]],["IOBuffer"],["port","wire"]],["data",[[228,4],[228,36]],[[228,32],[228,36]],["IOBuffer"],["port","wire"]]]]],[[["ECCModule",[[233,0],[237,2]],[[233,7],[233,16]],[],["module"]],[240,0]],[[["DATA_WIDTH",[[233,19],[233,44]],[[233,29],[233,39]],["ECCModule"],["parameter-port","parameter"]],["in_data",[[234,4],[234,39]],[[234,32],[234,39]],["ECCModule"],["port","wire"]],["out_data",[[235,4],[235,41]],[[235,33],[235,41]],["ECCModule"],["port","wire"]],["error",[[236,4],[236,21]],[[236,16],[236,21]],["ECCModule"],["port","wire"]]]]],[[["BISTModule",[[241,0],[246,2]],[[241,7],[241,17]],[],["module"]],[249,0]],[[["clk",[[242,4],[242,18]],[[242,15],[242,18]],["BISTModule"],["port","wire"]],["rst_n",[[243,4],[243,20]],[[243,15],[243,20]],["BISTModule"],["port","wire"]],["start_test",[[244,4],[244,25]],[[244,15],[244,25]],["BISTModule"],["port","wire"]],["test_result",[[245,4],[245,27]],[[245,16],[245,27]],["BISTModule"],["port","wire"]]]]],[[["PowerManagement",[[250,0],[254,2]],[[250,7],[250,22]],[],["module"]],[257,0]],[[["clk",[[251,4],[251,18]],[[251,15],[251,18]],["PowerManagement"],["port","wire"]],["rst_n",[[252,4],[252,20]],[[252,15],[252,20]],["PowerManagement"],["port","wire"]],["power_down",[[253,4],[253,25]],[[253,15],[253,25]],["PowerManagement"],["port","wire"]]]]],[[["ClockGenerator",[[258,0],[261,2]],[[258,7],[258,21]],[],["module"]],[263,9]],[[["clk_in",[[259,4],[259,21]],[[259,15],[259,21]],["ClockGenerator"],["port","wire"]],["clk_out",[[260,4],[260,23]],[[260,16],[260,23]],["ClockGenerator"],["port","wire"]]]]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/dut/srambank_128x256_6t.sv",[[],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_env.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_env.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_packet.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_packet.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",[[[[[["sram_package",[[0,0],[0,21]],[[0,8],[0,20]],[],["package"]],[15,10]],[[["COV_ENABLE",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[0,14],[0,24]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[0,14],[0,24]]],["sram_package"],["enum_member","#AnonymousEnum0"]],["COV_DISABLE",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[0,26],[0,37]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[0,26],[0,37]]],["sram_package"],["enum_member","#AnonymousEnum0"]],["cover_t",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[0,0],[0,47]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[0,39],[0,46]]],["sram_package"],["typedef","#AnonymousEnum0"]]],[["uvm_pkg",["*"]]],[[[["sram_interface",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[0,0],[3,2]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[0,10],[0,24]]],["sram_package"],["interface"]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[6,16]]],[[["clk",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[1,2],[1,17]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[1,14],[1,17]]],["sram_package","sram_interface"],["port","logic"]],["rstn",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[2,2],[2,18]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[2,14],[2,18]]],["sram_package","sram_interface"],["port","logic"]],["addr",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[5,2],[5,20]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[5,16],[5,20]]],["sram_package","sram_interface"],["variable","logic"]],["din",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[6,2],[6,19]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[6,16],[6,19]]],["sram_package","sram_interface"],["variable","logic"]],["dout",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[7,2],[7,20]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[7,16],[7,20]]],["sram_package","sram_interface"],["variable","logic"]],["we",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[8,2],[8,10]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[8,8],[8,10]]],["sram_package","sram_interface"],["variable","logic"]],["valid_tx",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[11,2],[11,16]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[11,8],[11,16]]],["sram_package","sram_interface"],["variable","logic"]]],[],[[[["sram_reset",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[13,2],[13,19]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[13,7],[13,17]]],["sram_package","sram_interface"],["task"]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[19,8]]],[]],[[["write_to_sram",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[21,2],[25,3]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[21,7],[21,20]]],["sram_package","sram_interface"],["task"]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[35,8]]],[[["address",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[22,4],[22,30]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[22,23],[22,30]]],["sram_package","sram_interface","write_to_sram"],["port","logic"]],["datain",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[23,4],[23,30]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[23,24],[23,30]]],["sram_package","sram_interface","write_to_sram"],["port","logic"]],["write_enable",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[24,4],[24,26]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[24,14],[24,26]]],["sram_package","sram_interface","write_to_sram"],["port","bit"]]]]],[[["read_from_sram",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[37,2],[40,3]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[37,7],[37,21]]],["sram_package","sram_interface"],["task"]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[50,8]]],[[["address",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[38,4],[38,30]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[38,23],[38,30]]],["sram_package","sram_interface","read_from_sram"],["port","logic"]],["data_out",["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[39,4],[39,33]]],["file:///home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",[[39,25],[39,33]]],["sram_package","sram_interface","read_from_sram"],["port","logic"]]]]]]]]]]]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_packet.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_sequencer.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_seqs.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_driver.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent_config.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv","/home/shadow-monarch/projects/sram_uvc/sv/sram_env.sv"]],["uvm_pkg","sram_packet","sram_tx_monitor","sram_tx_sequencer","sram_tx_driver"],0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent_config.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent_config.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_driver.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_driver.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_seqs.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_seqs.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_sequencer.sv",[[null,[],null,null,[["/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_sequencer.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shadow-monarch/projects/sram_uvc/tb/sram_tb.sv",[[],null,0]],["/home/shadow-monarch/projects/sram_uvc/tb/sram_test_lib.sv",[[],null,0]],["/home/shadow-monarch/projects/sram_uvc/tb/tb_top.sv",[[],null,0]]]}