target = "xilinx" 
action = "simulation" 


modules =  {"local" : ["../HDL","../HDL/verilog_tb"]}
