Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 21 18:31:34 2021
| Host         : Allen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FitBit_timing_summary_routed.rpt -pb FitBit_timing_summary_routed.pb -rpx FitBit_timing_summary_routed.rpx -warn_on_violation
| Design       : FitBit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: display/slowerclk/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.748     -611.359                    115                 1364        0.086        0.000                      0                 1364        4.500        0.000                       0                   711  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.748     -611.359                    115                 1364        0.086        0.000                      0                 1364        4.500        0.000                       0                   711  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          115  Failing Endpoints,  Worst Slack       -9.748ns,  Total Violation     -611.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.748ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.800ns  (logic 8.401ns (42.429%)  route 11.399ns (57.571%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.036    24.768    generator/seconds_reg[31]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I1_O)        0.124    24.892 r  generator/seconds[6]_i_1/O
                         net (fo=1, routed)           0.000    24.892    generator/seconds0[6]
    SLICE_X60Y24         FDRE                                         r  generator/seconds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.501    14.842    generator/CLK_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  generator/seconds_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.077    15.144    generator/seconds_reg[6]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -24.892    
  -------------------------------------------------------------------
                         slack                                 -9.748    

Slack (VIOLATED) :        -9.743ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.755ns  (logic 8.401ns (42.526%)  route 11.354ns (57.474%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.991    24.723    generator/seconds_reg[31]_i_5_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124    24.847 r  generator/seconds[15]_i_1/O
                         net (fo=1, routed)           0.000    24.847    generator/seconds0[15]
    SLICE_X62Y20         FDRE                                         r  generator/seconds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.508    14.849    generator/CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  generator/seconds_reg[15]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDRE (Setup_fdre_C_D)        0.031    15.105    generator/seconds_reg[15]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -24.847    
  -------------------------------------------------------------------
                         slack                                 -9.743    

Slack (VIOLATED) :        -9.741ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.797ns  (logic 8.401ns (42.436%)  route 11.396ns (57.564%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          1.033    24.765    generator/seconds_reg[31]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I1_O)        0.124    24.889 r  generator/seconds[8]_i_1/O
                         net (fo=1, routed)           0.000    24.889    generator/seconds0[8]
    SLICE_X60Y24         FDRE                                         r  generator/seconds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.501    14.842    generator/CLK_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  generator/seconds_reg[8]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.081    15.148    generator/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -24.889    
  -------------------------------------------------------------------
                         slack                                 -9.741    

Slack (VIOLATED) :        -9.736ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.742ns  (logic 8.401ns (42.554%)  route 11.341ns (57.446%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.978    24.710    generator/seconds_reg[31]_i_5_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    24.834 r  generator/seconds[0]_i_1/O
                         net (fo=1, routed)           0.000    24.834    generator/seconds0[0]
    SLICE_X58Y24         FDRE                                         r  generator/seconds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.501    14.842    generator/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  generator/seconds_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.031    15.098    generator/seconds_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -24.834    
  -------------------------------------------------------------------
                         slack                                 -9.736    

Slack (VIOLATED) :        -9.734ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.738ns  (logic 8.401ns (42.562%)  route 11.337ns (57.438%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.974    24.706    generator/seconds_reg[31]_i_5_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    24.830 r  generator/seconds[11]_i_1/O
                         net (fo=1, routed)           0.000    24.830    generator/seconds0[11]
    SLICE_X58Y24         FDRE                                         r  generator/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.501    14.842    generator/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  generator/seconds_reg[11]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.029    15.096    generator/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -24.830    
  -------------------------------------------------------------------
                         slack                                 -9.734    

Slack (VIOLATED) :        -9.712ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.717ns  (logic 8.401ns (42.607%)  route 11.317ns (57.393%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.954    24.686    generator/seconds_reg[31]_i_5_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I1_O)        0.124    24.810 r  generator/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    24.810    generator/seconds0[4]
    SLICE_X61Y23         FDRE                                         r  generator/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.503    14.844    generator/CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  generator/seconds_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.029    15.098    generator/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -24.810    
  -------------------------------------------------------------------
                         slack                                 -9.712    

Slack (VIOLATED) :        -9.683ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.693ns  (logic 8.401ns (42.660%)  route 11.292ns (57.340%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.929    24.661    generator/seconds_reg[31]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124    24.785 r  generator/seconds[22]_i_1/O
                         net (fo=1, routed)           0.000    24.785    generator/seconds0[22]
    SLICE_X62Y21         FDRE                                         r  generator/seconds_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.507    14.848    generator/CLK_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  generator/seconds_reg[22]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.029    15.102    generator/seconds_reg[22]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -24.785    
  -------------------------------------------------------------------
                         slack                                 -9.683    

Slack (VIOLATED) :        -9.678ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.690ns  (logic 8.401ns (42.667%)  route 11.289ns (57.333%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.926    24.658    generator/seconds_reg[31]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124    24.782 r  generator/seconds[23]_i_1/O
                         net (fo=1, routed)           0.000    24.782    generator/seconds0[23]
    SLICE_X62Y21         FDRE                                         r  generator/seconds_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.507    14.848    generator/CLK_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  generator/seconds_reg[23]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.031    15.104    generator/seconds_reg[23]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -24.782    
  -------------------------------------------------------------------
                         slack                                 -9.678    

Slack (VIOLATED) :        -9.661ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.667ns  (logic 8.401ns (42.716%)  route 11.266ns (57.284%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.903    24.635    generator/seconds_reg[31]_i_5_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124    24.759 r  generator/seconds[10]_i_1/O
                         net (fo=1, routed)           0.000    24.759    generator/seconds0[10]
    SLICE_X59Y23         FDRE                                         r  generator/seconds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.503    14.844    generator/CLK_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  generator/seconds_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.029    15.098    generator/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -24.759    
  -------------------------------------------------------------------
                         slack                                 -9.661    

Slack (VIOLATED) :        -9.645ns  (required time - arrival time)
  Source:                 generator/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/seconds_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.656ns  (logic 8.401ns (42.740%)  route 11.255ns (57.260%))
  Logic Levels:           32  (CARRY4=23 LUT3=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.571     5.092    generator/CLK_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  generator/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     5.548 f  generator/ticks_reg[14]/Q
                         net (fo=51, routed)          1.032     6.580    generator/ticks_reg[14]
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.704 r  generator/seconds[3]_i_584/O
                         net (fo=2, routed)           0.873     7.577    generator/seconds[3]_i_584_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.962 r  generator/seconds_reg[3]_i_655/CO[3]
                         net (fo=1, routed)           0.000     7.962    generator/seconds_reg[3]_i_655_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  generator/seconds_reg[3]_i_575/CO[3]
                         net (fo=1, routed)           0.000     8.076    generator/seconds_reg[3]_i_575_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  generator/seconds_reg[3]_i_496/CO[3]
                         net (fo=1, routed)           0.000     8.190    generator/seconds_reg[3]_i_496_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.503 r  generator/seconds_reg[3]_i_432/O[3]
                         net (fo=3, routed)           1.085     9.588    generator/seconds_reg[3]_i_432_n_4
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.894 r  generator/seconds[3]_i_337/O
                         net (fo=1, routed)           0.480    10.375    generator/seconds[3]_i_337_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.925 r  generator/seconds_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.925    generator/seconds_reg[3]_i_258_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  generator/seconds_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.042    generator/seconds_reg[3]_i_185_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  generator/seconds_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    11.159    generator/seconds_reg[3]_i_112_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.276 r  generator/seconds_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    11.276    generator/seconds_reg[3]_i_71_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.599 r  generator/seconds_reg[3]_i_35/O[1]
                         net (fo=3, routed)           0.888    12.487    generator/seconds_reg[3]_i_35_n_6
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.306    12.793 r  generator/seconds[3]_i_18/O
                         net (fo=1, routed)           0.834    13.627    generator/seconds[3]_i_18_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.177 r  generator/seconds_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.177    generator/seconds_reg[3]_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.294 r  generator/seconds_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.294    generator/seconds_reg[3]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.513 f  generator/seconds_reg[7]_i_2/O[0]
                         net (fo=31, routed)          1.136    15.649    generator/seconds_reg[7]_i_2_n_7
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.321    15.970 r  generator/seconds[31]_i_565/O
                         net (fo=2, routed)           0.870    16.839    generator/seconds[31]_i_565_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    17.428 r  generator/seconds_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    17.428    generator/seconds_reg[31]_i_505_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.542 r  generator/seconds_reg[31]_i_455/CO[3]
                         net (fo=1, routed)           0.000    17.542    generator/seconds_reg[31]_i_455_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.656 r  generator/seconds_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    17.656    generator/seconds_reg[31]_i_405_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.770 r  generator/seconds_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.770    generator/seconds_reg[31]_i_340_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.884 r  generator/seconds_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    17.884    generator/seconds_reg[31]_i_286_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.197 r  generator/seconds_reg[31]_i_200/O[3]
                         net (fo=3, routed)           0.916    19.114    generator/seconds_reg[31]_i_200_n_4
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.306    19.420 r  generator/seconds[31]_i_281/O
                         net (fo=2, routed)           0.813    20.233    generator/seconds[31]_i_281_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.124    20.357 r  generator/seconds[31]_i_187/O
                         net (fo=2, routed)           0.699    21.056    generator/seconds[31]_i_187_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  generator/seconds[31]_i_191/O
                         net (fo=1, routed)           0.000    21.180    generator/seconds[31]_i_191_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.581 r  generator/seconds_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.581    generator/seconds_reg[31]_i_123_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.695 r  generator/seconds_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.695    generator/seconds_reg[31]_i_48_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.029 r  generator/seconds_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.737    22.765    generator/seconds_reg[31]_i_25_n_6
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.303    23.068 r  generator/seconds[31]_i_46/O
                         net (fo=1, routed)           0.000    23.068    generator/seconds[31]_i_46_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.618 r  generator/seconds_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.618    generator/seconds_reg[31]_i_16_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  generator/seconds_reg[31]_i_5/CO[3]
                         net (fo=32, routed)          0.892    24.624    generator/seconds_reg[31]_i_5_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124    24.748 r  generator/seconds[13]_i_1/O
                         net (fo=1, routed)           0.000    24.748    generator/seconds0[13]
    SLICE_X62Y20         FDRE                                         r  generator/seconds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         1.508    14.849    generator/CLK_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  generator/seconds_reg[13]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDRE (Setup_fdre_C_D)        0.029    15.103    generator/seconds_reg[13]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -24.748    
  -------------------------------------------------------------------
                         slack                                 -9.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 generator/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lastPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.346%)  route 0.232ns (52.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.553     1.436    generator/CLK_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  generator/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  generator/pulse_reg/Q
                         net (fo=3, routed)           0.232     1.833    generator/pulse
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  generator/lastPulse_i_1/O
                         net (fo=1, routed)           0.000     1.878    generator_n_1
    SLICE_X40Y29         FDRE                                         r  lastPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  lastPulse_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.091     1.791    lastPulse_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 over32/fastSecondsCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.554     1.437    over32/CLK_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  over32/fastSecondsCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  over32/fastSecondsCount_reg[6]/Q
                         net (fo=2, routed)           0.065     1.643    over32/secondsFastPace[6]
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.688 r  over32/disp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.688    over32_n_6
    SLICE_X50Y26         FDRE                                         r  disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  disp_reg[6]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 over32/fastSecondsCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.556     1.439    over32/CLK_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  over32/fastSecondsCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  over32/fastSecondsCount_reg[14]/Q
                         net (fo=2, routed)           0.065     1.645    over32/secondsFastPace[14]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.690 r  over32/disp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.690    over32_n_14
    SLICE_X50Y28         FDRE                                         r  disp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  disp_reg[14]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.121     1.573    disp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 over32/fastSecondsCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.553     1.436    over32/CLK_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  over32/fastSecondsCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  over32/fastSecondsCount_reg[2]/Q
                         net (fo=2, routed)           0.065     1.642    over32/secondsFastPace[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.687 r  over32/disp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.687    over32_n_2
    SLICE_X50Y25         FDSE                                         r  disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.821     1.948    CLK_IBUF_BUFG
    SLICE_X50Y25         FDSE                                         r  disp_reg[2]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         FDSE (Hold_fdse_C_D)         0.121     1.570    disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 over32/fastSecondsCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.554     1.437    over32/CLK_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  over32/fastSecondsCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  over32/fastSecondsCount_reg[7]/Q
                         net (fo=2, routed)           0.101     1.679    over32/secondsFastPace[7]
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.724 r  over32/disp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.724    over32_n_7
    SLICE_X50Y26         FDRE                                         r  disp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  disp_reg[7]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    disp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 over32/fastSecondsCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.556     1.439    over32/CLK_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  over32/fastSecondsCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  over32/fastSecondsCount_reg[15]/Q
                         net (fo=2, routed)           0.101     1.681    over32/secondsFastPace[15]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.726 r  over32/disp[15]_i_2/O
                         net (fo=1, routed)           0.000     1.726    over32_n_15
    SLICE_X50Y28         FDRE                                         r  disp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  disp_reg[15]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.121     1.573    disp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count_reg/Q
                         net (fo=1, routed)           0.054     1.632    count_reg_n_0
    SLICE_X46Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  fixedM[15]_i_2/O
                         net (fo=1, routed)           0.000     1.677    fixedM[15]_i_2_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.742 r  fixedM_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.742    fixedM0[15]
    SLICE_X46Y28         FDRE                                         r  fixedM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  fixedM_reg[15]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.134     1.584    fixedM_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 count_reg__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  count_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count_reg__3/Q
                         net (fo=3, routed)           0.066     1.644    count_reg__3_n_0
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.689 r  fixedM[12]_i_3/O
                         net (fo=1, routed)           0.000     1.689    fixedM[12]_i_3_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.754 r  fixedM_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.754    fixedM0[11]
    SLICE_X46Y27         FDRE                                         r  fixedM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.821     1.948    CLK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  fixedM_reg[11]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134     1.584    fixedM_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 count_reg__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  count_reg__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  count_reg__11/Q
                         net (fo=3, routed)           0.066     1.641    count_reg__11_n_0
    SLICE_X46Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.686 r  fixedM[4]_i_3/O
                         net (fo=1, routed)           0.000     1.686    fixedM[4]_i_3_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.751 r  fixedM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.751    fixedM0[3]
    SLICE_X46Y25         FDRE                                         r  fixedM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.818     1.945    CLK_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  fixedM_reg[3]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.134     1.581    fixedM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 count_reg__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fixedM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.552     1.435    CLK_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  count_reg__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  count_reg__7/Q
                         net (fo=3, routed)           0.066     1.642    count_reg__7_n_0
    SLICE_X46Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.687 r  fixedM[8]_i_3/O
                         net (fo=1, routed)           0.000     1.687    fixedM[8]_i_3_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.752 r  fixedM_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.752    fixedM0[7]
    SLICE_X46Y26         FDRE                                         r  fixedM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=714, routed)         0.819     1.946    CLK_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  fixedM_reg[7]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.134     1.582    fixedM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   count_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y22   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y26   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y3    generator/ticks_reg[9]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   generator/seconds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y4    generator/ticks_reg[16]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y4    generator/ticks_reg[18]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y3    generator/ticks_reg[11]_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y4    generator/ticks_reg[20]_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y9    generator/ticks_reg[7]_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    over32/secondsCount_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    over32/secondsCount_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    over32/secondsCount_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y2    generator/ticks_reg[5]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y2    generator/ticks_reg[7]_replica_1/C



