Timing Analyzer report for air_uart_top
Thu Dec  1 03:10:25 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; air_uart_top                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.4%      ;
;     Processors 3-4         ;   2.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; uart_bridge_core/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Dec  1 03:10:24 2022 ;
; peridot_air.sdc                                                   ; OK     ; Thu Dec  1 03:10:24 2022 ;
+-------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.13 MHz ; 88.13 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 8.653 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.451 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 15.985 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 3.325 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.737 ; 0.000                          ;
+----------+-------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.653 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.268     ;
; 8.704 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.209     ;
; 8.807 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 11.098     ;
; 8.849 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 11.091     ;
; 8.849 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 11.091     ;
; 8.941 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.980     ;
; 8.998 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.923     ;
; 9.007 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.927     ;
; 9.032 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.894     ;
; 9.069 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.852     ;
; 9.121 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.792     ;
; 9.128 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.790     ;
; 9.166 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.747     ;
; 9.212 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.709     ;
; 9.217 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.703     ;
; 9.295 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.639     ;
; 9.327 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.607     ;
; 9.365 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.548     ;
; 9.373 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 10.566     ;
; 9.385 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.555     ;
; 9.385 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.555     ;
; 9.395 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.539     ;
; 9.397 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 10.504     ;
; 9.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.528     ;
; 9.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.528     ;
; 9.407 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.527     ;
; 9.407 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.527     ;
; 9.475 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.451     ;
; 9.476 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.462     ;
; 9.476 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.462     ;
; 9.485 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.453     ;
; 9.485 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.453     ;
; 9.494 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.424     ;
; 9.494 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.424     ;
; 9.520 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.406     ;
; 9.524 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.399     ;
; 9.524 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.399     ;
; 9.527 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.400     ;
; 9.532 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.406     ;
; 9.532 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.406     ;
; 9.533 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.401     ;
; 9.536 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.399     ;
; 9.538 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 10.395     ;
; 9.557 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.366     ;
; 9.560 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.363     ;
; 9.570 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.350     ;
; 9.570 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.350     ;
; 9.570 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.350     ;
; 9.570 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.350     ;
; 9.570 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.350     ;
; 9.570 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.350     ;
; 9.570 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.343     ;
; 9.579 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.349     ;
; 9.579 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.349     ;
; 9.579 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.349     ;
; 9.579 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.349     ;
; 9.579 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.349     ;
; 9.579 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.349     ;
; 9.586 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 10.357     ;
; 9.623 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.296     ;
; 9.633 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 10.268     ;
; 9.647 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.269     ;
; 9.647 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.269     ;
; 9.654 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 10.282     ;
; 9.660 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 10.276     ;
; 9.662 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.272     ;
; 9.662 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.272     ;
; 9.663 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.281     ;
; 9.666 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.246     ;
; 9.666 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.246     ;
; 9.666 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.246     ;
; 9.666 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.246     ;
; 9.666 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.246     ;
; 9.666 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.246     ;
; 9.669 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.275     ;
; 9.671 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.275     ;
; 9.671 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.275     ;
; 9.693 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.241     ;
; 9.693 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.241     ;
; 9.698 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 10.228     ;
; 9.700 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.216     ;
; 9.703 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.213     ;
; 9.750 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.178     ;
; 9.751 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.163     ;
; 9.756 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.172     ;
; 9.761 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.173     ;
; 9.761 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.173     ;
; 9.764 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 10.137     ;
; 9.780 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[11]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 10.121     ;
; 9.783 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 10.154     ;
; 9.789 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[10]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 10.112     ;
; 9.791 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.144     ;
; 9.794 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.129     ;
; 9.794 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.129     ;
; 9.802 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.136     ;
; 9.802 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.136     ;
; 9.803 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.128     ;
; 9.803 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.128     ;
; 9.822 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 10.113     ;
; 9.825 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 10.081     ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                   ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                      ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                   ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                        ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.778      ;
; 0.491 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                                                                                      ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.784      ;
; 0.491 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.784      ;
; 0.498 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.792      ;
; 0.500 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.794      ;
; 0.502 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[8]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.794      ;
; 0.507 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[5]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.804      ;
; 0.518 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.810      ;
; 0.525 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.819      ;
; 0.527 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.821      ;
; 0.531 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.825      ;
; 0.533 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.827      ;
; 0.542 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.836      ;
; 0.551 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.844      ;
; 0.641 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.933      ;
; 0.644 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[5]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.936      ;
; 0.646 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.939      ;
; 0.647 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[2]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.940      ;
; 0.654 ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.949      ;
; 0.670 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.963      ;
; 0.675 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.968      ;
; 0.678 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.971      ;
; 0.688 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[0]                                                                 ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.981      ;
; 0.691 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.985      ;
; 0.697 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[1]                                                                 ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.991      ;
; 0.705 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.999      ;
; 0.706 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.000      ;
; 0.724 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.018      ;
; 0.727 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0                                                                   ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.022      ;
; 0.741 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.033      ;
; 0.745 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                                                                                      ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.042      ;
; 0.758 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.051      ;
; 0.760 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.053      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.944      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[10]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.944      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.944      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.947      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_endofpacket                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.947      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.938      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.938      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_ASSERT                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.938      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.938      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.938      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.947      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.947      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_startofpacket                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.947      ;
; 15.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.938      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.930      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.922      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.922      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.915      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.946      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.939      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.946      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.939      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.942      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.935      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.942      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.942      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.941      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.936      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.930      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.930      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.930      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.930      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.930      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.930      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.922      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.922      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.922      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.922      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.922      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.925      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.916      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.916      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.916      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.RETURN_PACKET                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.939      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_endofpacket                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.916      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.916      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.916      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.925      ;
; 15.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.925      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[13]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.325 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.623      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.620      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.620      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.613      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.621      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.620      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.620      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.620      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.620      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.620      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.614      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.614      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.614      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.614      ;
; 3.326 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.614      ;
; 3.327 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.635      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.648      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_endofpacket                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.648      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.642      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.647      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.648      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.648      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_startofpacket                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.648      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[8]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.604      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.604      ;
; 3.328 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.604      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.645      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.641      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.641      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.RETURN_PACKET                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.641      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.641      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.634      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.634      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.634      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.634      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.634      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.634      ;
; 3.329 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.634      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.646      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[10]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.646      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.646      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.644      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.644      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.644      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.638      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.638      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.638      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.640      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.640      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_ASSERT                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.640      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.640      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.640      ;
; 3.330 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.640      ;
; 3.331 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.640      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.099 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 94.87 MHz ; 94.87 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 9.459 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.400 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 16.273 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 2.983 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.749 ; 0.000                         ;
+----------+-------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.459  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 10.489     ;
; 9.459  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 10.489     ;
; 9.479  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.438     ;
; 9.485  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.444     ;
; 9.485  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.439     ;
; 9.723  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.206     ;
; 9.739  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.190     ;
; 9.750  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.179     ;
; 9.765  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.163     ;
; 9.771  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.164     ;
; 9.797  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 10.143     ;
; 9.920  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.004     ;
; 9.922  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.007     ;
; 9.934  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.995      ;
; 9.952  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.972      ;
; 9.956  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 9.989      ;
; 10.009 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.931      ;
; 10.012 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 9.903      ;
; 10.025 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.915      ;
; 10.036 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.904      ;
; 10.090 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.838      ;
; 10.090 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.838      ;
; 10.096 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.839      ;
; 10.096 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.839      ;
; 10.097 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.827      ;
; 10.108 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 9.842      ;
; 10.114 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.815      ;
; 10.120 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.816      ;
; 10.122 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.818      ;
; 10.122 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.818      ;
; 10.127 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.819      ;
; 10.127 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.819      ;
; 10.134 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.812      ;
; 10.134 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.812      ;
; 10.146 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.795      ;
; 10.167 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.781      ;
; 10.167 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.781      ;
; 10.168 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.778      ;
; 10.168 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.778      ;
; 10.204 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.732      ;
; 10.205 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.731      ;
; 10.206 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.729      ;
; 10.208 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.732      ;
; 10.210 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.733      ;
; 10.211 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.732      ;
; 10.213 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 9.702      ;
; 10.220 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.720      ;
; 10.236 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.712      ;
; 10.237 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.711      ;
; 10.238 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.697      ;
; 10.241 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 9.710      ;
; 10.241 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 9.710      ;
; 10.242 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.680      ;
; 10.242 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.680      ;
; 10.242 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.680      ;
; 10.242 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.680      ;
; 10.242 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.680      ;
; 10.242 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 9.680      ;
; 10.248 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.681      ;
; 10.248 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.681      ;
; 10.248 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.681      ;
; 10.248 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.681      ;
; 10.248 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.681      ;
; 10.248 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.681      ;
; 10.268 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.676      ;
; 10.274 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.660      ;
; 10.274 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.660      ;
; 10.274 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.660      ;
; 10.274 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.660      ;
; 10.274 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.660      ;
; 10.274 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.660      ;
; 10.283 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.648      ;
; 10.284 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.647      ;
; 10.307 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.624      ;
; 10.309 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.622      ;
; 10.334 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.606      ;
; 10.334 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.606      ;
; 10.336 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 9.579      ;
; 10.337 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.587      ;
; 10.341 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.583      ;
; 10.342 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.582      ;
; 10.347 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.584      ;
; 10.348 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.583      ;
; 10.350 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.590      ;
; 10.350 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.590      ;
; 10.356 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.570      ;
; 10.358 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.583      ;
; 10.361 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.579      ;
; 10.361 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.579      ;
; 10.363 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.574      ;
; 10.365 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.559      ;
; 10.367 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.557      ;
; 10.371 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.560      ;
; 10.373 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.563      ;
; 10.373 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.558      ;
; 10.374 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.567      ;
; 10.374 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.562      ;
; 10.383 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.552      ;
; 10.385 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.556      ;
; 10.397 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.539      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                   ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                   ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                      ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                        ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.716      ;
; 0.457 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                                                                                      ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.724      ;
; 0.457 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.724      ;
; 0.469 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[8]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.475 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[5]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.747      ;
; 0.486 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.755      ;
; 0.488 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.755      ;
; 0.491 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.759      ;
; 0.496 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.765      ;
; 0.500 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.767      ;
; 0.507 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.776      ;
; 0.514 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.782      ;
; 0.595 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.862      ;
; 0.598 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.865      ;
; 0.601 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[5]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.868      ;
; 0.603 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[2]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.870      ;
; 0.606 ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.874      ;
; 0.610 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[0]                                                                 ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.878      ;
; 0.622 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.890      ;
; 0.628 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.896      ;
; 0.630 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.898      ;
; 0.644 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[1]                                                                 ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.913      ;
; 0.653 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.922      ;
; 0.654 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.922      ;
; 0.667 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.935      ;
; 0.680 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0                                                                   ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.949      ;
; 0.688 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.955      ;
; 0.691 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                                                                                      ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.967      ;
; 0.704 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.971      ;
; 0.706 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.973      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.658      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.658      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.658      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.666      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.658      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.658      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.658      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.658      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.659      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.662      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.662      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.662      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.648      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.273 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.667      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.666      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[10]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.666      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.666      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.647      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.647      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.667      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.637      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_endofpacket                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.667      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.660      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.660      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.655      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.661      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.658      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.658      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.658      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.647      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.647      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.647      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.647      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.647      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.659      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.648      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.RETURN_PACKET                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.660      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_endofpacket                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.640      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.640      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.640      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.639      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.648      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.648      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.660      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|last_channel[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.637      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.637      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.637      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.644      ;
; 16.274 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.644      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.983 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.253      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.273      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.245      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.267      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.267      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.265      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.265      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.265      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.266      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.246      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.246      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.246      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.RETURN_PACKET                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.267      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.267      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.246      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.266      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_ASSERT                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.266      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.266      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.266      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.266      ;
; 2.984 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.246      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.274      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[10]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.274      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.274      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.260      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_endofpacket                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.263      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.260      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.260      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.260      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.260      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.260      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.260      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.262      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[13]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.262      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.262      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.262      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.262      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.262      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_startofpacket                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.275      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.255      ;
; 2.985 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.262      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.267      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.267      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.267      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.267      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.267      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.267      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.267      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.271      ;
; 2.986 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.270      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.351 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; 15.001 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 18.140 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.475 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.261 ; 0.000                         ;
+----------+-------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.001 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.960      ;
; 15.001 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.960      ;
; 15.013 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.934      ;
; 15.035 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.915      ;
; 15.054 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.897      ;
; 15.134 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.817      ;
; 15.159 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.791      ;
; 15.159 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.792      ;
; 15.179 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.772      ;
; 15.181 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.772      ;
; 15.200 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.754      ;
; 15.261 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.697      ;
; 15.262 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.688      ;
; 15.264 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.687      ;
; 15.268 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.682      ;
; 15.277 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.673      ;
; 15.280 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.674      ;
; 15.287 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 4.676      ;
; 15.305 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.649      ;
; 15.325 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.629      ;
; 15.338 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.612      ;
; 15.342 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.608      ;
; 15.342 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.608      ;
; 15.349 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.608      ;
; 15.349 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.608      ;
; 15.351 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.606      ;
; 15.351 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.606      ;
; 15.356 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.594      ;
; 15.357 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.604      ;
; 15.357 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.604      ;
; 15.360 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.593      ;
; 15.364 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.589      ;
; 15.364 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.589      ;
; 15.370 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.587      ;
; 15.370 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.587      ;
; 15.379 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.575      ;
; 15.382 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.575      ;
; 15.383 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.571      ;
; 15.383 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.571      ;
; 15.386 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.563      ;
; 15.386 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.563      ;
; 15.394 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.564      ;
; 15.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.549      ;
; 15.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.549      ;
; 15.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.549      ;
; 15.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.549      ;
; 15.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.549      ;
; 15.398 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 4.549      ;
; 15.406 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 4.560      ;
; 15.406 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 4.560      ;
; 15.408 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.545      ;
; 15.409 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.549      ;
; 15.410 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.544      ;
; 15.413 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.536      ;
; 15.414 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.539      ;
; 15.416 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.545      ;
; 15.417 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.532      ;
; 15.420 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.530      ;
; 15.420 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.530      ;
; 15.420 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.530      ;
; 15.420 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.530      ;
; 15.420 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.530      ;
; 15.420 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.530      ;
; 15.423 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 4.520      ;
; 15.423 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 4.530      ;
; 15.431 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 4.530      ;
; 15.435 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.511      ;
; 15.435 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.511      ;
; 15.435 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 4.527      ;
; 15.439 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.512      ;
; 15.439 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.512      ;
; 15.439 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.512      ;
; 15.439 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.512      ;
; 15.439 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.512      ;
; 15.439 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.512      ;
; 15.450 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 4.512      ;
; 15.457 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.485      ;
; 15.457 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.485      ;
; 15.457 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.492      ;
; 15.457 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.492      ;
; 15.459 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.495      ;
; 15.462 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.484      ;
; 15.463 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.491      ;
; 15.463 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.491      ;
; 15.466 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 4.480      ;
; 15.471 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.479      ;
; 15.476 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.474      ;
; 15.476 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.474      ;
; 15.483 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 4.475      ;
; 15.484 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.481      ;
; 15.484 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.481      ;
; 15.484 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.481      ;
; 15.484 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.481      ;
; 15.484 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_valid         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.481      ;
; 15.484 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.470      ;
; 15.484 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                             ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.458      ;
; 15.484 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.465      ;
; 15.488 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.466      ;
; 15.488 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]       ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.466      ;
; 15.488 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                            ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 4.469      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                      ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_sop                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                       ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_eop                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                   ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.0000                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                         ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                   ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[8]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                        ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read_data_buffer[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[5]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                                                                                      ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[3]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|pending_response_count[0] ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter|has_pending_responses     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[4]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                   ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.210 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                              ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.335      ;
; 0.214 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                       ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.337      ;
; 0.222 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_ISSUE                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.342      ;
; 0.252 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[5]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[2]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.375      ;
; 0.260 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[0]                                                                 ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.381      ;
; 0.264 ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                              ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                   ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[1]                                                                 ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                                        ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[2]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                                          ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.397      ;
; 0.279 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[1]                                                                                          ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0                                                                   ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.402      ;
; 0.281 ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]                                         ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.401      ;
; 0.294 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                                                                            ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                                                                                      ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                                       ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|first_trans                                                                  ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_startofpacket                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.814      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_endofpacket                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.814      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.813      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.814      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.814      ;
; 18.140 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_startofpacket                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.814      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|last_trans           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.806      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|write                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.806      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.804      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.RETURN_PACKET  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.806      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.806      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.799      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.799      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.804      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.794      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_ASSERT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.804      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.804      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.804      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.804      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.799      ;
; 18.141 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_pio_0:pio_0|data_out[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.799      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[6]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.810      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[10]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.810      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[11]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.810      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.809      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.808      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.808      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.808      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.803      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.803      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.803      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.800      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.792      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.792      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.792      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.792      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.799      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.792      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.792      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.799      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.792      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.799      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.799      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.799      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.799      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.807      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[9]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.795      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[8]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.788      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.788      ;
; 18.142 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[6]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.788      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|ctsin_reg[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.606      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.606      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.606      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.605      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.608      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_endofpacket                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.608      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_WRITE_DATA                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[2]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.604      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[8]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.604      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[9]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.604      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[10]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[11]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[12]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[13]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[14]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[17]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[19]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[21]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[23]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_CMD_WAIT                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_ASSERT                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|read                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[6]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.603      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR4                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|in_ready_0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.607      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outvalid_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.608      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_channel                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.608      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_startofpacket                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.608      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.599      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[11]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.591      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.475 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.592      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent|hold_waitrequest ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.584      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.603      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.603      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.603      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.603      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.603      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.603      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.603      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.604      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.604      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.604      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.604      ;
; 1.476 ; uart_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; uart_bridge_core:u0|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.604      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.343 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 8.653 ; 0.186 ; 15.985   ; 1.475   ; 9.261               ;
;  CLOCK_50        ; 8.653 ; 0.186 ; 15.985   ; 1.475   ; 9.261               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 19978    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 19978    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 204      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 204      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Dec  1 03:10:22 2022
Info: Command: quartus_sta air_uart_top -c air_uart_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'uart_bridge_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at peridot_air.sdc(22): u0|altpll_component|auto_generated|pll1|clk[0] could not be matched with a node File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 22
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(33): Argument -source is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 33
    Info (332050): create_generated_clock -name sdrclk_out_clock -source $sdrclk_nodes File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 33
Warning (332174): Ignored filter at peridot_air.sdc(34): sdrclk_out_clock could not be matched with a clock File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 34
Warning (332049): Ignored set_output_delay at peridot_air.sdc(34): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 34
    Info (332050): set_output_delay -clock sdrclk_out_clock 0 $sdrclk_ports File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 34
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(36): Argument -source is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 36
    Info (332050): create_generated_clock -name sdram_clock -offset $sdrclk_iodelay -source $sdrclk_nodes File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 36
Warning (332174): Ignored filter at peridot_air.sdc(37): sdram_clock could not be matched with a clock File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(37): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 37
    Info (332050): set_output_delay -clock sdram_clock -max $sdram_tsu [get_ports SDR_*] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(38): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 38
    Info (332050): set_output_delay -clock sdram_clock -min $sdram_th [get_ports SDR_*] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 38
Warning (332174): Ignored filter at peridot_air.sdc(39): SDR_DQ[*] could not be matched with a port File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 39
Warning (332049): Ignored set_input_delay at peridot_air.sdc(39): Argument <targets> is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 39
    Info (332050): set_input_delay -clock sdram_clock [expr $sdram_tco - $sdrclk_period] [get_ports SDR_DQ\[*\]] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 39
Warning (332049): Ignored set_input_delay at peridot_air.sdc(39): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/peridot_air.sdc Line: 39
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.653               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.985               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.325               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.737               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.099 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.459               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.273               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.983
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.983               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.749               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.351 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.001               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 18.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.140               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.475               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.261               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.343 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Thu Dec  1 03:10:25 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


