<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		Verilog models are made up of modules. Modules, in turn, are made of different types of components. These include
		<p></p>
		<ul>
			<li>Parameters</A><br>
			<li>Nets</A><br>
			<li>Registers</A><br>
			<li>Primitives and Instances</A><br>
			<li>Continuous Assignments</A><br>
			<li>Procedural Blocks</A><br>
			<li>Task/Function definitions</A>
				<p></p>
		</ul>
		<table width="600" cellpadding="10">
			<tr>
				<td valign="TOP" width="600"><FONT SIZE="3">A module may contain any number, including zero, of these components. There is no required order among the different module components. However, <a href="javascript:parent.goGlossHash('#net')"><font color="#B22222">net</font></a> and <a href="javascript:parent.goGlossHash('#register')"><font color="#B22222">register</font></a> declarations must be appear before the net or register is used. However, other components can appear anywhere in the module.
					<p></FONT></p>
				</td>
			</tr>
		</table>
		<center>
			<a href="JavaScript:parent.dispWindow('v01060r1.htm','Example')"><img src="images/vexample.gif" height="39" width="91" border="0"></a></center>
	</body>

</html>