module frameMakerTOP_TB ();

	reg samplePoint_tb, canRX_tb,  frameReady_tb, isError_tb;
	wire endOverload_tb, isStart_tb;
	
	frameMakerTOP dut(samplePoint_tb, canRX_tb,  frameReady_tb, isError_tb, endOverload_tb, isStart_tb);
	
	initial
	begin
		samplePoint_tb = 0;
	end
	
	always
		#5 samplePoint_tb = ~samplePoint_tb;

	
	initial
	begin
	
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b0;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b1;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5
		can_rx_tb = 1'b1;  frameReady_tb = 1'b1;  isError_tb = 1'b0; #5

	
		$stop;
	
	end
	
endmodule