# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Shi Tong Yuan.srcs/sources_1/new/packages.vhd" \
"../../../../Shi Tong Yuan.srcs/sources_1/new/generate_A.vhd" \

# Do not sort compile order
nosort
