INTSTYLE=ise
INFILE=D:\FPGA\ALU_design\ALU_TOP.ncd
OUTFILE=D:\FPGA\ALU_design\ALU_TOP.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=D:\FPGA\ALU_design
LICENSE=WebPack
USER_INFO=__0_0_0
