# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
SSH_AGENT_PID=20536
XDG_SESSION_ID=15403
HOSTNAME=brg-zhang-xcel.ece.cornell.edu
GPG_AGENT_INFO=/home/ld443/.gnupg/S.gpg-agent:20565:1
XILINX_DSP=
VTE_VERSION=5202
TERM=xterm-256color
SHELL=/bin/bash
HISTSIZE=1000
SSH_CLIENT=128.84.33.88 51354 22
X2GO_SESSION=ld443-50-1589305371_stDXFCE_dp32
MYVIVADO=
WINDOWID=14682989
RDI_TPS_ROOT=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/scripts/rt/data
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin
X2GO_AGENT_PID=20230
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
USER=ld443
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/lnx64/jre9.0.4/lib/:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/lnx64/jre9.0.4/lib//server:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/tcl/tcl8.5
SSH_AUTH_SOCK=/tmp/ssh-aHWUcOvJh0dG/agent.20472
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=2100@flex.ece.cornell.edu
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/20472,unix/unix:/tmp/.ICE-unix/20472
PULSE_CLIENTCONFIG=/home/ld443/.x2go/C-ld443-50-1589305371_stDXFCE_dp32/.pulse-client.conf
RDI_BUILD=yes
RT_LIBPATH=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/scripts/rt/data
RDI_LIBDIR=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o
PATH=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/binutils-2.26/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/gnu/microblaze/lin/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/lnx64/jre9.0.4/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin:/opt/xilinx/xrt/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/microblaze/lin/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/arm/lin/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/microblaze/linux_toolchain/lin64:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/lnx64/cmake-3.3.2/bin:/usr/local/cuda/bin:/usr/local/cuda/:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/ld443/.local/bin:/home/ld443/bin
MAIL=/var/spool/mail/ld443
XILINX_VITIS=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2
XILINX_XRT=/opt/xilinx/xrt
PWD=/home/ld443/sys_alveo
XIL_CHECK_TCL_DEBUG=False
_LMFILES_=/usr/share/Modules/modulefiles/vitis
LANG=en_US.UTF-8
XILINX_VIVADO_HLS=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDI_APPROOT=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2
LOADEDMODULES=vitis
QT_GRAPHICSSYSTEM=native
XSESSION_EXEC=xfce4-session
XILINX_HLS=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2
XILINX_VIVADO=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2
XILINX_SDK=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
HISTCONTROL=ignoredups
KRB5CCNAME=KEYRING:persistent:1116286
ISL_IOSTREAMS_RSA=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/tps/isl
HOME=/home/ld443
SHLVL=7
RDI_BASEROOT=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis
RDI_APPROOT=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2
PYTHONPATH=/opt/xilinx/xrt/python:
LOGNAME=ld443
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
XDG_DATA_DIRS=/home/ld443/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-DoEA9Lk9mI,guid=81df1723d0d3e9b24fcd08ca5ebae021
SSH_CONNECTION=128.84.33.88 51354 128.253.128.40 22
RDI_BINROOT=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
XILINX_ENABLE_SCOUT_HLS=0
RDI_PROG=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1116286
DISPLAY=:50.0
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2
STARTUP=/usr/bin/env LD_LIBRARY_PATH= xfce4-session
HDIPRELDPATH=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o/Default:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2019.2
RDI_DATADIR=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/data
COLORTERM=truecolor
XAUTHORITY=/home/ld443/.Xauthority
RDI_INSTALLROOT=/opt/xilinx/Xilinx_Vivado_vitis_2019.2
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45585
XILINX_CD_SESSION=07855c5b-e314-4810-8a1c-020f3e69c4cc
XILINX_RS_PORT=37560
XILINX_RS_SESSION=48faf09d-5af6-4d21-bf32-b34c1b495621


V++ command line :
------------------------------------------
/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw -lo ./xclbin/SysArray.hw.xilinx_u250_xdma_201830_2.xclbin SysArray.xo --platform xilinx_u250_xdma_201830_2 
  Options from -O    :  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"
  Options from *.ini : 
  Options from Hw Platform : 

Target platform : /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 17 May 2020 14:52:08
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 17 May 2020 14:52:08
output: /home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.xml
------------------------------------------
step: running system_link
timestamp: 17 May 2020 14:52:09
cmd: system_link --xo /home/ld443/sys_alveo/SysArray.xo --xpfm /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --target hw --output_dir /home/ld443/sys_alveo/_x/link/int --temp_dir /home/ld443/sys_alveo/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 17 May 2020 14:52:28
cmd: cf2sw -sdsl /home/ld443/sys_alveo/_x/link/int/sdsl.dat -rtd /home/ld443/sys_alveo/_x/link/int/cf2sw.rtd -xclbin /home/ld443/sys_alveo/_x/link/int/xclbin_orig.xml -o /home/ld443/sys_alveo/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 17 May 2020 14:52:30
cmd: rtd2SystemDiagram --rtdJsonFileName /home/ld443/sys_alveo/_x/link/int/cf2sw.rtd --diagramJsonFileName /home/ld443/sys_alveo/_x/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --generatedByName v++ --generatedByVersion 2019.2.1 --generatedByChangeList 2729669 --generatedByTimeStamp Thu Dec  5 04:48:12 MST 2019 --generatedByOptions /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw -lo ./xclbin/SysArray.hw.xilinx_u250_xdma_201830_2.xclbin SysArray.xo --platform xilinx_u250_xdma_201830_2  --generatedByXclbinName SysArray.hw.xilinx_u250_xdma_201830_2 --kernelInfoDataFileName /home/ld443/sys_alveo/_x/link/int/kernel_info.dat
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 17 May 2020 14:52:32
cmd: vpl -t hw -f xilinx_u250_xdma_201830_2 --output_dir /home/ld443/sys_alveo/_x/link/int --log_dir /home/ld443/sys_alveo/_x/logs/link --report_dir /home/ld443/sys_alveo/_x/reports/link --config /home/ld443/sys_alveo/_x/link/int/vplConfig.ini -k /home/ld443/sys_alveo/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ld443/sys_alveo/_x/link --no-info --tlog_dir /home/ld443/sys_alveo/_x/.tlog/v++_link_SysArray.hw.xilinx_u250_xdma_201830_2 --iprepo /home/ld443/sys_alveo/_x/link/int/xo/ip_repo/mycompany_com_kernel_SysArray_1_0 --messageDb /home/ld443/sys_alveo/_x/link/run_link/vpl.pb /home/ld443/sys_alveo/_x/link/int/dr.bd.tcl
cmd: [advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=BinaryName=SysArray.hw.xilinx_u250_xdma_201830_2
[connectivity]
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 17 May 2020 14:53:22
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:467
   timestamp: 17 May 2020 14:53:41
   -----------------------
   VPL internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:510
   timestamp: 17 May 2020 14:53:41
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked.dcp
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:543
   timestamp: 17 May 2020 14:53:46
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:549
   timestamp: 17 May 2020 14:53:46
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:551
   timestamp: 17 May 2020 14:53:46
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:563
   timestamp: 17 May 2020 14:53:46
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1127
   timestamp: 17 May 2020 14:53:47
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:876
   timestamp: 17 May 2020 14:54:00
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade /home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd
   File: vpl.tcl:113
   timestamp: 17 May 2020 14:55:09
   -----------------------
   VPL internal step: report locked IPs
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1569
   timestamp: 17 May 2020 14:56:30
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:118
   timestamp: 17 May 2020 14:56:30
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:126
   timestamp: 17 May 2020 14:56:33
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1336
   timestamp: 17 May 2020 14:56:34
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:145
   timestamp: 17 May 2020 14:56:34
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:152
   timestamp: 17 May 2020 14:56:40
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:946
   timestamp: 17 May 2020 14:56:40
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:162
   timestamp: 17 May 2020 14:56:40
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:166
   timestamp: 17 May 2020 14:56:41
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1008
   timestamp: 17 May 2020 15:00:00
   -----------------------
   VPL internal step: writing user synth clock constraints in output/pfm_dynamic_ooc_copy.xdc
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1172
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1176
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:2357
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1886
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:208
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:215
   timestamp: 17 May 2020 15:00:05
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:222
   timestamp: 17 May 2020 15:00:32
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:256
   timestamp: 17 May 2020 15:00:33
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:3057
   timestamp: 17 May 2020 15:45:19
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1411
   timestamp: 17 May 2020 15:45:19
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_data_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_data_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_control_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_cdc_data_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_cdc_data_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_data_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_control_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_data_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_cdc_data_1_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_data_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_control_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_data_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_control_mgntpf_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_freq_counter_0_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_control_mgntpf_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_cdc_data_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_memory_subsystem_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_periph_null_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_logic_reset_op_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_debug_bridge_xsdbm_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_SysArray_1_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_6_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_5_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_2_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_data_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_control_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_data_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_3_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_4_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_ebbe_xsdbm_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_ebbe_lut_buffer_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_psr_ddr4_mem00_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem00_ctrl_cc_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_calib_reduce_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_psr_ctrl_interconnect_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_interconnect_ddrmem_ctrl_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_DDR4_MEM00_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_S00_AXI_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_S04_AXI_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_S05_AXI_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_S06_AXI_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem00_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_21_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_9_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_interconnect_DDR4_MEM00_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_psr_aclk_SLR0_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_24_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_23_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_10_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_10_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_22_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_18_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_7_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_7_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_19_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_8_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_8_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_auto_cc_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_20_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_9_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launched run bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:1434
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: vpl.tcl:305
   timestamp: 17 May 2020 15:45:20
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/ocl_util.tcl:623
   timestamp: 17 May 2020 17:46:04
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 17 May 2020 17:46:27
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 17 May 2020 17:46:28
cmd: cf2sw -a /home/ld443/sys_alveo/_x/link/int/address_map.xml -sdsl /home/ld443/sys_alveo/_x/link/int/sdsl.dat -xclbin /home/ld443/sys_alveo/_x/link/int/xclbin_orig.xml -rtd /home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.rtd -o /home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.xml
V++ internal step status: success
------------------------------------------
step: running rtd2_system_diagram to update system diagram with slr and base address info.
timestamp: 17 May 2020 17:46:30
cmd: rtd2SystemDiagram --rtdJsonFileName /home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.rtd --diagramJsonFileName /home/ld443/sys_alveo/_x/link/int/systemDiagramModel_resource_use.json --diagramWithAddressesAndSlrsJsonFileName /home/ld443/sys_alveo/_x/link/int/systemDiagramModelSlrBaseAddress.json
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 17 May 2020 17:46:32
cmd: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ld443/sys_alveo/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ld443/sys_alveo/_x/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.rtd --append-section :JSON:/home/ld443/sys_alveo/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2_xml.rtd --add-section BUILD_METADATA:JSON:/home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.xml --add-section SYSTEM_METADATA:RAW:/home/ld443/sys_alveo/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 17 May 2020 17:46:32
cmd: xclbinutil --quiet --info /home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.xclbin.info --input /home/ld443/sys_alveo/_x/link/int/SysArray.hw.xilinx_u250_xdma_201830_2.xclbin
xclbinutilinfo status: success
------------------------------------------
hw completed
timestamp: 17 May 2020 17:46:33
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 17 May 2020 17:46:33
output: /home/ld443/sys_alveo/_x/reports/link/system_estimate_SysArray.hw.xilinx_u250_xdma_201830_2.xtxt
