--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf k7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW2<0>      |    3.991(R)|      SLOW  |    1.671(R)|      SLOW  |clk_BUFGP         |   0.000|
SW2<1>      |    2.768(R)|      SLOW  |    1.878(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<0>       |   -0.462(R)|      FAST  |    2.936(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<1>       |   -0.462(R)|      FAST  |    2.936(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<2>       |   -0.553(R)|      FAST  |    3.068(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<3>       |   -0.565(R)|      FAST  |    3.081(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<4>       |   -0.111(R)|      FAST  |    2.581(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<5>       |   -0.033(R)|      FAST  |    2.475(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<6>       |    0.359(R)|      FAST  |    2.022(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<7>       |    0.029(R)|      FAST  |    2.420(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<8>       |    0.104(R)|      FAST  |    2.319(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<9>       |    0.098(R)|      FAST  |    2.430(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<10>      |    0.232(R)|      FAST  |    2.056(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<11>      |   -0.010(R)|      FAST  |    2.411(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SEG_PEN     |        11.609(R)|      SLOW  |         4.393(R)|      FAST  |clk_BUFGP         |   0.000|
seg_clk     |        11.639(R)|      SLOW  |         4.495(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sout    |        11.616(R)|      SLOW  |         4.473(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.384|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW2<0>         |SEGMENT<0>     |   14.023|
SW2<0>         |SEGMENT<1>     |   14.002|
SW2<0>         |SEGMENT<2>     |   13.808|
SW2<0>         |SEGMENT<3>     |   13.781|
SW2<0>         |SEGMENT<4>     |   13.834|
SW2<0>         |SEGMENT<5>     |   13.472|
SW2<0>         |SEGMENT<6>     |   13.121|
SW2<1>         |SEGMENT<0>     |   13.063|
SW2<1>         |SEGMENT<1>     |   12.468|
SW2<1>         |SEGMENT<2>     |   12.274|
SW2<1>         |SEGMENT<3>     |   12.775|
SW2<1>         |SEGMENT<4>     |   12.433|
SW2<1>         |SEGMENT<5>     |   12.601|
SW2<1>         |SEGMENT<6>     |   12.149|
---------------+---------------+---------+


Analysis completed Sat Nov 11 22:47:03 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



