{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670388265248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670388265249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 01:44:25 2022 " "Processing started: Wed Dec  7 01:44:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670388265249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388265249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388265249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670388265552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670388265553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decod4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod4_16 " "Found entity 1: decod4_16" {  } { { "decod4_16.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/decod4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273219 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register.v(22) " "Verilog HDL warning at register.v(22): extended using \"x\" or \"z\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670388273221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670388273265 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_bus cpu.v(58) " "Verilog HDL Always Construct warning at cpu.v(58): variable \"c_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670388273266 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b_bus cpu.v(59) " "Verilog HDL Always Construct warning at cpu.v(59): variable \"b_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670388273266 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_data_read cpu.v(60) " "Verilog HDL Always Construct warning at cpu.v(60): variable \"ram_data_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670388273266 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_data_write cpu.v(61) " "Verilog HDL Always Construct warning at cpu.v(61): variable \"ram_data_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670388273266 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:registers " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:registers\"" {  } { { "cpu.v" "registers" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388273267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4_16 banco_registradores:registers\|decod4_16:decod " "Elaborating entity \"decod4_16\" for hierarchy \"banco_registradores:registers\|decod4_16:decod\"" {  } { { "banco_registradores.v" "decod" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/banco_registradores.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388273277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register banco_registradores:registers\|register:MAR " "Elaborating entity \"register\" for hierarchy \"banco_registradores:registers\|register:MAR\"" {  } { { "banco_registradores.v" "MAR" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/banco_registradores.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388273278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_mem " "Elaborating entity \"ram\" for hierarchy \"ram:ram_mem\"" {  } { { "cpu.v" "ram_mem" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388273281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:alu " "Elaborating entity \"ula\" for hierarchy \"ula:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388273282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "cpu.v" "shifter" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388273283 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "shifter.v(9) " "Verilog HDL Case Statement information at shifter.v(9): all case item expressions in this case statement are onehot" {  } { { "shifter.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/shifter.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670388273284 "|cpu|shifter:shifter"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[0\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[1\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[2\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[3\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[4\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[5\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[6\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[7\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[8\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[9\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[10\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[11\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[12\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[13\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[14\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[15\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[16\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[17\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[18\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[19\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[20\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[21\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[22\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[23\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[24\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[25\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[26\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[27\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[28\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[29\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[30\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[31\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:PC\|data_out\[0\] " "Converted tri-state buffer \"banco_registradores:registers\|register:PC\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:PC\|data_out\[1\] " "Converted tri-state buffer \"banco_registradores:registers\|register:PC\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:MAR\|data_out\[0\] " "Converted tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:MAR\|data_out\[1\] " "Converted tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:MAR\|data_out\[2\] " "Converted tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:MAR\|data_out\[3\] " "Converted tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670388273450 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670388273450 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:ram_mem\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:ram_mem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670388273570 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670388273773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670388273773 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670388273773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_mem\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:ram_mem\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388273817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_mem\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:ram_mem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670388273818 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670388273818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tee1 " "Found entity 1: altsyncram_tee1" {  } { { "db/altsyncram_tee1.tdf" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/db/altsyncram_tee1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670388273859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388273859 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670388273959 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[0\] on_ram_write\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[0\]\" to the node \"on_ram_write\[0\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[1\] on_ram_write\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[1\]\" to the node \"on_ram_write\[1\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[2\] on_ram_write\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[2\]\" to the node \"on_ram_write\[2\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[3\] on_ram_write\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[3\]\" to the node \"on_ram_write\[3\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[4\] on_ram_write\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[4\]\" to the node \"on_ram_write\[4\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[5\] on_ram_write\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[5\]\" to the node \"on_ram_write\[5\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[6\] on_ram_write\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[6\]\" to the node \"on_ram_write\[6\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[7\] on_ram_write\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[7\]\" to the node \"on_ram_write\[7\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[8\] on_ram_write\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[8\]\" to the node \"on_ram_write\[8\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[9\] on_ram_write\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[9\]\" to the node \"on_ram_write\[9\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[10\] on_ram_write\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[10\]\" to the node \"on_ram_write\[10\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[11\] on_ram_write\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[11\]\" to the node \"on_ram_write\[11\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[12\] on_ram_write\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[12\]\" to the node \"on_ram_write\[12\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[13\] on_ram_write\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[13\]\" to the node \"on_ram_write\[13\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[14\] on_ram_write\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[14\]\" to the node \"on_ram_write\[14\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[15\] on_ram_write\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[15\]\" to the node \"on_ram_write\[15\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[16\] on_ram_write\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[16\]\" to the node \"on_ram_write\[16\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[17\] on_ram_write\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[17\]\" to the node \"on_ram_write\[17\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[18\] on_ram_write\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[18\]\" to the node \"on_ram_write\[18\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[19\] on_ram_write\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[19\]\" to the node \"on_ram_write\[19\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[20\] on_ram_write\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[20\]\" to the node \"on_ram_write\[20\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[21\] on_ram_write\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[21\]\" to the node \"on_ram_write\[21\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[22\] on_ram_write\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[22\]\" to the node \"on_ram_write\[22\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[23\] on_ram_write\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[23\]\" to the node \"on_ram_write\[23\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[24\] on_ram_write\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[24\]\" to the node \"on_ram_write\[24\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[25\] on_ram_write\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[25\]\" to the node \"on_ram_write\[25\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[26\] on_ram_write\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[26\]\" to the node \"on_ram_write\[26\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[27\] on_ram_write\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[27\]\" to the node \"on_ram_write\[27\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[28\] on_ram_write\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[28\]\" to the node \"on_ram_write\[28\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[29\] on_ram_write\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[29\]\" to the node \"on_ram_write\[29\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[30\] on_ram_write\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[30\]\" to the node \"on_ram_write\[30\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[31\] on_ram_write\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[31\]\" to the node \"on_ram_write\[31\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[0\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a0 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[0\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a0\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[1\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a1 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[1\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a1\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[2\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a2 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[2\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a2\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[3\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a3 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[3\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a3\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[4\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a4 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[4\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a4\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[5\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a5 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[5\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a5\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[6\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a6 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[6\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a6\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[7\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a7 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[7\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a7\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[8\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a8 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[8\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a8\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[9\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a9 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[9\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a9\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[10\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a10 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[10\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a10\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[11\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a11 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[11\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a11\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[12\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a12 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[12\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a12\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[13\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a13 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[13\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a13\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[14\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a14 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[14\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a14\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[15\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a15 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[15\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a15\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[16\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a16 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[16\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a16\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[17\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a17 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[17\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a17\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[18\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a18 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[18\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a18\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[19\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a19 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[19\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a19\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[20\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a20 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[20\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a20\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[21\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a21 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[21\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a21\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[22\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a22 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[22\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a22\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[23\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a23 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[23\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a23\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[24\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a24 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[24\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a24\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[25\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a25 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[25\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a25\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[26\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a26 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[26\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a26\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[27\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a27 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[27\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a27\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[28\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a28 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[28\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a28\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[29\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a29 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[29\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a29\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[30\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a30 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[30\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a30\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MBR\|data_out\[31\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a31 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[31\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a31\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670388273969 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1670388273969 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[0\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[0\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[1\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[1\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[2\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[2\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[3\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[3\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[4\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[4\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[5\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[5\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[6\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[6\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[7\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[7\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[8\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[8\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[9\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[9\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[10\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[10\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[11\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[11\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[12\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[12\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[13\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[13\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[14\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[14\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[15\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[15\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[16\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[16\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[17\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[17\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[18\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[18\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[19\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[19\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[20\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[20\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[21\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[21\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[22\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[22\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[23\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[23\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[24\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[24\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[25\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[25\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[26\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[26\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[27\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[27\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[28\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[28\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[29\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[29\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[30\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[30\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[31\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[31\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670388273972 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670388273972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670388274304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/output_files/processador.map.smsg " "Generated suppressed messages file C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388275090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670388275254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670388275254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1148 " "Implemented 1148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670388275357 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670388275357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "959 " "Implemented 959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670388275357 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670388275357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670388275357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670388275376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 01:44:35 2022 " "Processing ended: Wed Dec  7 01:44:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670388275376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670388275376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670388275376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670388275376 ""}
