// Seed: 2988247346
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    input  tri  id_2,
    output wire id_3,
    input  tri1 id_4
);
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri id_6,
    inout supply1 id_7,
    input wand id_8
    , id_17,
    input wand id_9,
    input tri0 id_10,
    output tri id_11,
    output wire id_12,
    output tri0 id_13,
    output tri1 id_14,
    output tri1 id_15
);
  assign id_5 = 1;
  wire id_18;
  logic [1  ==  -1 : -1] id_19;
  ;
  assign id_17[-1] = "";
  wire id_20;
  ;
  assign id_14 = id_8;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_13,
      id_6
  );
  assign modCall_1.id_0 = 0;
  always_ff @(posedge 1'b0);
  wire id_21;
endmodule
