--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml project_top.twx project_top.ncd -o project_top.twr
project_top.pcf -ucf audio_project.ucf

Design file:              project_top.ncd
Physical constraint file: project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ReverbSwitch|    1.698(R)|      SLOW  |   -0.473(R)|      SLOW  |clk_BUFGP         |   0.000|
add_track   |    0.971(R)|      FAST  |    0.385(R)|      SLOW  |clk_BUFGP         |   0.000|
looper_en   |    3.077(R)|      SLOW  |    0.020(R)|      SLOW  |clk_BUFGP         |   0.000|
rec_over    |    0.870(R)|      FAST  |    0.622(R)|      SLOW  |clk_BUFGP         |   0.000|
reverse     |    1.272(R)|      SLOW  |    0.039(R)|      SLOW  |clk_BUFGP         |   0.000|
slow_down   |    1.044(R)|      FAST  |    0.391(R)|      SLOW  |clk_BUFGP         |   0.000|
sound_sw    |    1.178(R)|      FAST  |   -0.005(R)|      SLOW  |clk_BUFGP         |   0.000|
speed_up    |    0.828(R)|      FAST  |    0.389(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
rec_led     |        11.417(R)|      SLOW  |         6.387(R)|      FAST  |clk_BUFGP         |   0.000|
sclk_ad     |         9.304(R)|      SLOW  |         5.240(R)|      FAST  |clk_BUFGP         |   0.000|
sclk_da     |         8.181(R)|      SLOW  |         4.631(R)|      FAST  |clk_BUFGP         |   0.000|
sp_en       |         9.967(R)|      SLOW  |         5.722(R)|      FAST  |clk_BUFGP         |   0.000|
time_led<0> |        12.123(R)|      SLOW  |         6.437(R)|      FAST  |clk_BUFGP         |   0.000|
time_led<1> |        12.164(R)|      SLOW  |         6.124(R)|      FAST  |clk_BUFGP         |   0.000|
time_led<2> |        11.995(R)|      SLOW  |         6.070(R)|      FAST  |clk_BUFGP         |   0.000|
time_led<3> |        11.704(R)|      SLOW  |         6.130(R)|      FAST  |clk_BUFGP         |   0.000|
time_led<4> |        11.100(R)|      SLOW  |         6.156(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.974|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Aug 31 13:33:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



