{"Source Block": ["oh/elink/dv/elink_e16_model.v@2251:2264@HdlStmAssign", "   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next_rlc[FAD:0] = {1'b0,wr_binary_next_rlc[FAD:1]} ^ \n\t\t\t\t    wr_binary_next_rlc[FAD:0];\n\n   //# FIFO full indication\n   assign fifo_full_next_rlc = \n\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n                           (wr_gray_next_rlc[FAD-1]   ^  rd_gray_pointer_rlc[FAD-1]);\n\t\t\t      \n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       fifo_full_rlc <= 1'b0;\n     else \n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2247:2258", "   assign wr_addr_rlc[FAD-1:0]       = wr_binary_pointer_rlc[FAD-1:0];\n   assign wr_binary_next_rlc[FAD:0]  = wr_binary_pointer_rlc[FAD:0] + \n\t\t\t\t       {{(FAD){1'b0}},wr_write_rlc};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next_rlc[FAD:0] = {1'b0,wr_binary_next_rlc[FAD:1]} ^ \n\t\t\t\t    wr_binary_next_rlc[FAD:0];\n\n   //# FIFO full indication\n   assign fifo_full_next_rlc = \n\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n"], ["oh/elink/dv/elink_e16_model.v@3955:3967", "\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next[FAD:0] = {1'b0,wr_binary_next[FAD:1]} ^ wr_binary_next[FAD:0];\n\n   //# FIFO full indication\n   assign wr_fifo_full_next = (wr_gray_next[FAD-2:0] == rd_gray_pointer[FAD-2:0]) &\n                              (wr_gray_next[FAD]     ^  rd_gray_pointer[FAD])     &\n                              (wr_gray_next[FAD-1]   ^  rd_gray_pointer[FAD-1]);\n\t\t\t      \n   always @ (posedge cclk or posedge reset)\n     if(reset)\n       wr_fifo_full <= 1'b0;\n     else if(cclk_en)\n"], ["oh/elink/dv/elink_e16_model.v@2256:2270", "   assign fifo_full_next_rlc = \n\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n                           (wr_gray_next_rlc[FAD-1]   ^  rd_gray_pointer_rlc[FAD-1]);\n\t\t\t      \n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       fifo_full_rlc <= 1'b0;\n     else \n       fifo_full_rlc <= fifo_full_next_rlc;\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n"]], "Diff Content": {"Delete": [[2256, "   assign fifo_full_next_rlc = \n"], [2257, "\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n"], [2258, "                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n"], [2259, "                           (wr_gray_next_rlc[FAD-1]   ^  rd_gray_pointer_rlc[FAD-1]);\n"]], "Add": []}}