INFO: [VRFC 10-163] Analyzing VHDL file "P:/PLD_VHDL/ADDER_4bit/sources/simple_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_adder'
