# ASYNC FIFO

## Description
Basic technology independent design of an asynchronous FIFO, written in verilog
