<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'handshake' Dialect - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.64.1"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/Handshake/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://circt.llvm.org/js/bundle.js></script><script type=text/javascript src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>'handshake' Dialect</h1><p>Types and operations for the handshake dialect
This dialect defined the <code>handshake</code> dialect, modeling dataflow circuits.
Handshake/dataflow IR is describes independent, unsynchronized processes
communicating data through First-in First-out (FIFO) communication channels.</p><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#handshakebr-circthandshakebranchop>handshake.br (::circt::handshake::BranchOp)</a></li><li><a href=#handshakebuffer-circthandshakebufferop>handshake.buffer (::circt::handshake::BufferOp)</a></li><li><a href=#handshakecond_br-circthandshakeconditionalbranchop>handshake.cond_br (::circt::handshake::ConditionalBranchOp)</a></li><li><a href=#handshakeconstant-circthandshakeconstantop>handshake.constant (::circt::handshake::ConstantOp)</a></li><li><a href=#handshakecontrol_merge-circthandshakecontrolmergeop>handshake.control_merge (::circt::handshake::ControlMergeOp)</a></li><li><a href=#handshakeend-circthandshakeendop>handshake.end (::circt::handshake::EndOp)</a></li><li><a href=#handshakeextmemory-circthandshakeexternalmemoryop>handshake.extmemory (::circt::handshake::ExternalMemoryOp)</a></li><li><a href=#handshakefork-circthandshakeforkop>handshake.fork (::circt::handshake::ForkOp)</a></li><li><a href=#handshakefunc-circthandshakefuncop>handshake.func (::circt::handshake::FuncOp)</a></li><li><a href=#handshakeinstance-circthandshakeinstanceop>handshake.instance (::circt::handshake::InstanceOp)</a></li><li><a href=#handshakejoin-circthandshakejoinop>handshake.join (::circt::handshake::JoinOp)</a></li><li><a href=#handshakelazy_fork-circthandshakelazyforkop>handshake.lazy_fork (::circt::handshake::LazyForkOp)</a></li><li><a href=#handshakeload-circthandshakeloadop>handshake.load (::circt::handshake::LoadOp)</a></li><li><a href=#handshakememory-circthandshakememoryop>handshake.memory (::circt::handshake::MemoryOp)</a></li><li><a href=#handshakemerge-circthandshakemergeop>handshake.merge (::circt::handshake::MergeOp)</a></li><li><a href=#handshakemux-circthandshakemuxop>handshake.mux (::circt::handshake::MuxOp)</a></li><li><a href=#handshakenever-circthandshakeneverop>handshake.never (::circt::handshake::NeverOp)</a></li><li><a href=#handshakereturn-circthandshakereturnop>handshake.return (::circt::handshake::ReturnOp)</a></li><li><a href=#handshakeselect-circthandshakeselectop>handshake.select (::circt::handshake::SelectOp)</a></li><li><a href=#handshakesink-circthandshakesinkop>handshake.sink (::circt::handshake::SinkOp)</a></li><li><a href=#handshakesource-circthandshakesourceop>handshake.source (::circt::handshake::SourceOp)</a></li><li><a href=#handshakestart-circthandshakestartop>handshake.start (::circt::handshake::StartOp)</a></li><li><a href=#handshakestore-circthandshakestoreop>handshake.store (::circt::handshake::StoreOp)</a></li><li><a href=#handshaketerminator-circthandshaketerminatorop>handshake.terminator (::circt::handshake::TerminatorOp)</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=handshakebr-circthandshakebranchop><code>handshake.br</code> (::circt::handshake::BranchOp)&nbsp;<a class=headline-hash href=#handshakebr-circthandshakebranchop>¶</a></h3><p>branch operation</p><p>The branch operation represents an unconditional
branch. The single data input is propagated to the single
successor. The input must be triggered by some predecessor to
avoid continous triggering of a successor block.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> br <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, GeneralOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataType</code></td><td align=center>::mlir::TypeAttr</td><td>any type attribute</td></tr></tbody></table><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataOperand</code></td><td>any type</td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataResult</code></td><td>any type</td></tr></tbody></table><h3 id=handshakebuffer-circthandshakebufferop><code>handshake.buffer</code> (::circt::handshake::BufferOp)&nbsp;<a class=headline-hash href=#handshakebuffer-circthandshakebufferop>¶</a></h3><p>buffer operation</p><p>The buffer operation represents a buffer operation. $slots
must be an unsigned integer larger than 0. $bufferType=BufferTypeEnum::seq indicates a
nontransparent buffer, while $bufferType=BufferTypeEnum::fifo indicates a transparent
buffer.</p><p>An &lsquo;initValues&rsquo; attribute containing a list of integer values may be provided.
The list must be of the same length as the number of slots. This will
initialize the buffer with the given values upon reset.
For now, only sequential buffers are allowed to have initial values.
@todo: How to support different init types? these have to be stored (and
retrieved) as attributes, hence they must be of a known type.</p><p>Traits: HasClock, HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, GeneralOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-1>Attributes:&nbsp;<a class=headline-hash href=#attributes-1>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataType</code></td><td align=center>::mlir::TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>size</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute whose minimum value is 1</td></tr><tr><td align=center><code>bufferType</code></td><td align=center>::mlir::StringAttr</td><td>BufferOp seq or fifo</td></tr><tr><td align=center><code>initValues</code></td><td align=center>::mlir::ArrayAttr</td><td>64-bit integer array attribute</td></tr></tbody></table><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>any type</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakecond_br-circthandshakeconditionalbranchop><code>handshake.cond_br</code> (::circt::handshake::ConditionalBranchOp)&nbsp;<a class=headline-hash href=#handshakecond_br-circthandshakeconditionalbranchop>¶</a></h3><p>conditional branch operation</p><p>The cbranch operation represents a conditional
branch. The data input is propagated to one of the two outputs
based on the condition input.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%true</span><span class=p>,</span> <span class=nv>%false</span> <span class=p>=</span> conditional_branch <span class=nv>%cond</span><span class=p>,</span> <span class=nv>%data</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>conditionOperand</code></td><td>1-bit signless integer</td></tr><tr><td align=center><code>dataOperand</code></td><td>any type</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>trueResult</code></td><td>any type</td></tr><tr><td align=center><code>falseResult</code></td><td>any type</td></tr></tbody></table><h3 id=handshakeconstant-circthandshakeconstantop><code>handshake.constant</code> (::circt::handshake::ConstantOp)&nbsp;<a class=headline-hash href=#handshakeconstant-circthandshakeconstantop>¶</a></h3><p>constant operation</p><p>Syntax:</p><pre><code>operation ::= `handshake.constant` $ctrl attr-dict `:` qualified(type($result))
</code></pre><p>The const has a constant value. When triggered by its
single <code>ctrl</code> input, it sends the constant value to its single
successor.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> <span class=kt>constant</span> <span class=nv>%ctrl</span> <span class=p>{</span><span class=nl>value =</span> <span class=m>42</span> <span class=p>:</span> <span class=k>i32</span><span class=p>}</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, GeneralOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-2>Attributes:&nbsp;<a class=headline-hash href=#attributes-2>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td align=center>::mlir::Attribute</td><td>any attribute</td></tr></tbody></table><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>ctrl</code></td><td>none type</td></tr></tbody></table><h4 id=results-3>Results:&nbsp;<a class=headline-hash href=#results-3>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakecontrol_merge-circthandshakecontrolmergeop><code>handshake.control_merge</code> (::circt::handshake::ControlMergeOp)&nbsp;<a class=headline-hash href=#handshakecontrol_merge-circthandshakecontrolmergeop>¶</a></h3><p>control merge operation</p><p>The control_merge operation represents a
(nondeterministic) control merge. Any input is propagated to the
first output and the index of the propagated input is sent to the
second output. The number of inputs corresponds to the number of
predecessor blocks. ControlMerge is a control-only
component(i.e., has no data but only bidirectional handshake).</p><p>Example:</p><pre><code>%0, %idx = control_merge %a, %b, %c : i32
</code></pre><p>Traits: HasClock, HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, MergeLikeOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-3>Attributes:&nbsp;<a class=headline-hash href=#attributes-3>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataType</code></td><td align=center>::mlir::TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>size</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute whose minimum value is 1</td></tr></tbody></table><h4 id=operands-4>Operands:&nbsp;<a class=headline-hash href=#operands-4>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataOperands</code></td><td>any type</td></tr></tbody></table><h4 id=results-4>Results:&nbsp;<a class=headline-hash href=#results-4>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr><tr><td align=center><code>index</code></td><td>index</td></tr></tbody></table><h3 id=handshakeend-circthandshakeendop><code>handshake.end</code> (::circt::handshake::EndOp)&nbsp;<a class=headline-hash href=#handshakeend-circthandshakeendop>¶</a></h3><p>end operation</p><p>Syntax:</p><pre><code>operation ::= `handshake.end` operands attr-dict `:` qualified(type($control)) `,` qualified(type($operands))
</code></pre><p>The end propagates the result of the appropriate
return operation from one of its inputs to its single output after
all memory accesses have completed. Currently not used(data
returned through ReturnOp).</p><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, NamedIOInterface</p><h4 id=operands-5>Operands:&nbsp;<a class=headline-hash href=#operands-5>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>control</code></td><td>any type</td></tr><tr><td align=center><code>operands</code></td><td>any type</td></tr></tbody></table><h3 id=handshakeextmemory-circthandshakeexternalmemoryop><code>handshake.extmemory</code> (::circt::handshake::ExternalMemoryOp)&nbsp;<a class=headline-hash href=#handshakeextmemory-circthandshakeexternalmemoryop>¶</a></h3><p>external memory</p><p>Syntax:</p><pre><code>operation ::= `handshake.extmemory` `[` `ld` `=` $ldCount `,` `st` `=`  $stCount `]` `(` $memref `:` qualified(type($memref)) `)` `(` $inputs `)` attr-dict `:` functional-type($inputs, $outputs)
</code></pre><p>An ExternalMemoryOp represents a wrapper around a memref input to a
handshake function. The semantics of the load/store operands are identical
to what is decribed for MemoryOp. The only difference is that the first
operand to this operand is a <code>memref</code> value.
Upon lowering to FIRRTL, a handshake interface will be created in the
top-level component for each load- and store which connected to this memory.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>handshake<span class=p>.</span><span class=kt>func</span> <span class=nf>@main</span><span class=p>(</span><span class=nv>%i</span><span class=p>:</span> <span class=k>index</span><span class=p>,</span> <span class=nv>%v</span><span class=p>:</span> <span class=k>i32</span><span class=p>,</span> <span class=nv>%mem</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>10x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> <span class=nv>%ctrl</span><span class=p>:</span> none<span class=p>)</span> <span class=p>-&gt;</span> none <span class=p>{</span>
  <span class=nv>%stCtrl</span> <span class=p>=</span> extmemory<span class=p>[</span><span class=nl>ld =</span> <span class=m>0</span><span class=p>,</span> <span class=nl>st =</span> <span class=m>1</span><span class=p>]</span><span class=p>(</span><span class=nv>%mem</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>10x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>)</span><span class=p>(</span><span class=nv>%vout</span><span class=p>,</span> <span class=nv>%addr</span><span class=p>)</span> <span class=p>{</span><span class=nl>id =</span> <span class=m>0</span> <span class=p>:</span> <span class=k>i32</span><span class=p>}</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>,</span> <span class=k>index</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>none<span class=p>)</span>
  <span class=nv>%vout</span><span class=p>,</span> <span class=nv>%addr</span> <span class=p>=</span> store<span class=p>(</span><span class=nv>%v</span><span class=p>,</span> <span class=nv>%i</span><span class=p>,</span> <span class=nv>%ctrl</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>,</span> <span class=k>index</span><span class=p>,</span> none<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=k>i32</span><span class=p>,</span> <span class=k>index</span><span class=p>)</span>
  <span class=p>.</span><span class=p>.</span><span class=p>.</span>
<span class=p>}</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, NamedIOInterface</p><h4 id=attributes-4>Attributes:&nbsp;<a class=headline-hash href=#attributes-4>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>ldCount</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td align=center><code>stCount</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td align=center><code>id</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-6>Operands:&nbsp;<a class=headline-hash href=#operands-6>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memref</code></td><td>memref of any type values</td></tr><tr><td align=center><code>inputs</code></td><td>any type</td></tr></tbody></table><h4 id=results-5>Results:&nbsp;<a class=headline-hash href=#results-5>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>outputs</code></td><td>any type</td></tr></tbody></table><h3 id=handshakefork-circthandshakeforkop><code>handshake.fork</code> (::circt::handshake::ForkOp)&nbsp;<a class=headline-hash href=#handshakefork-circthandshakeforkop>¶</a></h3><p>fork operation</p><p>The fork operation represents a fork operation. A
single input is replicated to N outputs and distributed to each
output as soon as the corresponding successor is available.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span><span class=p>:</span><span class=nl>2 =</span> fork <span class=p>[</span><span class=m>2</span><span class=p>]</span> <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasClock, HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, GeneralOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-5>Attributes:&nbsp;<a class=headline-hash href=#attributes-5>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataType</code></td><td align=center>::mlir::TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>size</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute whose minimum value is 1</td></tr></tbody></table><h4 id=operands-7>Operands:&nbsp;<a class=headline-hash href=#operands-7>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>any type</td></tr></tbody></table><h4 id=results-6>Results:&nbsp;<a class=headline-hash href=#results-6>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakefunc-circthandshakefuncop><code>handshake.func</code> (::circt::handshake::FuncOp)&nbsp;<a class=headline-hash href=#handshakefunc-circthandshakefuncop>¶</a></h3><p>Handshake dialect function.</p><p>The func operation represents a handshaked function.
This is almost exactly like a standard FuncOp, except that it has
some extra verification conditions. In particular, each Value must
only have a single use.</p><p>Traits: HasClock, IsolatedFromAbove</p><p>Interfaces: FunctionOpInterface, OpAsmOpInterface, RegionKindInterface, Symbol</p><h3 id=handshakeinstance-circthandshakeinstanceop><code>handshake.instance</code> (::circt::handshake::InstanceOp)&nbsp;<a class=headline-hash href=#handshakeinstance-circthandshakeinstanceop>¶</a></h3><p>module instantiate operation</p><p>Syntax:</p><pre><code>operation ::= `handshake.instance` $module `(` $operands `)` attr-dict `:` functional-type($operands, results)
</code></pre><p>The <code>instance</code> operation represents the instantiation of a module. This
is similar to a function call, except that different instances of the
same module are guaranteed to have their own distinct state.
The instantiated module is encoded as a symbol reference attribute named
&ldquo;module&rdquo;. An instance operation takes a control input as its last argument
and returns a control output as its last result.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span><span class=p>:</span><span class=nl>2 =</span> handshake<span class=p>.</span>instance <span class=nf>@my_add</span><span class=p>(</span><span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span><span class=p>,</span> <span class=nv>%ctrl</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> <span class=k>f32</span><span class=p>,</span> none<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> none<span class=p>)</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: CallOpInterface, ControlInterface, NamedIOInterface</p><h4 id=attributes-6>Attributes:&nbsp;<a class=headline-hash href=#attributes-6>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>module</code></td><td align=center>::mlir::FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr></tbody></table><h4 id=operands-8>Operands:&nbsp;<a class=headline-hash href=#operands-8>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operands</code></td><td>any type</td></tr></tbody></table><h4 id=results-7>Results:&nbsp;<a class=headline-hash href=#results-7>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center>«unnamed»</td><td>any type</td></tr></tbody></table><h3 id=handshakejoin-circthandshakejoinop><code>handshake.join</code> (::circt::handshake::JoinOp)&nbsp;<a class=headline-hash href=#handshakejoin-circthandshakejoinop>¶</a></h3><p>join operation</p><p>A control-only synchronizer. Produces a valid output when all
inputs become available.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> join <span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, GeneralOpInterface, NamedIOInterface</p><h4 id=operands-9>Operands:&nbsp;<a class=headline-hash href=#operands-9>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>data</code></td><td>none type</td></tr></tbody></table><h4 id=results-8>Results:&nbsp;<a class=headline-hash href=#results-8>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>none type</td></tr></tbody></table><h3 id=handshakelazy_fork-circthandshakelazyforkop><code>handshake.lazy_fork</code> (::circt::handshake::LazyForkOp)&nbsp;<a class=headline-hash href=#handshakelazy_fork-circthandshakelazyforkop>¶</a></h3><p>lazy fork operation</p><p>The lazy_fork operation represents a lazy fork operation.
A single input is replicated to N outputs and distributed to each
output when all successors are available.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span><span class=p>:</span><span class=nl>2 =</span> lazy_fork <span class=p>[</span><span class=m>2</span><span class=p>]</span> <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-7>Attributes:&nbsp;<a class=headline-hash href=#attributes-7>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataType</code></td><td align=center>::mlir::TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>size</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute whose minimum value is 1</td></tr></tbody></table><h4 id=operands-10>Operands:&nbsp;<a class=headline-hash href=#operands-10>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>any type</td></tr></tbody></table><h4 id=results-9>Results:&nbsp;<a class=headline-hash href=#results-9>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakeload-circthandshakeloadop><code>handshake.load</code> (::circt::handshake::LoadOp)&nbsp;<a class=headline-hash href=#handshakeload-circthandshakeloadop>¶</a></h3><p>load operation</p><p>Load memory port, sends load requests to MemoryOp. From dataflow
predecessor, receives address indices and a control-only value
which signals completion of all previous memory accesses which
target the same memory. When all inputs are received, the load
sends the address indices to MemoryOp. When the MemoryOp returns
a piece of data, the load sends it to its dataflow successor.</p><p>Operands: address indices (from predecessor), data (from MemoryOp), control-only input.
Results: data (to successor), address indices (to MemoryOp).</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%dataToSucc</span><span class=p>,</span> <span class=nv>%addr1ToMem</span><span class=p>,</span> <span class=nv>%addr2ToMem</span> <span class=p>=</span> load <span class=p>[</span><span class=nv>%addr1</span><span class=p>,</span> <span class=nv>%addr2</span><span class=p>]</span> <span class=nv>%dataFromMem</span><span class=p>,</span> <span class=nv>%ctrl</span> <span class=p>:</span> <span class=k>i8</span><span class=p>,</span> <span class=k>i16</span><span class=p>,</span> <span class=k>index</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, NamedIOInterface</p><h4 id=operands-11>Operands:&nbsp;<a class=headline-hash href=#operands-11>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>addresses</code></td><td>any type</td></tr><tr><td align=center><code>data</code></td><td>any type</td></tr><tr><td align=center><code>ctrl</code></td><td>none type</td></tr></tbody></table><h4 id=results-10>Results:&nbsp;<a class=headline-hash href=#results-10>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataResult</code></td><td>any type</td></tr><tr><td align=center><code>addressResults</code></td><td>any type</td></tr></tbody></table><h3 id=handshakememory-circthandshakememoryop><code>handshake.memory</code> (::circt::handshake::MemoryOp)&nbsp;<a class=headline-hash href=#handshakememory-circthandshakememoryop>¶</a></h3><p>memory</p><p>Syntax:</p><pre><code>operation ::= `handshake.memory` `[` `ld` `=` $ldCount `,` `st` `=`  $stCount `]` `(` $inputs `)` attr-dict `:` $memRefType `,` functional-type($inputs, $outputs)
</code></pre><p>Each MemoryOp represents an independent memory or memory region (BRAM or external memory).
It receives memory access requests from load and store operations. For every request,
it returns data (for load) and a data-less token indicating completion.
The memory op represents a flat, unidimensional memory.
Operands: all stores (stdata1, staddr1, stdata2, staddr2, &mldr;), then all loads (ldaddr1, ldaddr2,&mldr;)
Outputs: all load outputs, ordered the same as
load addresses (lddata1, lddata2, &mldr;), followed by all none outputs,
ordered as operands (stnone1, stnone2,&mldr;ldnone1, ldnone2,&mldr;)</p><p>Traits: HasClock, HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, MemoryOpInterface, NamedIOInterface</p><h4 id=attributes-8>Attributes:&nbsp;<a class=headline-hash href=#attributes-8>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>ldCount</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td align=center><code>stCount</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td align=center><code>id</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td align=center><code>memRefType</code></td><td align=center>::mlir::TypeAttr</td><td>memref type attribute</td></tr></tbody></table><h4 id=operands-12>Operands:&nbsp;<a class=headline-hash href=#operands-12>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>inputs</code></td><td>any type</td></tr></tbody></table><h4 id=results-11>Results:&nbsp;<a class=headline-hash href=#results-11>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>outputs</code></td><td>any type</td></tr></tbody></table><h3 id=handshakemerge-circthandshakemergeop><code>handshake.merge</code> (::circt::handshake::MergeOp)&nbsp;<a class=headline-hash href=#handshakemerge-circthandshakemergeop>¶</a></h3><p>merge operation</p><p>The merge operation represents a (nondeterministic)
merge operation. Any input is propagated to the single output. The
number of inputs corresponds to the number of predecessor
blocks.</p><p>Example:</p><pre><code>%0 = merge %a, %b, %c : i32
</code></pre><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, MergeLikeOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-9>Attributes:&nbsp;<a class=headline-hash href=#attributes-9>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataType</code></td><td align=center>::mlir::TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>size</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute whose minimum value is 1</td></tr></tbody></table><h4 id=operands-13>Operands:&nbsp;<a class=headline-hash href=#operands-13>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataOperands</code></td><td>any type</td></tr></tbody></table><h4 id=results-12>Results:&nbsp;<a class=headline-hash href=#results-12>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakemux-circthandshakemuxop><code>handshake.mux</code> (::circt::handshake::MuxOp)&nbsp;<a class=headline-hash href=#handshakemux-circthandshakemuxop>¶</a></h3><p>mux operation</p><p>The mux operation represents a(deterministic) merge operation.
Operands: select, data0, data1, data2, &mldr;</p><p>The &lsquo;select&rsquo; operand is received from ControlMerge of the same
block and it represents the index of the data operand that the mux
should propagate to its single output. The number of data inputs
corresponds to the number of predecessor blocks.</p><p>The mux operation is intended solely for control+dataflow selection.
For purely dataflow selection, use the &lsquo;select&rsquo; operation instead.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> mux <span class=nv>%select</span> <span class=p>[</span><span class=nv>%data0</span><span class=p>,</span> <span class=nv>%data1</span><span class=p>,</span> <span class=nv>%data2</span><span class=p>]</span> <span class=p>{</span>attributes<span class=p>}</span><span class=p>:</span> <span class=k>index</span><span class=p>,</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, MergeLikeOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-10>Attributes:&nbsp;<a class=headline-hash href=#attributes-10>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataType</code></td><td align=center>::mlir::TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>size</code></td><td align=center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute whose minimum value is 1</td></tr></tbody></table><h4 id=operands-14>Operands:&nbsp;<a class=headline-hash href=#operands-14>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>selectOperand</code></td><td>any type</td></tr><tr><td align=center><code>dataOperands</code></td><td>any type</td></tr></tbody></table><h4 id=results-13>Results:&nbsp;<a class=headline-hash href=#results-13>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakenever-circthandshakeneverop><code>handshake.never</code> (::circt::handshake::NeverOp)&nbsp;<a class=headline-hash href=#handshakenever-circthandshakeneverop>¶</a></h3><p>never operation</p><p>Syntax:</p><pre><code>operation ::= `handshake.never` attr-dict `:` qualified(type($result))
</code></pre><p>The never operation represents disconnected data
source. The source never sets any &lsquo;valid&rsquo; signal which will
never trigger the successor at any point in time.</p><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=results-14>Results:&nbsp;<a class=headline-hash href=#results-14>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakereturn-circthandshakereturnop><code>handshake.return</code> (::circt::handshake::ReturnOp)&nbsp;<a class=headline-hash href=#handshakereturn-circthandshakereturnop>¶</a></h3><p>Handshake dialect return.</p><p>Syntax:</p><pre><code>operation ::= `handshake.return` operands attr-dict `:` qualified(type(operands))
</code></pre><p>The return operation represents a handshaked
function. This is almost exactly like a standard ReturnOp, except
that it exists in a handshake.func. It has the same operands as
standard ReturnOp which it replaces and an additional control -
only operand(exit point of control - only network).</p><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a>, Terminator</p><p>Interfaces: ControlInterface, NamedIOInterface</p><h4 id=operands-15>Operands:&nbsp;<a class=headline-hash href=#operands-15>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operands</code></td><td>any type</td></tr><tr><td align=center><code>control</code></td><td>none type</td></tr></tbody></table><h3 id=handshakeselect-circthandshakeselectop><code>handshake.select</code> (::circt::handshake::SelectOp)&nbsp;<a class=headline-hash href=#handshakeselect-circthandshakeselectop>¶</a></h3><p>Select operation</p><p>The select operation will select between two inputs based on an input
conditional. The select operation differs from a mux in that</p><ol><li>All operands must be valid before the operation can transact</li><li>All operands will be transacted at simultaneously</li></ol><p>The &lsquo;select&rsquo; operation is intended to handle &lsquo;std.select&rsquo; and other
ternary-like operators, which considers strictly dataflow. The &lsquo;mux&rsquo; operator
considers control+dataflow between blocks.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%res</span> <span class=p>=</span> select <span class=nv>%cond</span><span class=p>,</span> <span class=nv>%true</span><span class=p>,</span> <span class=nv>%false</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-16>Operands:&nbsp;<a class=headline-hash href=#operands-16>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>condOperand</code></td><td>1-bit signless integer</td></tr><tr><td align=center><code>trueOperand</code></td><td>any type</td></tr><tr><td align=center><code>falseOperand</code></td><td>any type</td></tr></tbody></table><h4 id=results-15>Results:&nbsp;<a class=headline-hash href=#results-15>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakesink-circthandshakesinkop><code>handshake.sink</code> (::circt::handshake::SinkOp)&nbsp;<a class=headline-hash href=#handshakesink-circthandshakesinkop>¶</a></h3><p>sink operation</p><p>The sink operation discards any data that arrives at its
input.The sink has no successors and it can continuously consume data.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>sink <span class=nv>%data</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, NamedIOInterface</p><h4 id=operands-17>Operands:&nbsp;<a class=headline-hash href=#operands-17>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>any type</td></tr></tbody></table><h3 id=handshakesource-circthandshakesourceop><code>handshake.source</code> (::circt::handshake::SourceOp)&nbsp;<a class=headline-hash href=#handshakesource-circthandshakesourceop>¶</a></h3><p>source operation</p><p>The source operation represents continuous token
source. The source continously sets a &lsquo;valid&rsquo; signal which the
successor can consume at any point in time.</p><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=results-16>Results:&nbsp;<a class=headline-hash href=#results-16>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=handshakestart-circthandshakestartop><code>handshake.start</code> (::circt::handshake::StartOp)&nbsp;<a class=headline-hash href=#handshakestart-circthandshakestartop>¶</a></h3><p>start operation</p><p>Syntax:</p><pre><code>operation ::= `handshake.start` attr-dict `:` qualified(type($result))
</code></pre><p>Triggers execution of the control - only network. Placed in entry
block. Currently not used( trigger given as function argument)</p><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, NamedIOInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-11>Attributes:&nbsp;<a class=headline-hash href=#attributes-11>¶</a></h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>control</code></td><td align=center>::mlir::BoolAttr</td><td>bool attribute</td></tr></tbody></table><h4 id=results-17>Results:&nbsp;<a class=headline-hash href=#results-17>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>none type</td></tr></tbody></table><h3 id=handshakestore-circthandshakestoreop><code>handshake.store</code> (::circt::handshake::StoreOp)&nbsp;<a class=headline-hash href=#handshakestore-circthandshakestoreop>¶</a></h3><p>store operation</p><p>Store memory port, sends store requests to MemoryOp. From dataflow
predecessors, receives address indices, data, and a control-only
value which signals completion of all previous memory accesses
which target the same memory. When all inputs are received, the
store sends the address and data to MemoryOp.</p><p>Operands: address indices, data, control-only input.
Results: data and address indices (sent to MemoryOp).
Types: data type followed by address type.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%dataToMem</span><span class=p>,</span> <span class=nv>%addrToMem</span> <span class=p>=</span> store <span class=p>[</span><span class=nv>%addr1</span><span class=p>,</span> <span class=nv>%addr2</span><span class=p>]</span> <span class=nv>%dataFromPred</span> <span class=p>,</span> <span class=nv>%ctrl</span> <span class=p>:</span> <span class=k>i8</span><span class=p>,</span> <span class=k>i16</span><span class=p>,</span> <span class=k>index</span>
</code></pre></div><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a></p><p>Interfaces: ControlInterface, ExecutableOpInterface, GeneralOpInterface, NamedIOInterface</p><h4 id=operands-18>Operands:&nbsp;<a class=headline-hash href=#operands-18>¶</a></h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>addresses</code></td><td>any type</td></tr><tr><td align=center><code>data</code></td><td>any type</td></tr><tr><td align=center><code>ctrl</code></td><td>none type</td></tr></tbody></table><h4 id=results-18>Results:&nbsp;<a class=headline-hash href=#results-18>¶</a></h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dataResult</code></td><td>any type</td></tr><tr><td align=center><code>addressResult</code></td><td>any type</td></tr></tbody></table><h3 id=handshaketerminator-circthandshaketerminatorop><code>handshake.terminator</code> (::circt::handshake::TerminatorOp)&nbsp;<a class=headline-hash href=#handshaketerminator-circthandshaketerminatorop>¶</a></h3><p>handshake terminator operation</p><p>This op is used as a terminator in every block of the dataflow
netlist (as a replacement for StandardOp branches). It has no
functionality and can be removed in some subsequent pass, when the
block structure is removed.</p><p>Traits: HasParent<a href=handshake::FuncOp>handshake::FuncOp</a>, Terminator</p><p>Interfaces: ControlInterface, NamedIOInterface</p><h4 id=successors>Successors:&nbsp;<a class=headline-hash href=#successors>¶</a></h4><table><thead><tr><th align=center>Successor</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>dests</code></td><td>any successor</td></tr></tbody></table><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/FSM/ title="'fsm' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'fsm' Dialect</a>
<a class="nav nav-next" href=/docs/Dialects/HW/ title="'hw' Dialect">Next - 'hw' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=/talks/>Talks and Related Publications</a></li><li><a href=/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/FIRRTLAttributes/></a></li><li><a href=/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li><a href=/docs/Dialects/CHIRRTL/>'chirrtl' Dialect</a></li><li><a href=/docs/Dialects/Comb/>'comb' Dialect</a></li><li><a href=/docs/Dialects/ESI/>'esi' Dialect</a></li><li><a href=/docs/Dialects/FIRRTL/>'firrtl' Dialect</a></li><li><a href=/docs/Dialects/FSM/>'fsm' Dialect</a></li><li class=active><a href=/docs/Dialects/Handshake/>'handshake' Dialect</a></li><li><a href=/docs/Dialects/HW/>'hw' Dialect</a></li><li><a href=/docs/Dialects/SV/>'hw' Dialect</a></li><li><a href=/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li><a href=/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=/docs/Dialects/MSFT/>'msft' Dialect</a></li><li><a href=/docs/Dialects/Seq/>'seq' Dialect</a></li><li><a href=/docs/Dialects/StaticLogic/>'staticlogic' Dialect</a></li></ul></li><li class=has-sub-menu><a href=/docs/ESI/>ESI<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/ESI/cosim/>ESI cosimulation model</a></li><li><a href=/docs/ESI/types/>ESI data types and communication types</a></li><li><a href=/docs/ESI/services/>ESI Global Services</a></li><li><a href=/docs/ESI/software_api/>ESI Software APIs</a></li><li><a href=/docs/ESI/notes/>Miscellaneous Notes</a></li></ul></li><li><a href=/docs/CalyxPasses/></a></li><li><a href=/docs/RationaleComb/>`comb` Dialect Rationale</a></li><li><a href=/docs/Charter/>CIRCT Charter</a></li><li><a href=/docs/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=/docs/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li><li><a href=/docs/RationaleFSM/>FSM Dialect Rationale</a></li><li><a href=/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=/docs/RationaleHandshake/>Handshake Dialect Rationale</a></li><li><a href=/docs/RationaleHW/>HW Dialect Rationale</a></li><li><a href=/docs/Passes/>Passes</a></li><li><a href=/docs/PyCDE/>PyCDE</a></li><li><a href=/docs/RationaleSeq/>Seq(uential) Dialect Rationale</a></li><li><a href=/docs/RationaleSV/>SV Dialect Rationale</a></li><li><a href=/docs/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li><li><a href=/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>