
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003637                       # Number of seconds simulated
sim_ticks                                  3637407183                       # Number of ticks simulated
final_tick                               575168444859                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312095                       # Simulator instruction rate (inst/s)
host_op_rate                                   401712                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 264329                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926052                       # Number of bytes of host memory used
host_seconds                                 13760.91                       # Real time elapsed on the host
sim_insts                                  4294709850                       # Number of instructions simulated
sim_ops                                    5527926217                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       341504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       500096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       224384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       336384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1424256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       342912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            342912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2668                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3907                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1753                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2628                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11127                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2679                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2679                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1548356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     93886657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1513166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    137486945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1548356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61687897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1407596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     92479061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               391558033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1548356                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1513166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1548356                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1407596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6017473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94273746                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94273746                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94273746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1548356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     93886657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1513166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    137486945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1548356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61687897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1407596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     92479061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              485831778                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8722800                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2857543                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490803                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189603                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1440751                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1386156                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200620                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5773                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3504177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15872512                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2857543                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1586776                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3361903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         878225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        421623                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1722919                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7975174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.293502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.282904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4613271     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601842      7.55%     65.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294251      3.69%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221776      2.78%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182812      2.29%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159835      2.00%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54985      0.69%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196144      2.46%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650258     20.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7975174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.327595                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.819658                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3627998                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       398155                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3248234                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16155                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684631                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313265                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2855                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17740658                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4476                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684631                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3779755                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         209610                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44442                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3111206                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145523                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17180761                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70805                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62258                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22751257                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78227286                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78227286                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7847811                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2153                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1149                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           367724                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2628778                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7654                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       188543                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16155206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13778283                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17955                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4672351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12679841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7975174                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2904793     36.42%     36.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1686885     21.15%     57.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       850423     10.66%     68.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998067     12.51%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745242      9.34%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477566      5.99%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204738      2.57%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60555      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46905      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7975174                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58319     72.99%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12482     15.62%     88.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9099     11.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10811140     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109470      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2362371     17.15%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494306      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13778283                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.579571                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79900                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005799                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35629595                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20829826                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13293678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13858183                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22326                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740703                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155981                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684631                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         140611                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7950                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16157363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2628778                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595740                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        96364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207465                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13475066                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2259487                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303217                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2740687                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018070                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481200                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.544810                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13319089                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13293678                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997574                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19700000                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.524015                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405968                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4787308                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187839                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7290543                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.559580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.283008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3452962     47.36%     47.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533710     21.04%     68.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838563     11.50%     79.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305317      4.19%     84.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261977      3.59%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116601      1.60%     89.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280653      3.85%     93.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77513      1.06%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423247      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7290543                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423247                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23024685                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33000498                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 747626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872280                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872280                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146421                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146421                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62393658                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17448106                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18301756                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8722800                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2801122                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2273567                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       191622                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1174150                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1103605                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298766                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8256                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2939343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15445716                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2801122                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1402371                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3261002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1006475                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        746437                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1447161                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88754                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7757208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.454101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4496206     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          204675      2.64%     60.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          232659      3.00%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          424079      5.47%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          190048      2.45%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          294233      3.79%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160628      2.07%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          137825      1.78%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1616855     20.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7757208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.321126                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.770729                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3101325                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       703535                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3111844                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        31924                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        808575                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       475963                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1872                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18383806                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4482                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        808575                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3270104                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151651                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       318671                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2970999                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       237203                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17666081                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4580                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        126861                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          966                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24745308                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     82295239                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     82295239                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15207001                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9538262                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3800                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2319                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           607123                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1646139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       841136                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11861                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       328862                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16593969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3799                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13355474                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26575                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5605969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16789907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7757208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.721686                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911502                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2854537     36.80%     36.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1587441     20.46%     57.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1119140     14.43%     71.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       757802      9.77%     81.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       619075      7.98%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       341812      4.41%     93.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       336223      4.33%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        75775      0.98%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65403      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7757208                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97158     77.50%     77.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13395     10.69%     88.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14802     11.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11139547     83.41%     83.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188843      1.41%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1472      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1331893      9.97%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       693719      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13355474                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.531099                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125358                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009386                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34620084                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22203884                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12970321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13480832                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26565                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       643174                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212706                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        808575                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61429                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8501                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16597768                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1646139                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       841136                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2301                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223256                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13105154                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1242429                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       250315                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1911736                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1855805                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            669307                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.502402                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12980459                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12970321                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8490876                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23827317                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.486945                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356350                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8913193                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10947169                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5650659                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3005                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       194088                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6948633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.575442                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2883624     41.50%     41.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1828314     26.31%     67.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       749179     10.78%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       373899      5.38%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       383596      5.52%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       152689      2.20%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166435      2.40%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84815      1.22%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       326082      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6948633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8913193                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10947169                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1631385                       # Number of memory references committed
system.switch_cpus1.commit.loads              1002962                       # Number of loads committed
system.switch_cpus1.commit.membars               1494                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1574001                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9862446                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       222748                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       326082                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23220236                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34004968                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 965592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8913193                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10947169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8913193                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.978639                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.978639                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.021827                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.021827                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58916630                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17936512                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17007845                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3000                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8722800                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3112721                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2536056                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206830                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1256319                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1205617                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          331275                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9086                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3200044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16995757                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3112721                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1536892                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3558836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1115179                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        613642                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1569975                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8277883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.363071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4719047     57.01%     57.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          248594      3.00%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          256450      3.10%     63.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          410206      4.96%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          191221      2.31%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          272200      3.29%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          183294      2.21%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136154      1.64%     77.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1860717     22.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8277883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356849                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.948429                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3371154                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       570160                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3403913                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28480                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904172                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       528133                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1167                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20300752                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904172                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3541925                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         106847                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       243519                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3259508                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       221908                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19566463                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127866                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65625                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27403119                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91203880                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91203880                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16673144                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10729933                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3360                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1716                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           588310                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1823268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       939675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9969                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       286795                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18335430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3374                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14548040                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26369                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6347062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19571431                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8277883                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.757459                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929999                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2964449     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1769662     21.38%     57.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1141298     13.79%     70.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       773469      9.34%     80.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       717008      8.66%     88.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395698      4.78%     93.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       360569      4.36%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        80401      0.97%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75329      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8277883                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         109595     77.55%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16057     11.36%     88.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15669     11.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12140230     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193391      1.33%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1639      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1441099      9.91%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       771681      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14548040                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.667818                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141321                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009714                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37541650                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24685984                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14129021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14689361                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20788                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       732472                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       249330                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904172                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63998                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12638                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18338809                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1823268                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       939675                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1709                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10458                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       241101                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14281338                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1344212                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       266699                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2086816                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2029549                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            742604                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.637242                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14139864                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14129021                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9271790                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26366728                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.619780                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351647                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9715168                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11960858                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6377974                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208613                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7373711                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622095                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166560                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2910738     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2048575     27.78%     67.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       814440     11.05%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       408204      5.54%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       374981      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       169873      2.30%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185438      2.51%     93.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94822      1.29%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       366640      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7373711                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9715168                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11960858                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1781136                       # Number of memory references committed
system.switch_cpus2.commit.loads              1090794                       # Number of loads committed
system.switch_cpus2.commit.membars               1665                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1726876                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10774946                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246491                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       366640                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25345734                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37582886                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 444917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9715168                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11960858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9715168                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.897854                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.897854                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.113767                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.113767                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64113547                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19594417                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18690407                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3330                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8722800                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2895628                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2355500                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194710                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1198530                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1119437                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305956                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8702                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2889169                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15975158                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2895628                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1425393                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3515458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1044384                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        862743                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1415299                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8113412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.435976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.283679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4597954     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          308105      3.80%     60.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          248951      3.07%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          604347      7.45%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          160153      1.97%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218764      2.70%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151126      1.86%     77.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88253      1.09%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1735759     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8113412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.331961                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.831425                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3015956                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       850285                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3379518                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21880                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        845767                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       493962                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19128374                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1460                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        845767                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3236753                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         118706                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       413078                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3176026                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       323077                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18449416                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          361                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130232                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104644                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25804778                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86126829                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86126829                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15825355                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9979341                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3934                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2384                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           904735                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1733321                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       900030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18685                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       322224                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17419626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3930                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13821638                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28241                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5999772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18448255                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8113412                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.703554                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.888899                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3010108     37.10%     37.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1677005     20.67%     57.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1101122     13.57%     71.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       810715      9.99%     81.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       703573      8.67%     90.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       366982      4.52%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       313794      3.87%     98.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62626      0.77%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67487      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8113412                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81507     69.58%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17849     15.24%     84.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17778     15.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11490111     83.13%     83.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192808      1.39%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1380364      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       756813      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13821638                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.584541                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117138                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008475                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35902067                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23423516                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13464978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13938776                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53376                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       685384                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          359                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228222                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        845767                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          71325                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7806                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17423557                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1733321                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       900030                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2359                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       228727                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13600139                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1292508                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       221499                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2030201                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1917348                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            737693                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.559148                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13474440                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13464978                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8753142                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24863285                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.543653                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352051                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9272877                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11397018                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6026564                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197915                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7267645                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.568186                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.126476                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2989307     41.13%     41.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1937217     26.66%     67.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       781149     10.75%     78.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       449999      6.19%     84.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       359145      4.94%     89.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150722      2.07%     91.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178107      2.45%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87318      1.20%     95.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       334681      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7267645                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9272877                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11397018                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1719717                       # Number of memory references committed
system.switch_cpus3.commit.loads              1047921                       # Number of loads committed
system.switch_cpus3.commit.membars               1566                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1634713                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10272326                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232347                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       334681                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24356390                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35693578                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 609388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9272877                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11397018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9272877                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.940679                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.940679                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.063062                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.063062                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61182076                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18600334                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17643873                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3144                       # number of misc regfile writes
system.l20.replacements                          2714                       # number of replacements
system.l20.tagsinuse                      1023.529694                       # Cycle average of tags in use
system.l20.total_refs                           19868                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3738                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.315142                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.107614                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.431383                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   711.255916                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           290.734781                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008894                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.012140                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.694586                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.283921                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999541                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2743                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2746                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             589                       # number of Writeback hits
system.l20.Writeback_hits::total                  589                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2767                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2770                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2767                       # number of overall hits
system.l20.overall_hits::total                   2770                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2668                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2712                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2668                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2712                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2668                       # number of overall misses
system.l20.overall_misses::total                 2712                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13932482                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    422748008                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      436680490                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13932482                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    422748008                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       436680490                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13932482                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    422748008                       # number of overall miss cycles
system.l20.overall_miss_latency::total      436680490                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5411                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5458                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          589                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              589                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5435                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5482                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5435                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5482                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.493070                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.496885                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490892                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.494710                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490892                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.494710                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 316647.318182                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158451.277361                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161017.879794                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 316647.318182                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158451.277361                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161017.879794                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 316647.318182                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158451.277361                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161017.879794                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 354                       # number of writebacks
system.l20.writebacks::total                      354                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2668                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2712                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2668                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2712                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2668                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2712                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13430690                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    392288593                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    405719283                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13430690                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    392288593                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    405719283                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13430690                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    392288593                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    405719283                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.493070                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.496885                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490892                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.494710                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490892                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.494710                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 305242.954545                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147034.705022                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149601.505531                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 305242.954545                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147034.705022                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149601.505531                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 305242.954545                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147034.705022                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149601.505531                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3951                       # number of replacements
system.l21.tagsinuse                      1022.885452                       # Cycle average of tags in use
system.l21.total_refs                           21810                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.383920                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.313088                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.622744                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   699.881691                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           302.067928                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008118                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.012327                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.683478                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.294988                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998912                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2733                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2737                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             780                       # number of Writeback hits
system.l21.Writeback_hits::total                  780                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           40                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   40                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2773                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2777                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2773                       # number of overall hits
system.l21.overall_hits::total                   2777                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3895                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3938                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 12                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3907                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3950                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3907                       # number of overall misses
system.l21.overall_misses::total                 3950                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8299127                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    710445309                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      718744436                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1781956                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1781956                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8299127                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    712227265                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       720526392                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8299127                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    712227265                       # number of overall miss cycles
system.l21.overall_miss_latency::total      720526392                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6628                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6675                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          780                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              780                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6680                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6727                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6680                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6727                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.587658                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.589963                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.230769                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.230769                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.584880                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.587186                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.584880                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.587186                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 193002.953488                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 182399.309114                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 182515.092941                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 148496.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 148496.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 193002.953488                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 182295.179166                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 182411.744810                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 193002.953488                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 182295.179166                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 182411.744810                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 529                       # number of writebacks
system.l21.writebacks::total                      529                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3895                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3938                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           12                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            12                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3907                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3950                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3907                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3950                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7804800                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    665504400                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    673309200                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1642226                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1642226                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7804800                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    667146626                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    674951426                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7804800                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    667146626                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    674951426                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.587658                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.589963                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.230769                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.584880                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.587186                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.584880                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.587186                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181506.976744                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170861.206675                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 170977.450482                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 136852.166667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 136852.166667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181506.976744                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 170756.750960                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 170873.778734                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181506.976744                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 170756.750960                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 170873.778734                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1802                       # number of replacements
system.l22.tagsinuse                      1022.858748                       # Cycle average of tags in use
system.l22.total_refs                           52899                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2826                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.718684                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.572900                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.693619                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   574.283151                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           422.309078                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009349                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.016302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.560823                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.412411                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998885                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2559                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2561                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             929                       # number of Writeback hits
system.l22.Writeback_hits::total                  929                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2611                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2613                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2611                       # number of overall hits
system.l22.overall_hits::total                   2613                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1754                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1798                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1754                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1798                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1754                       # number of overall misses
system.l22.overall_misses::total                 1798                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14974819                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    277315471                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      292290290                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14974819                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    277315471                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       292290290                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14974819                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    277315471                       # number of overall miss cycles
system.l22.overall_miss_latency::total      292290290                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4313                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4359                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          929                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              929                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4365                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4411                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4365                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4411                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.406677                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.412480                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.401833                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.407617                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.401833                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.407617                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 340336.795455                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 158104.601482                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162564.121246                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 340336.795455                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 158104.601482                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162564.121246                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 340336.795455                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 158104.601482                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162564.121246                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 603                       # number of writebacks
system.l22.writebacks::total                      603                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1753                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1797                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1753                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1797                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1753                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1797                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14474549                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    257033749                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    271508298                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14474549                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    257033749                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    271508298                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14474549                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    257033749                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    271508298                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.406446                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.412251                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.401604                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.407391                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.401604                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.407391                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 328967.022727                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146625.070736                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151089.759599                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 328967.022727                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146625.070736                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151089.759599                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 328967.022727                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146625.070736                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151089.759599                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2677                       # number of replacements
system.l23.tagsinuse                      1022.972207                       # Cycle average of tags in use
system.l23.total_refs                           35065                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3701                       # Sample count of references to valid blocks.
system.l23.avg_refs                          9.474466                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           15.613772                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.828384                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   702.873825                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           294.656227                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.015248                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009598                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.686400                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.287750                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2579                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2580                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1721                       # number of Writeback hits
system.l23.Writeback_hits::total                 1721                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           49                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2628                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2629                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2628                       # number of overall hits
system.l23.overall_hits::total                   2629                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2629                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2669                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2629                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2669                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2629                       # number of overall misses
system.l23.overall_misses::total                 2669                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     19494808                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    414320110                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      433814918                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     19494808                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    414320110                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       433814918                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     19494808                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    414320110                       # number of overall miss cycles
system.l23.overall_miss_latency::total      433814918                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5208                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5249                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1721                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1721                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5257                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5298                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5257                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5298                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.504800                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.508478                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.500095                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.503775                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.500095                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.503775                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 487370.200000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 157596.085964                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 162538.373173                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 487370.200000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 157596.085964                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 162538.373173                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 487370.200000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 157596.085964                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 162538.373173                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1193                       # number of writebacks
system.l23.writebacks::total                     1193                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2629                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2669                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2629                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2669                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2629                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2669                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     19037654                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    384321189                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    403358843                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     19037654                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    384321189                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    403358843                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     19037654                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    384321189                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    403358843                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.504800                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.508478                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.500095                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.503775                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.500095                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.503775                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 475941.350000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146185.313427                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 151127.329712                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 475941.350000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 146185.313427                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 151127.329712                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 475941.350000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 146185.313427                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 151127.329712                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               556.728533                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001755382                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773018.375221                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.125723                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.602811                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067509                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824684                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892193                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1722861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1722861                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1722861                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1722861                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1722861                       # number of overall hits
system.cpu0.icache.overall_hits::total        1722861                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16225103                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16225103                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16225103                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16225103                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16225103                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16225103                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722919                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722919                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722919                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722919                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 279743.155172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 279743.155172                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 279743.155172                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 279743.155172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 279743.155172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 279743.155172                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14179580                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14179580                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14179580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14179580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14179580                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14179580                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 301693.191489                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 301693.191489                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 301693.191489                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 301693.191489                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 301693.191489                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 301693.191489                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5435                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250879                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5691                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39228.761026                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.651636                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.348364                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783795                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216205                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056425                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056425                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1117                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494013                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494013                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19098                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19098                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19166                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19166                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19166                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19166                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2288604849                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2288604849                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1809381                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1809381                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2290414230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2290414230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2290414230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2290414230                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2075523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2075523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513179                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513179                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513179                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513179                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007626                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007626                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007626                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007626                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119834.791549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119834.791549                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26608.544118                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26608.544118                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 119504.029531                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 119504.029531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 119504.029531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 119504.029531                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          589                       # number of writebacks
system.cpu0.dcache.writebacks::total              589                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13687                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13687                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13731                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13731                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13731                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13731                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5411                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5411                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5435                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    448039245                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    448039245                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       369638                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       369638                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    448408883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    448408883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    448408883                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    448408883                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82801.560710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82801.560710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 15401.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15401.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82503.934315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82503.934315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82503.934315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82503.934315                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.137928                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088420449                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097149.227360                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.137928                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065926                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822336                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1447098                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1447098                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1447098                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1447098                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1447098                       # number of overall hits
system.cpu1.icache.overall_hits::total        1447098                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     12947677                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12947677                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     12947677                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12947677                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     12947677                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12947677                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1447161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1447161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1447161                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1447161                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1447161                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1447161                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205518.682540                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 205518.682540                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205518.682540                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 205518.682540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205518.682540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 205518.682540                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8489073                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8489073                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8489073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8489073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8489073                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8489073                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 180618.574468                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 180618.574468                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 180618.574468                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 180618.574468                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 180618.574468                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 180618.574468                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6680                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177606125                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6936                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25606.419406                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.660536                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.339464                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885393                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114607                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       967414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         967414                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       625192                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        625192                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2254                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1500                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1592606                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1592606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1592606                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1592606                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13838                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14010                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14010                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14010                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14010                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1664790147                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1664790147                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9077371                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9077371                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1673867518                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1673867518                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1673867518                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1673867518                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       625364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       625364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1606616                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1606616                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1606616                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1606616                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014102                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000275                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000275                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008720                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008720                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008720                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008720                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120305.690634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120305.690634                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52775.412791                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52775.412791                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119476.625125                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119476.625125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119476.625125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119476.625125                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          780                       # number of writebacks
system.cpu1.dcache.writebacks::total              780                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7210                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7210                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7330                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7330                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7330                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7330                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6628                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6680                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    736694564                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    736694564                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2550289                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2550289                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    739244853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    739244853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    739244853                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    739244853                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111148.847918                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111148.847918                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 49044.019231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49044.019231                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 110665.397156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110665.397156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 110665.397156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110665.397156                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.154371                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086345936                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2138476.251969                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.154371                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.069158                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809542                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1569910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1569910                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1569910                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1569910                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1569910                       # number of overall hits
system.cpu2.icache.overall_hits::total        1569910                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     22618336                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22618336                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     22618336                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22618336                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     22618336                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22618336                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1569975                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1569975                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1569975                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1569975                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1569975                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1569975                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 347974.400000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 347974.400000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 347974.400000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 347974.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 347974.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 347974.400000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           19                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15124303                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15124303                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15124303                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15124303                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15124303                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15124303                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 328789.195652                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 328789.195652                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 328789.195652                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 328789.195652                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 328789.195652                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 328789.195652                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4365                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166196602                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4621                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35965.505735                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.404768                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.595232                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872675                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127325                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1051873                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1051873                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       686820                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        686820                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1666                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1666                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1665                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1665                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1738693                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1738693                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1738693                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1738693                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10942                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10942                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11108                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11108                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11108                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11108                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1037057860                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1037057860                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5400825                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5400825                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1042458685                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1042458685                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1042458685                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1042458685                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1062815                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1062815                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       686986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       686986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1665                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1665                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1749801                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1749801                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1749801                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1749801                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010295                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010295                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006348                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006348                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006348                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006348                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94777.724365                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94777.724365                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32535.090361                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32535.090361                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 93847.558967                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93847.558967                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 93847.558967                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93847.558967                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          929                       # number of writebacks
system.cpu2.dcache.writebacks::total              929                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6629                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6629                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6743                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6743                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6743                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6743                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4313                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4313                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4365                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4365                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4365                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4365                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    300349088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    300349088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1163081                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1163081                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    301512169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    301512169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    301512169                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    301512169                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004058                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004058                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 69638.091352                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69638.091352                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22366.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22366.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 69074.952806                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 69074.952806                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 69074.952806                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 69074.952806                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.731919                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086501161                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109710.992233                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.731919                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062070                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821686                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1415245                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1415245                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1415245                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1415245                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1415245                       # number of overall hits
system.cpu3.icache.overall_hits::total        1415245                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32378603                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32378603                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32378603                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32378603                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32378603                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32378603                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1415299                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1415299                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1415299                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1415299                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1415299                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1415299                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 599603.759259                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 599603.759259                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 599603.759259                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 599603.759259                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 599603.759259                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 599603.759259                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     19640232                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     19640232                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     19640232                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     19640232                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     19640232                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     19640232                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 479030.048780                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 479030.048780                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 479030.048780                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 479030.048780                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 479030.048780                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 479030.048780                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5256                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170678996                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5512                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30964.984761                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.216948                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.783052                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.879754                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.120246                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       980086                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         980086                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       668071                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        668071                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1777                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1777                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1572                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1648157                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1648157                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1648157                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1648157                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13633                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13633                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          421                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          421                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14054                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14054                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14054                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14054                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1503317574                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1503317574                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     46649546                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     46649546                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1549967120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1549967120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1549967120                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1549967120                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       668492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       668492                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1662211                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1662211                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1662211                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1662211                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013719                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013719                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000630                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000630                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008455                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008455                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008455                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008455                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110270.488814                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110270.488814                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 110806.522565                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 110806.522565                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110286.546179                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110286.546179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110286.546179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110286.546179                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       123001                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 61500.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1721                       # number of writebacks
system.cpu3.dcache.writebacks::total             1721                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8425                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8425                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          372                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          372                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8797                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8797                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8797                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8797                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5208                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5208                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5257                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5257                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5257                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5257                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    441285496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    441285496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1070952                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1070952                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    442356448                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    442356448                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    442356448                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    442356448                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005241                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005241                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003163                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003163                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84732.238095                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84732.238095                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21856.163265                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21856.163265                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 84146.176146                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84146.176146                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 84146.176146                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84146.176146                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
