
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401cf0 <.init>:
  401cf0:	stp	x29, x30, [sp, #-16]!
  401cf4:	mov	x29, sp
  401cf8:	bl	402320 <__fxstatat@plt+0x60>
  401cfc:	ldp	x29, x30, [sp], #16
  401d00:	ret

Disassembly of section .plt:

0000000000401d10 <mbrtowc@plt-0x20>:
  401d10:	stp	x16, x30, [sp, #-16]!
  401d14:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd40>
  401d18:	ldr	x17, [x16, #4088]
  401d1c:	add	x16, x16, #0xff8
  401d20:	br	x17
  401d24:	nop
  401d28:	nop
  401d2c:	nop

0000000000401d30 <mbrtowc@plt>:
  401d30:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401d34:	ldr	x17, [x16]
  401d38:	add	x16, x16, #0x0
  401d3c:	br	x17

0000000000401d40 <memcpy@plt>:
  401d40:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401d44:	ldr	x17, [x16, #8]
  401d48:	add	x16, x16, #0x8
  401d4c:	br	x17

0000000000401d50 <memmove@plt>:
  401d50:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401d54:	ldr	x17, [x16, #16]
  401d58:	add	x16, x16, #0x10
  401d5c:	br	x17

0000000000401d60 <_exit@plt>:
  401d60:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401d64:	ldr	x17, [x16, #24]
  401d68:	add	x16, x16, #0x18
  401d6c:	br	x17

0000000000401d70 <getcwd@plt>:
  401d70:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401d74:	ldr	x17, [x16, #32]
  401d78:	add	x16, x16, #0x20
  401d7c:	br	x17

0000000000401d80 <strlen@plt>:
  401d80:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401d84:	ldr	x17, [x16, #40]
  401d88:	add	x16, x16, #0x28
  401d8c:	br	x17

0000000000401d90 <__sprintf_chk@plt>:
  401d90:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401d94:	ldr	x17, [x16, #48]
  401d98:	add	x16, x16, #0x30
  401d9c:	br	x17

0000000000401da0 <mbstowcs@plt>:
  401da0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401da4:	ldr	x17, [x16, #56]
  401da8:	add	x16, x16, #0x38
  401dac:	br	x17

0000000000401db0 <exit@plt>:
  401db0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401db4:	ldr	x17, [x16, #64]
  401db8:	add	x16, x16, #0x40
  401dbc:	br	x17

0000000000401dc0 <error@plt>:
  401dc0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401dc4:	ldr	x17, [x16, #72]
  401dc8:	add	x16, x16, #0x48
  401dcc:	br	x17

0000000000401dd0 <fchdir@plt>:
  401dd0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401dd4:	ldr	x17, [x16, #80]
  401dd8:	add	x16, x16, #0x50
  401ddc:	br	x17

0000000000401de0 <readlink@plt>:
  401de0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401de4:	ldr	x17, [x16, #88]
  401de8:	add	x16, x16, #0x58
  401dec:	br	x17

0000000000401df0 <ferror_unlocked@plt>:
  401df0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401df4:	ldr	x17, [x16, #96]
  401df8:	add	x16, x16, #0x60
  401dfc:	br	x17

0000000000401e00 <__cxa_atexit@plt>:
  401e00:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e04:	ldr	x17, [x16, #104]
  401e08:	add	x16, x16, #0x68
  401e0c:	br	x17

0000000000401e10 <iswcntrl@plt>:
  401e10:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e14:	ldr	x17, [x16, #112]
  401e18:	add	x16, x16, #0x70
  401e1c:	br	x17

0000000000401e20 <statfs@plt>:
  401e20:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e24:	ldr	x17, [x16, #120]
  401e28:	add	x16, x16, #0x78
  401e2c:	br	x17

0000000000401e30 <lseek@plt>:
  401e30:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e34:	ldr	x17, [x16, #128]
  401e38:	add	x16, x16, #0x80
  401e3c:	br	x17

0000000000401e40 <__fpending@plt>:
  401e40:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e44:	ldr	x17, [x16, #136]
  401e48:	add	x16, x16, #0x88
  401e4c:	br	x17

0000000000401e50 <gnu_dev_makedev@plt>:
  401e50:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e54:	ldr	x17, [x16, #144]
  401e58:	add	x16, x16, #0x90
  401e5c:	br	x17

0000000000401e60 <localeconv@plt>:
  401e60:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e64:	ldr	x17, [x16, #152]
  401e68:	add	x16, x16, #0x98
  401e6c:	br	x17

0000000000401e70 <fileno@plt>:
  401e70:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e74:	ldr	x17, [x16, #160]
  401e78:	add	x16, x16, #0xa0
  401e7c:	br	x17

0000000000401e80 <putc_unlocked@plt>:
  401e80:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e84:	ldr	x17, [x16, #168]
  401e88:	add	x16, x16, #0xa8
  401e8c:	br	x17

0000000000401e90 <__memcpy_chk@plt>:
  401e90:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401e94:	ldr	x17, [x16, #176]
  401e98:	add	x16, x16, #0xb0
  401e9c:	br	x17

0000000000401ea0 <fclose@plt>:
  401ea0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401ea4:	ldr	x17, [x16, #184]
  401ea8:	add	x16, x16, #0xb8
  401eac:	br	x17

0000000000401eb0 <nl_langinfo@plt>:
  401eb0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401eb4:	ldr	x17, [x16, #192]
  401eb8:	add	x16, x16, #0xc0
  401ebc:	br	x17

0000000000401ec0 <fopen@plt>:
  401ec0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401ec4:	ldr	x17, [x16, #200]
  401ec8:	add	x16, x16, #0xc8
  401ecc:	br	x17

0000000000401ed0 <malloc@plt>:
  401ed0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401ed4:	ldr	x17, [x16, #208]
  401ed8:	add	x16, x16, #0xd0
  401edc:	br	x17

0000000000401ee0 <wcwidth@plt>:
  401ee0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401ee4:	ldr	x17, [x16, #216]
  401ee8:	add	x16, x16, #0xd8
  401eec:	br	x17

0000000000401ef0 <open@plt>:
  401ef0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401ef4:	ldr	x17, [x16, #224]
  401ef8:	add	x16, x16, #0xe0
  401efc:	br	x17

0000000000401f00 <wcswidth@plt>:
  401f00:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f04:	ldr	x17, [x16, #232]
  401f08:	add	x16, x16, #0xe8
  401f0c:	br	x17

0000000000401f10 <strncmp@plt>:
  401f10:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f14:	ldr	x17, [x16, #240]
  401f18:	add	x16, x16, #0xf0
  401f1c:	br	x17

0000000000401f20 <bindtextdomain@plt>:
  401f20:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f24:	ldr	x17, [x16, #248]
  401f28:	add	x16, x16, #0xf8
  401f2c:	br	x17

0000000000401f30 <__libc_start_main@plt>:
  401f30:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f34:	ldr	x17, [x16, #256]
  401f38:	add	x16, x16, #0x100
  401f3c:	br	x17

0000000000401f40 <strverscmp@plt>:
  401f40:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f44:	ldr	x17, [x16, #264]
  401f48:	add	x16, x16, #0x108
  401f4c:	br	x17

0000000000401f50 <__printf_chk@plt>:
  401f50:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f54:	ldr	x17, [x16, #272]
  401f58:	add	x16, x16, #0x110
  401f5c:	br	x17

0000000000401f60 <memset@plt>:
  401f60:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f64:	ldr	x17, [x16, #280]
  401f68:	add	x16, x16, #0x118
  401f6c:	br	x17

0000000000401f70 <putchar_unlocked@plt>:
  401f70:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f74:	ldr	x17, [x16, #288]
  401f78:	add	x16, x16, #0x120
  401f7c:	br	x17

0000000000401f80 <calloc@plt>:
  401f80:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f84:	ldr	x17, [x16, #296]
  401f88:	add	x16, x16, #0x128
  401f8c:	br	x17

0000000000401f90 <setmntent@plt>:
  401f90:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401f94:	ldr	x17, [x16, #304]
  401f98:	add	x16, x16, #0x130
  401f9c:	br	x17

0000000000401fa0 <endmntent@plt>:
  401fa0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401fa4:	ldr	x17, [x16, #312]
  401fa8:	add	x16, x16, #0x138
  401fac:	br	x17

0000000000401fb0 <bcmp@plt>:
  401fb0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401fb4:	ldr	x17, [x16, #320]
  401fb8:	add	x16, x16, #0x140
  401fbc:	br	x17

0000000000401fc0 <realloc@plt>:
  401fc0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401fc4:	ldr	x17, [x16, #328]
  401fc8:	add	x16, x16, #0x148
  401fcc:	br	x17

0000000000401fd0 <strdup@plt>:
  401fd0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401fd4:	ldr	x17, [x16, #336]
  401fd8:	add	x16, x16, #0x150
  401fdc:	br	x17

0000000000401fe0 <close@plt>:
  401fe0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401fe4:	ldr	x17, [x16, #344]
  401fe8:	add	x16, x16, #0x158
  401fec:	br	x17

0000000000401ff0 <strrchr@plt>:
  401ff0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  401ff4:	ldr	x17, [x16, #352]
  401ff8:	add	x16, x16, #0x160
  401ffc:	br	x17

0000000000402000 <__gmon_start__@plt>:
  402000:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402004:	ldr	x17, [x16, #360]
  402008:	add	x16, x16, #0x168
  40200c:	br	x17

0000000000402010 <strtoumax@plt>:
  402010:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402014:	ldr	x17, [x16, #368]
  402018:	add	x16, x16, #0x170
  40201c:	br	x17

0000000000402020 <abort@plt>:
  402020:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402024:	ldr	x17, [x16, #376]
  402028:	add	x16, x16, #0x178
  40202c:	br	x17

0000000000402030 <statvfs@plt>:
  402030:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402034:	ldr	x17, [x16, #384]
  402038:	add	x16, x16, #0x180
  40203c:	br	x17

0000000000402040 <mbsinit@plt>:
  402040:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402044:	ldr	x17, [x16, #392]
  402048:	add	x16, x16, #0x188
  40204c:	br	x17

0000000000402050 <canonicalize_file_name@plt>:
  402050:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402054:	ldr	x17, [x16, #400]
  402058:	add	x16, x16, #0x190
  40205c:	br	x17

0000000000402060 <textdomain@plt>:
  402060:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402064:	ldr	x17, [x16, #408]
  402068:	add	x16, x16, #0x198
  40206c:	br	x17

0000000000402070 <__asprintf_chk@plt>:
  402070:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402074:	ldr	x17, [x16, #416]
  402078:	add	x16, x16, #0x1a0
  40207c:	br	x17

0000000000402080 <getopt_long@plt>:
  402080:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402084:	ldr	x17, [x16, #424]
  402088:	add	x16, x16, #0x1a8
  40208c:	br	x17

0000000000402090 <__fprintf_chk@plt>:
  402090:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402094:	ldr	x17, [x16, #432]
  402098:	add	x16, x16, #0x1b0
  40209c:	br	x17

00000000004020a0 <strcmp@plt>:
  4020a0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4020a4:	ldr	x17, [x16, #440]
  4020a8:	add	x16, x16, #0x1b8
  4020ac:	br	x17

00000000004020b0 <__ctype_b_loc@plt>:
  4020b0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4020b4:	ldr	x17, [x16, #448]
  4020b8:	add	x16, x16, #0x1c0
  4020bc:	br	x17

00000000004020c0 <fseeko@plt>:
  4020c0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4020c4:	ldr	x17, [x16, #456]
  4020c8:	add	x16, x16, #0x1c8
  4020cc:	br	x17

00000000004020d0 <getline@plt>:
  4020d0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4020d4:	ldr	x17, [x16, #464]
  4020d8:	add	x16, x16, #0x1d0
  4020dc:	br	x17

00000000004020e0 <chdir@plt>:
  4020e0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4020e4:	ldr	x17, [x16, #472]
  4020e8:	add	x16, x16, #0x1d8
  4020ec:	br	x17

00000000004020f0 <free@plt>:
  4020f0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4020f4:	ldr	x17, [x16, #480]
  4020f8:	add	x16, x16, #0x1e0
  4020fc:	br	x17

0000000000402100 <sync@plt>:
  402100:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402104:	ldr	x17, [x16, #488]
  402108:	add	x16, x16, #0x1e8
  40210c:	br	x17

0000000000402110 <__ctype_get_mb_cur_max@plt>:
  402110:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402114:	ldr	x17, [x16, #496]
  402118:	add	x16, x16, #0x1f0
  40211c:	br	x17

0000000000402120 <hasmntopt@plt>:
  402120:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402124:	ldr	x17, [x16, #504]
  402128:	add	x16, x16, #0x1f8
  40212c:	br	x17

0000000000402130 <strspn@plt>:
  402130:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402134:	ldr	x17, [x16, #512]
  402138:	add	x16, x16, #0x200
  40213c:	br	x17

0000000000402140 <strchr@plt>:
  402140:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402144:	ldr	x17, [x16, #520]
  402148:	add	x16, x16, #0x208
  40214c:	br	x17

0000000000402150 <memrchr@plt>:
  402150:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402154:	ldr	x17, [x16, #528]
  402158:	add	x16, x16, #0x210
  40215c:	br	x17

0000000000402160 <fwrite@plt>:
  402160:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402164:	ldr	x17, [x16, #536]
  402168:	add	x16, x16, #0x218
  40216c:	br	x17

0000000000402170 <fcntl@plt>:
  402170:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402174:	ldr	x17, [x16, #544]
  402178:	add	x16, x16, #0x220
  40217c:	br	x17

0000000000402180 <fflush@plt>:
  402180:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402184:	ldr	x17, [x16, #552]
  402188:	add	x16, x16, #0x228
  40218c:	br	x17

0000000000402190 <__lxstat@plt>:
  402190:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402194:	ldr	x17, [x16, #560]
  402198:	add	x16, x16, #0x230
  40219c:	br	x17

00000000004021a0 <memchr@plt>:
  4021a0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4021a4:	ldr	x17, [x16, #568]
  4021a8:	add	x16, x16, #0x238
  4021ac:	br	x17

00000000004021b0 <isatty@plt>:
  4021b0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4021b4:	ldr	x17, [x16, #576]
  4021b8:	add	x16, x16, #0x240
  4021bc:	br	x17

00000000004021c0 <wcstombs@plt>:
  4021c0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4021c4:	ldr	x17, [x16, #584]
  4021c8:	add	x16, x16, #0x248
  4021cc:	br	x17

00000000004021d0 <__mempcpy_chk@plt>:
  4021d0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4021d4:	ldr	x17, [x16, #592]
  4021d8:	add	x16, x16, #0x250
  4021dc:	br	x17

00000000004021e0 <strstr@plt>:
  4021e0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4021e4:	ldr	x17, [x16, #600]
  4021e8:	add	x16, x16, #0x258
  4021ec:	br	x17

00000000004021f0 <dcgettext@plt>:
  4021f0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4021f4:	ldr	x17, [x16, #608]
  4021f8:	add	x16, x16, #0x260
  4021fc:	br	x17

0000000000402200 <__isoc99_sscanf@plt>:
  402200:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402204:	ldr	x17, [x16, #616]
  402208:	add	x16, x16, #0x268
  40220c:	br	x17

0000000000402210 <fputs_unlocked@plt>:
  402210:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402214:	ldr	x17, [x16, #624]
  402218:	add	x16, x16, #0x270
  40221c:	br	x17

0000000000402220 <__freading@plt>:
  402220:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402224:	ldr	x17, [x16, #632]
  402228:	add	x16, x16, #0x278
  40222c:	br	x17

0000000000402230 <getmntent@plt>:
  402230:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402234:	ldr	x17, [x16, #640]
  402238:	add	x16, x16, #0x280
  40223c:	br	x17

0000000000402240 <iswprint@plt>:
  402240:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402244:	ldr	x17, [x16, #648]
  402248:	add	x16, x16, #0x288
  40224c:	br	x17

0000000000402250 <openat@plt>:
  402250:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402254:	ldr	x17, [x16, #656]
  402258:	add	x16, x16, #0x290
  40225c:	br	x17

0000000000402260 <__assert_fail@plt>:
  402260:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402264:	ldr	x17, [x16, #664]
  402268:	add	x16, x16, #0x298
  40226c:	br	x17

0000000000402270 <__errno_location@plt>:
  402270:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402274:	ldr	x17, [x16, #672]
  402278:	add	x16, x16, #0x2a0
  40227c:	br	x17

0000000000402280 <uname@plt>:
  402280:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402284:	ldr	x17, [x16, #680]
  402288:	add	x16, x16, #0x2a8
  40228c:	br	x17

0000000000402290 <getenv@plt>:
  402290:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402294:	ldr	x17, [x16, #688]
  402298:	add	x16, x16, #0x2b0
  40229c:	br	x17

00000000004022a0 <__xstat@plt>:
  4022a0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4022a4:	ldr	x17, [x16, #696]
  4022a8:	add	x16, x16, #0x2b8
  4022ac:	br	x17

00000000004022b0 <setlocale@plt>:
  4022b0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4022b4:	ldr	x17, [x16, #704]
  4022b8:	add	x16, x16, #0x2c0
  4022bc:	br	x17

00000000004022c0 <__fxstatat@plt>:
  4022c0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  4022c4:	ldr	x17, [x16, #712]
  4022c8:	add	x16, x16, #0x2c8
  4022cc:	br	x17

Disassembly of section .text:

00000000004022d0 <.text>:
  4022d0:	mov	x29, #0x0                   	// #0
  4022d4:	mov	x30, #0x0                   	// #0
  4022d8:	mov	x5, x0
  4022dc:	ldr	x1, [sp]
  4022e0:	add	x2, sp, #0x8
  4022e4:	mov	x6, sp
  4022e8:	movz	x0, #0x0, lsl #48
  4022ec:	movk	x0, #0x0, lsl #32
  4022f0:	movk	x0, #0x40, lsl #16
  4022f4:	movk	x0, #0x2770
  4022f8:	movz	x3, #0x0, lsl #48
  4022fc:	movk	x3, #0x0, lsl #32
  402300:	movk	x3, #0x40, lsl #16
  402304:	movk	x3, #0xd050
  402308:	movz	x4, #0x0, lsl #48
  40230c:	movk	x4, #0x0, lsl #32
  402310:	movk	x4, #0x40, lsl #16
  402314:	movk	x4, #0xd0d0
  402318:	bl	401f30 <__libc_start_main@plt>
  40231c:	bl	402020 <abort@plt>
  402320:	adrp	x0, 41f000 <__fxstatat@plt+0x1cd40>
  402324:	ldr	x0, [x0, #4064]
  402328:	cbz	x0, 402330 <__fxstatat@plt+0x70>
  40232c:	b	402000 <__gmon_start__@plt>
  402330:	ret
  402334:	nop
  402338:	adrp	x0, 420000 <__fxstatat@plt+0x1dd40>
  40233c:	add	x0, x0, #0x5a0
  402340:	adrp	x1, 420000 <__fxstatat@plt+0x1dd40>
  402344:	add	x1, x1, #0x5a0
  402348:	cmp	x1, x0
  40234c:	b.eq	402364 <__fxstatat@plt+0xa4>  // b.none
  402350:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402354:	ldr	x1, [x1, #328]
  402358:	cbz	x1, 402364 <__fxstatat@plt+0xa4>
  40235c:	mov	x16, x1
  402360:	br	x16
  402364:	ret
  402368:	adrp	x0, 420000 <__fxstatat@plt+0x1dd40>
  40236c:	add	x0, x0, #0x5a0
  402370:	adrp	x1, 420000 <__fxstatat@plt+0x1dd40>
  402374:	add	x1, x1, #0x5a0
  402378:	sub	x1, x1, x0
  40237c:	lsr	x2, x1, #63
  402380:	add	x1, x2, x1, asr #3
  402384:	cmp	xzr, x1, asr #1
  402388:	asr	x1, x1, #1
  40238c:	b.eq	4023a4 <__fxstatat@plt+0xe4>  // b.none
  402390:	adrp	x2, 40d000 <__fxstatat@plt+0xad40>
  402394:	ldr	x2, [x2, #336]
  402398:	cbz	x2, 4023a4 <__fxstatat@plt+0xe4>
  40239c:	mov	x16, x2
  4023a0:	br	x16
  4023a4:	ret
  4023a8:	stp	x29, x30, [sp, #-32]!
  4023ac:	mov	x29, sp
  4023b0:	str	x19, [sp, #16]
  4023b4:	adrp	x19, 420000 <__fxstatat@plt+0x1dd40>
  4023b8:	ldrb	w0, [x19, #1488]
  4023bc:	cbnz	w0, 4023cc <__fxstatat@plt+0x10c>
  4023c0:	bl	402338 <__fxstatat@plt+0x78>
  4023c4:	mov	w0, #0x1                   	// #1
  4023c8:	strb	w0, [x19, #1488]
  4023cc:	ldr	x19, [sp, #16]
  4023d0:	ldp	x29, x30, [sp], #32
  4023d4:	ret
  4023d8:	b	402368 <__fxstatat@plt+0xa8>
  4023dc:	stp	x29, x30, [sp, #-32]!
  4023e0:	stp	x20, x19, [sp, #16]
  4023e4:	mov	w19, w0
  4023e8:	mov	x29, sp
  4023ec:	cbnz	w0, 402530 <__fxstatat@plt+0x270>
  4023f0:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4023f4:	add	x1, x1, #0x57f
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	4021f0 <dcgettext@plt>
  402404:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402408:	ldr	x2, [x8, #1664]
  40240c:	mov	x1, x0
  402410:	mov	w0, #0x1                   	// #1
  402414:	bl	401f50 <__printf_chk@plt>
  402418:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  40241c:	add	x1, x1, #0x5a0
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	4021f0 <dcgettext@plt>
  40242c:	adrp	x20, 420000 <__fxstatat@plt+0x1dd40>
  402430:	ldr	x1, [x20, #1472]
  402434:	bl	402210 <fputs_unlocked@plt>
  402438:	bl	40256c <__fxstatat@plt+0x2ac>
  40243c:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402440:	add	x1, x1, #0x604
  402444:	mov	w2, #0x5                   	// #5
  402448:	mov	x0, xzr
  40244c:	bl	4021f0 <dcgettext@plt>
  402450:	ldr	x1, [x20, #1472]
  402454:	bl	402210 <fputs_unlocked@plt>
  402458:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  40245c:	add	x1, x1, #0x79e
  402460:	mov	w2, #0x5                   	// #5
  402464:	mov	x0, xzr
  402468:	bl	4021f0 <dcgettext@plt>
  40246c:	ldr	x1, [x20, #1472]
  402470:	bl	402210 <fputs_unlocked@plt>
  402474:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402478:	add	x1, x1, #0x89d
  40247c:	mov	w2, #0x5                   	// #5
  402480:	mov	x0, xzr
  402484:	bl	4021f0 <dcgettext@plt>
  402488:	ldr	x1, [x20, #1472]
  40248c:	bl	402210 <fputs_unlocked@plt>
  402490:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402494:	add	x1, x1, #0x9a7
  402498:	mov	w2, #0x5                   	// #5
  40249c:	mov	x0, xzr
  4024a0:	bl	4021f0 <dcgettext@plt>
  4024a4:	ldr	x1, [x20, #1472]
  4024a8:	bl	402210 <fputs_unlocked@plt>
  4024ac:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4024b0:	add	x1, x1, #0xa28
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	mov	x0, xzr
  4024bc:	bl	4021f0 <dcgettext@plt>
  4024c0:	ldr	x1, [x20, #1472]
  4024c4:	bl	402210 <fputs_unlocked@plt>
  4024c8:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4024cc:	add	x1, x1, #0xb08
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	mov	x0, xzr
  4024d8:	bl	4021f0 <dcgettext@plt>
  4024dc:	ldr	x1, [x20, #1472]
  4024e0:	bl	402210 <fputs_unlocked@plt>
  4024e4:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4024e8:	add	x1, x1, #0xb35
  4024ec:	mov	w2, #0x5                   	// #5
  4024f0:	mov	x0, xzr
  4024f4:	bl	4021f0 <dcgettext@plt>
  4024f8:	ldr	x1, [x20, #1472]
  4024fc:	bl	402210 <fputs_unlocked@plt>
  402500:	bl	40259c <__fxstatat@plt+0x2dc>
  402504:	bl	4025d4 <__fxstatat@plt+0x314>
  402508:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  40250c:	add	x1, x1, #0xb6e
  402510:	mov	w2, #0x5                   	// #5
  402514:	mov	x0, xzr
  402518:	bl	4021f0 <dcgettext@plt>
  40251c:	ldr	x1, [x20, #1472]
  402520:	bl	402210 <fputs_unlocked@plt>
  402524:	bl	402604 <__fxstatat@plt+0x344>
  402528:	mov	w0, w19
  40252c:	bl	401db0 <exit@plt>
  402530:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402534:	ldr	x20, [x8, #1448]
  402538:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  40253c:	add	x1, x1, #0x558
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, xzr
  402548:	bl	4021f0 <dcgettext@plt>
  40254c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402550:	ldr	x3, [x8, #1664]
  402554:	mov	x2, x0
  402558:	mov	w1, #0x1                   	// #1
  40255c:	mov	x0, x20
  402560:	bl	402090 <__fprintf_chk@plt>
  402564:	mov	w0, w19
  402568:	bl	401db0 <exit@plt>
  40256c:	stp	x29, x30, [sp, #-16]!
  402570:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402574:	add	x1, x1, #0xd89
  402578:	mov	w2, #0x5                   	// #5
  40257c:	mov	x0, xzr
  402580:	mov	x29, sp
  402584:	bl	4021f0 <dcgettext@plt>
  402588:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40258c:	ldr	x1, [x8, #1472]
  402590:	bl	402210 <fputs_unlocked@plt>
  402594:	ldp	x29, x30, [sp], #16
  402598:	ret
  40259c:	stp	x29, x30, [sp, #-16]!
  4025a0:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4025a4:	add	x1, x1, #0xdd4
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	mov	x0, xzr
  4025b0:	mov	x29, sp
  4025b4:	bl	4021f0 <dcgettext@plt>
  4025b8:	adrp	x2, 40d000 <__fxstatat@plt+0xad40>
  4025bc:	mov	x1, x0
  4025c0:	add	x2, x2, #0xb6b
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	bl	401f50 <__printf_chk@plt>
  4025cc:	ldp	x29, x30, [sp], #16
  4025d0:	ret
  4025d4:	stp	x29, x30, [sp, #-16]!
  4025d8:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4025dc:	add	x1, x1, #0xeb3
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	mov	x0, xzr
  4025e8:	mov	x29, sp
  4025ec:	bl	4021f0 <dcgettext@plt>
  4025f0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4025f4:	ldr	x1, [x8, #1472]
  4025f8:	bl	402210 <fputs_unlocked@plt>
  4025fc:	ldp	x29, x30, [sp], #16
  402600:	ret
  402604:	sub	sp, sp, #0xa0
  402608:	adrp	x8, 40d000 <__fxstatat@plt+0xad40>
  40260c:	add	x8, x8, #0x488
  402610:	ldp	q0, q4, [x8]
  402614:	ldp	q1, q2, [x8, #48]
  402618:	stp	x20, x19, [sp, #144]
  40261c:	adrp	x19, 40d000 <__fxstatat@plt+0xad40>
  402620:	str	q0, [sp]
  402624:	ldr	q0, [x8, #32]
  402628:	str	q1, [sp, #48]
  40262c:	ldp	q3, q1, [x8, #80]
  402630:	ldr	x1, [sp]
  402634:	str	x21, [sp, #128]
  402638:	add	x19, x19, #0xc4a
  40263c:	mov	x21, sp
  402640:	stp	x29, x30, [sp, #112]
  402644:	add	x29, sp, #0x70
  402648:	stp	q2, q3, [sp, #64]
  40264c:	str	q1, [sp, #96]
  402650:	stp	q4, q0, [sp, #16]
  402654:	cbz	x1, 402674 <__fxstatat@plt+0x3b4>
  402658:	adrp	x20, 40d000 <__fxstatat@plt+0xad40>
  40265c:	add	x20, x20, #0xc4a
  402660:	mov	x0, x20
  402664:	bl	4020a0 <strcmp@plt>
  402668:	cbz	w0, 402674 <__fxstatat@plt+0x3b4>
  40266c:	ldr	x1, [x21, #16]!
  402670:	cbnz	x1, 402660 <__fxstatat@plt+0x3a0>
  402674:	ldr	x8, [x21, #8]
  402678:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  40267c:	add	x1, x1, #0xfe6
  402680:	mov	w2, #0x5                   	// #5
  402684:	cmp	x8, #0x0
  402688:	mov	x0, xzr
  40268c:	csel	x20, x19, x8, eq  // eq = none
  402690:	bl	4021f0 <dcgettext@plt>
  402694:	adrp	x2, 40d000 <__fxstatat@plt+0xad40>
  402698:	adrp	x3, 40d000 <__fxstatat@plt+0xad40>
  40269c:	mov	x1, x0
  4026a0:	add	x2, x2, #0xcad
  4026a4:	add	x3, x3, #0xffd
  4026a8:	mov	w0, #0x1                   	// #1
  4026ac:	bl	401f50 <__printf_chk@plt>
  4026b0:	mov	w0, #0x5                   	// #5
  4026b4:	mov	x1, xzr
  4026b8:	bl	4022b0 <setlocale@plt>
  4026bc:	cbz	x0, 4026f4 <__fxstatat@plt+0x434>
  4026c0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4026c4:	add	x1, x1, #0x25
  4026c8:	mov	w2, #0x3                   	// #3
  4026cc:	bl	401f10 <strncmp@plt>
  4026d0:	cbz	w0, 4026f4 <__fxstatat@plt+0x434>
  4026d4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4026d8:	add	x1, x1, #0x29
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x0, xzr
  4026e4:	bl	4021f0 <dcgettext@plt>
  4026e8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4026ec:	ldr	x1, [x8, #1472]
  4026f0:	bl	402210 <fputs_unlocked@plt>
  4026f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4026f8:	add	x1, x1, #0x70
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	mov	x0, xzr
  402704:	bl	4021f0 <dcgettext@plt>
  402708:	adrp	x2, 40d000 <__fxstatat@plt+0xad40>
  40270c:	mov	x1, x0
  402710:	add	x2, x2, #0xffd
  402714:	mov	w0, #0x1                   	// #1
  402718:	mov	x3, x19
  40271c:	bl	401f50 <__printf_chk@plt>
  402720:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  402724:	add	x1, x1, #0x8b
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	4021f0 <dcgettext@plt>
  402734:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  402738:	adrp	x9, 40d000 <__fxstatat@plt+0xad40>
  40273c:	add	x8, x8, #0x929
  402740:	add	x9, x9, #0xfa3
  402744:	cmp	x20, x19
  402748:	mov	x1, x0
  40274c:	csel	x3, x9, x8, eq  // eq = none
  402750:	mov	w0, #0x1                   	// #1
  402754:	mov	x2, x20
  402758:	bl	401f50 <__printf_chk@plt>
  40275c:	ldp	x20, x19, [sp, #144]
  402760:	ldr	x21, [sp, #128]
  402764:	ldp	x29, x30, [sp, #112]
  402768:	add	sp, sp, #0xa0
  40276c:	ret
  402770:	sub	sp, sp, #0x80
  402774:	stp	x29, x30, [sp, #32]
  402778:	stp	x28, x27, [sp, #48]
  40277c:	stp	x26, x25, [sp, #64]
  402780:	stp	x24, x23, [sp, #80]
  402784:	stp	x22, x21, [sp, #96]
  402788:	stp	x20, x19, [sp, #112]
  40278c:	ldr	x8, [x1]
  402790:	mov	w20, w0
  402794:	add	x29, sp, #0x20
  402798:	mov	x19, x1
  40279c:	mov	x0, x8
  4027a0:	bl	407954 <__fxstatat@plt+0x5694>
  4027a4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4027a8:	add	x1, x1, #0x929
  4027ac:	mov	w0, #0x6                   	// #6
  4027b0:	bl	4022b0 <setlocale@plt>
  4027b4:	adrp	x21, 40d000 <__fxstatat@plt+0xad40>
  4027b8:	add	x21, x21, #0xcb1
  4027bc:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4027c0:	add	x1, x1, #0xc4d
  4027c4:	mov	x0, x21
  4027c8:	bl	401f20 <bindtextdomain@plt>
  4027cc:	mov	x0, x21
  4027d0:	bl	402060 <textdomain@plt>
  4027d4:	adrp	x0, 405000 <__fxstatat@plt+0x2d40>
  4027d8:	add	x0, x0, #0x6e4
  4027dc:	bl	40d0d8 <__fxstatat@plt+0xae18>
  4027e0:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  4027e4:	adrp	x14, 420000 <__fxstatat@plt+0x1dd40>
  4027e8:	adrp	x13, 420000 <__fxstatat@plt+0x1dd40>
  4027ec:	adrp	x15, 420000 <__fxstatat@plt+0x1dd40>
  4027f0:	adrp	x12, 420000 <__fxstatat@plt+0x1dd40>
  4027f4:	adrp	x17, 420000 <__fxstatat@plt+0x1dd40>
  4027f8:	mov	w25, #0xffffffff            	// #-1
  4027fc:	adrp	x16, 420000 <__fxstatat@plt+0x1dd40>
  402800:	adrp	x11, 420000 <__fxstatat@plt+0x1dd40>
  402804:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  402808:	adrp	x10, 420000 <__fxstatat@plt+0x1dd40>
  40280c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402810:	mov	w21, #0x1                   	// #1
  402814:	add	x1, x1, #0xc5f
  402818:	mov	w2, #0x5                   	// #5
  40281c:	mov	x0, xzr
  402820:	str	xzr, [x14, #1496]
  402824:	str	xzr, [x13, #1504]
  402828:	strb	wzr, [x15, #1512]
  40282c:	strb	wzr, [x12, #1513]
  402830:	str	w25, [x17, #1516]
  402834:	strb	wzr, [x16, #1520]
  402838:	strb	wzr, [x11, #1521]
  40283c:	strb	wzr, [x9, #1524]
  402840:	strb	wzr, [x10, #1525]
  402844:	str	x21, [x8, #1528]
  402848:	bl	4021f0 <dcgettext@plt>
  40284c:	adrp	x22, 40d000 <__fxstatat@plt+0xad40>
  402850:	adrp	x23, 40d000 <__fxstatat@plt+0xad40>
  402854:	adrp	x27, 40d000 <__fxstatat@plt+0xad40>
  402858:	add	x22, x22, #0xc88
  40285c:	add	x23, x23, #0x268
  402860:	adrp	x28, 420000 <__fxstatat@plt+0x1dd40>
  402864:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  402868:	add	x27, x27, #0x158
  40286c:	str	x0, [sp, #16]
  402870:	stur	wzr, [x29, #-8]
  402874:	sub	x4, x29, #0x4
  402878:	mov	w0, w20
  40287c:	mov	x1, x19
  402880:	mov	x2, x22
  402884:	mov	x3, x23
  402888:	stur	w25, [x29, #-4]
  40288c:	bl	402080 <getopt_long@plt>
  402890:	add	w8, w0, #0x3
  402894:	mov	w26, w0
  402898:	cmp	w8, #0x7b
  40289c:	b.hi	4028c0 <__fxstatat@plt+0x600>  // b.pmore
  4028a0:	adr	x9, 4028b4 <__fxstatat@plt+0x5f4>
  4028a4:	ldrh	w10, [x27, x8, lsl #1]
  4028a8:	add	x9, x9, x10, lsl #2
  4028ac:	mov	w8, wzr
  4028b0:	br	x9
  4028b4:	ldr	x0, [x24, #1456]
  4028b8:	bl	402f18 <__fxstatat@plt+0xc58>
  4028bc:	b	402a28 <__fxstatat@plt+0x768>
  4028c0:	sub	w8, w26, #0x100
  4028c4:	cmp	w8, #0x3
  4028c8:	b.hi	402e44 <__fxstatat@plt+0xb84>  // b.pmore
  4028cc:	adrp	x11, 40d000 <__fxstatat@plt+0xad40>
  4028d0:	add	x11, x11, #0x250
  4028d4:	adr	x9, 4028e4 <__fxstatat@plt+0x624>
  4028d8:	ldrb	w10, [x11, x8]
  4028dc:	add	x9, x9, x10, lsl #2
  4028e0:	br	x9
  4028e4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4028e8:	strb	wzr, [x8, #1597]
  4028ec:	b	402a28 <__fxstatat@plt+0x768>
  4028f0:	ldr	w8, [x28, #1592]
  4028f4:	cmp	w8, #0x4
  4028f8:	b.eq	402e9c <__fxstatat@plt+0xbdc>  // b.none
  4028fc:	str	w21, [x28, #1592]
  402900:	b	402a28 <__fxstatat@plt+0x768>
  402904:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402908:	str	wzr, [x8, #1516]
  40290c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402910:	mov	w9, #0x100000              	// #1048576
  402914:	str	x9, [x8, #1584]
  402918:	b	402a28 <__fxstatat@plt+0x768>
  40291c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402920:	strb	w21, [x8, #1525]
  402924:	b	402a28 <__fxstatat@plt+0x768>
  402928:	ldr	w8, [x28, #1592]
  40292c:	cmp	w8, #0x1
  402930:	b.eq	402e9c <__fxstatat@plt+0xbdc>  // b.none
  402934:	ldur	w9, [x29, #-8]
  402938:	cmp	w8, #0x0
  40293c:	cset	w8, ne  // ne = any
  402940:	orn	w8, w8, w9
  402944:	tbz	w8, #0, 402ea8 <__fxstatat@plt+0xbe8>
  402948:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40294c:	ldrb	w8, [x8, #1520]
  402950:	cmp	w8, #0x1
  402954:	b.eq	402eb4 <__fxstatat@plt+0xbf4>  // b.none
  402958:	ldr	x0, [x24, #1456]
  40295c:	mov	w8, #0x4                   	// #4
  402960:	str	w8, [x28, #1592]
  402964:	cbz	x0, 402a28 <__fxstatat@plt+0x768>
  402968:	bl	402f80 <__fxstatat@plt+0xcc0>
  40296c:	b	402a28 <__fxstatat@plt+0x768>
  402970:	ldr	w8, [x28, #1592]
  402974:	cmp	w8, #0x4
  402978:	b.eq	402ea8 <__fxstatat@plt+0xbe8>  // b.none
  40297c:	mov	w8, #0x1                   	// #1
  402980:	stur	w8, [x29, #-8]
  402984:	b	402a28 <__fxstatat@plt+0x768>
  402988:	ldr	w8, [x28, #1592]
  40298c:	cmp	w8, #0x4
  402990:	b.eq	402eb4 <__fxstatat@plt+0xbf4>  // b.none
  402994:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402998:	strb	w21, [x8, #1520]
  40299c:	b	402a28 <__fxstatat@plt+0x768>
  4029a0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4029a4:	strb	w21, [x8, #1597]
  4029a8:	b	402a28 <__fxstatat@plt+0x768>
  4029ac:	ldr	x0, [x24, #1456]
  4029b0:	adrp	x1, 420000 <__fxstatat@plt+0x1dd40>
  4029b4:	adrp	x2, 420000 <__fxstatat@plt+0x1dd40>
  4029b8:	add	x1, x1, #0x5ec
  4029bc:	add	x2, x2, #0x630
  4029c0:	bl	40705c <__fxstatat@plt+0x4d9c>
  4029c4:	cbz	w0, 402a28 <__fxstatat@plt+0x768>
  4029c8:	b	402edc <__fxstatat@plt+0xc1c>
  4029cc:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4029d0:	mov	w9, #0xb0                  	// #176
  4029d4:	b	4029f8 <__fxstatat@plt+0x738>
  4029d8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4029dc:	str	wzr, [x8, #1516]
  4029e0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4029e4:	mov	w9, #0x400                 	// #1024
  4029e8:	str	x9, [x8, #1584]
  4029ec:	b	402a28 <__fxstatat@plt+0x768>
  4029f0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4029f4:	mov	w9, #0x90                  	// #144
  4029f8:	str	w9, [x8, #1516]
  4029fc:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402a00:	str	x21, [x8, #1584]
  402a04:	b	402a28 <__fxstatat@plt+0x768>
  402a08:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402a0c:	strb	w21, [x8, #1512]
  402a10:	b	402a28 <__fxstatat@plt+0x768>
  402a14:	ldr	x0, [x24, #1456]
  402a18:	bl	402f4c <__fxstatat@plt+0xc8c>
  402a1c:	b	402a28 <__fxstatat@plt+0x768>
  402a20:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402a24:	strb	w21, [x8, #1596]
  402a28:	mov	w8, #0x1                   	// #1
  402a2c:	tbnz	w8, #0, 402874 <__fxstatat@plt+0x5b4>
  402a30:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402a34:	ldr	w8, [x8, #1516]
  402a38:	adrp	x27, 420000 <__fxstatat@plt+0x1dd40>
  402a3c:	cmn	w8, #0x1
  402a40:	b.ne	402a9c <__fxstatat@plt+0x7dc>  // b.any
  402a44:	ldur	w8, [x29, #-8]
  402a48:	tbz	w8, #0, 402a7c <__fxstatat@plt+0x7bc>
  402a4c:	adrp	x0, 40d000 <__fxstatat@plt+0xad40>
  402a50:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402a54:	add	x0, x0, #0xce9
  402a58:	str	wzr, [x8, #1516]
  402a5c:	bl	402290 <getenv@plt>
  402a60:	cmp	x0, #0x0
  402a64:	mov	w8, #0x200                 	// #512
  402a68:	mov	w9, #0x400                 	// #1024
  402a6c:	csel	x8, x9, x8, eq  // eq = none
  402a70:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  402a74:	str	x8, [x9, #1584]
  402a78:	b	402a9c <__fxstatat@plt+0x7dc>
  402a7c:	adrp	x0, 40d000 <__fxstatat@plt+0xad40>
  402a80:	add	x0, x0, #0xcf9
  402a84:	bl	402290 <getenv@plt>
  402a88:	adrp	x1, 420000 <__fxstatat@plt+0x1dd40>
  402a8c:	adrp	x2, 420000 <__fxstatat@plt+0x1dd40>
  402a90:	add	x1, x1, #0x5ec
  402a94:	add	x2, x2, #0x630
  402a98:	bl	40705c <__fxstatat@plt+0x4d9c>
  402a9c:	ldr	w8, [x28, #1592]
  402aa0:	cmp	w8, #0x1
  402aa4:	b.eq	402ad4 <__fxstatat@plt+0x814>  // b.none
  402aa8:	cmp	w8, #0x4
  402aac:	b.eq	402ad4 <__fxstatat@plt+0x814>  // b.none
  402ab0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402ab4:	ldrb	w8, [x8, #1516]
  402ab8:	tbnz	w8, #4, 402acc <__fxstatat@plt+0x80c>
  402abc:	ldur	w8, [x29, #-8]
  402ac0:	tbz	w8, #0, 402ad4 <__fxstatat@plt+0x814>
  402ac4:	mov	w8, #0x3                   	// #3
  402ac8:	b	402ad0 <__fxstatat@plt+0x810>
  402acc:	mov	w8, #0x2                   	// #2
  402ad0:	str	w8, [x28, #1592]
  402ad4:	ldr	x23, [x27, #1496]
  402ad8:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  402adc:	mov	w24, wzr
  402ae0:	cbz	x23, 402b58 <__fxstatat@plt+0x898>
  402ae4:	adrp	x21, 40d000 <__fxstatat@plt+0xad40>
  402ae8:	add	x21, x21, #0xd07
  402aec:	b	402b30 <__fxstatat@plt+0x870>
  402af0:	mov	w2, #0x5                   	// #5
  402af4:	mov	x0, xzr
  402af8:	mov	x1, x21
  402afc:	bl	4021f0 <dcgettext@plt>
  402b00:	ldr	x8, [x23]
  402b04:	mov	x22, x0
  402b08:	mov	x0, x8
  402b0c:	bl	408eec <__fxstatat@plt+0x6c2c>
  402b10:	mov	x3, x0
  402b14:	mov	w0, wzr
  402b18:	mov	w1, wzr
  402b1c:	mov	x2, x22
  402b20:	bl	401dc0 <error@plt>
  402b24:	mov	w24, #0x1                   	// #1
  402b28:	ldr	x23, [x23, #8]
  402b2c:	cbz	x23, 402b58 <__fxstatat@plt+0x898>
  402b30:	ldr	x25, [x26, #1504]
  402b34:	cbz	x25, 402b28 <__fxstatat@plt+0x868>
  402b38:	ldr	x22, [x23]
  402b3c:	ldr	x1, [x25]
  402b40:	mov	x0, x22
  402b44:	bl	4020a0 <strcmp@plt>
  402b48:	cbz	w0, 402af0 <__fxstatat@plt+0x830>
  402b4c:	ldr	x25, [x25, #8]
  402b50:	cbnz	x25, 402b3c <__fxstatat@plt+0x87c>
  402b54:	b	402b28 <__fxstatat@plt+0x868>
  402b58:	tbnz	w24, #0, 402e20 <__fxstatat@plt+0xb60>
  402b5c:	adrp	x25, 420000 <__fxstatat@plt+0x1dd40>
  402b60:	ldr	w8, [x25, #1464]
  402b64:	cmp	w8, w20
  402b68:	b.ge	402c3c <__fxstatat@plt+0x97c>  // b.tcont
  402b6c:	sub	w8, w20, w8
  402b70:	sxtw	x0, w8
  402b74:	mov	w1, #0x80                  	// #128
  402b78:	bl	409a4c <__fxstatat@plt+0x778c>
  402b7c:	ldrsw	x8, [x25, #1464]
  402b80:	mov	x21, x0
  402b84:	cmp	w8, w20
  402b88:	b.ge	402c3c <__fxstatat@plt+0x97c>  // b.tcont
  402b8c:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  402b90:	add	x24, x21, x8, lsl #7
  402b94:	add	x26, x19, x8, lsl #3
  402b98:	sub	w27, w20, w8
  402b9c:	add	x22, x22, #0xe67
  402ba0:	mov	w28, #0x1                   	// #1
  402ba4:	b	402bf0 <__fxstatat@plt+0x930>
  402ba8:	bl	402270 <__errno_location@plt>
  402bac:	ldr	x2, [x26]
  402bb0:	ldr	w23, [x0]
  402bb4:	mov	w1, #0x3                   	// #3
  402bb8:	mov	w0, wzr
  402bbc:	bl	408d6c <__fxstatat@plt+0x6aac>
  402bc0:	mov	x3, x0
  402bc4:	mov	w0, wzr
  402bc8:	mov	w1, w23
  402bcc:	mov	x2, x22
  402bd0:	bl	401dc0 <error@plt>
  402bd4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402bd8:	strb	w28, [x8, #1524]
  402bdc:	str	xzr, [x26]
  402be0:	add	x24, x24, #0x80
  402be4:	subs	w27, w27, #0x1
  402be8:	add	x26, x26, #0x8
  402bec:	b.eq	402c34 <__fxstatat@plt+0x974>  // b.none
  402bf0:	ldrsw	x8, [x25, #1464]
  402bf4:	ldr	x0, [x26]
  402bf8:	sub	x1, x24, x8, lsl #7
  402bfc:	bl	40d0e8 <__fxstatat@plt+0xae28>
  402c00:	cbnz	w0, 402ba8 <__fxstatat@plt+0x8e8>
  402c04:	ldrsw	x8, [x25, #1464]
  402c08:	sub	x8, x24, x8, lsl #7
  402c0c:	ldr	w8, [x8, #16]
  402c10:	and	w8, w8, #0xf000
  402c14:	cmp	w8, #0x1, lsl #12
  402c18:	b.eq	402be0 <__fxstatat@plt+0x920>  // b.none
  402c1c:	ldr	x0, [x26]
  402c20:	mov	w1, #0x100                 	// #256
  402c24:	bl	401ef0 <open@plt>
  402c28:	tbnz	w0, #31, 402be0 <__fxstatat@plt+0x920>
  402c2c:	bl	401fe0 <close@plt>
  402c30:	b	402be0 <__fxstatat@plt+0x920>
  402c34:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  402c38:	adrp	x27, 420000 <__fxstatat@plt+0x1dd40>
  402c3c:	ldr	x8, [x27, #1496]
  402c40:	ldr	x9, [x26, #1504]
  402c44:	orr	x8, x8, x9
  402c48:	cbz	x8, 402c54 <__fxstatat@plt+0x994>
  402c4c:	mov	w8, #0x1                   	// #1
  402c50:	b	402c7c <__fxstatat@plt+0x9bc>
  402c54:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402c58:	ldrb	w8, [x8, #828]
  402c5c:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  402c60:	ldrb	w9, [x9, #1520]
  402c64:	adrp	x10, 420000 <__fxstatat@plt+0x1dd40>
  402c68:	ldrb	w10, [x10, #1596]
  402c6c:	cmp	w8, #0x0
  402c70:	cset	w8, ne  // ne = any
  402c74:	orr	w8, w9, w8
  402c78:	orr	w8, w10, w8
  402c7c:	and	w0, w8, #0x1
  402c80:	bl	40a698 <__fxstatat@plt+0x83d8>
  402c84:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402c88:	str	x0, [x8, #1600]
  402c8c:	cbnz	x0, 402d30 <__fxstatat@plt+0xa70>
  402c90:	ldr	w8, [x25, #1464]
  402c94:	cmp	w8, w20
  402c98:	b.ge	402ccc <__fxstatat@plt+0xa0c>  // b.tcont
  402c9c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402ca0:	ldrb	w8, [x8, #1512]
  402ca4:	tbnz	w8, #0, 402ccc <__fxstatat@plt+0xa0c>
  402ca8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402cac:	ldrb	w8, [x8, #1596]
  402cb0:	tbnz	w8, #0, 402ccc <__fxstatat@plt+0xa0c>
  402cb4:	ldr	x8, [x27, #1496]
  402cb8:	cbnz	x8, 402ccc <__fxstatat@plt+0xa0c>
  402cbc:	ldr	x8, [x26, #1504]
  402cc0:	cbnz	x8, 402ccc <__fxstatat@plt+0xa0c>
  402cc4:	mov	w22, wzr
  402cc8:	b	402cd0 <__fxstatat@plt+0xa10>
  402ccc:	mov	w22, #0x1                   	// #1
  402cd0:	cbz	w22, 402ce0 <__fxstatat@plt+0xa20>
  402cd4:	adrp	x23, 40e000 <__fxstatat@plt+0xbd40>
  402cd8:	add	x23, x23, #0x929
  402cdc:	b	402cf8 <__fxstatat@plt+0xa38>
  402ce0:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402ce4:	add	x1, x1, #0xd36
  402ce8:	mov	w2, #0x5                   	// #5
  402cec:	mov	x0, xzr
  402cf0:	bl	4021f0 <dcgettext@plt>
  402cf4:	mov	x23, x0
  402cf8:	bl	402270 <__errno_location@plt>
  402cfc:	ldr	w24, [x0]
  402d00:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402d04:	add	x1, x1, #0xd45
  402d08:	mov	w2, #0x5                   	// #5
  402d0c:	mov	x0, xzr
  402d10:	bl	4021f0 <dcgettext@plt>
  402d14:	adrp	x2, 40d000 <__fxstatat@plt+0xad40>
  402d18:	mov	x4, x0
  402d1c:	add	x2, x2, #0xd40
  402d20:	mov	w0, w22
  402d24:	mov	w1, w24
  402d28:	mov	x3, x23
  402d2c:	bl	401dc0 <error@plt>
  402d30:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402d34:	ldrb	w8, [x8, #1597]
  402d38:	cmp	w8, #0x1
  402d3c:	b.ne	402d44 <__fxstatat@plt+0xa84>  // b.any
  402d40:	bl	402100 <sync@plt>
  402d44:	bl	4030e0 <__fxstatat@plt+0xe20>
  402d48:	bl	4032c8 <__fxstatat@plt+0x1008>
  402d4c:	ldrsw	x8, [x25, #1464]
  402d50:	cmp	w8, w20
  402d54:	b.ge	402d9c <__fxstatat@plt+0xadc>  // b.tcont
  402d58:	mov	w9, #0x1                   	// #1
  402d5c:	add	x21, x21, x8, lsl #7
  402d60:	add	x19, x19, x8, lsl #3
  402d64:	adrp	x10, 420000 <__fxstatat@plt+0x1dd40>
  402d68:	sub	w20, w20, w8
  402d6c:	strb	w9, [x10, #1513]
  402d70:	b	402d84 <__fxstatat@plt+0xac4>
  402d74:	add	x21, x21, #0x80
  402d78:	subs	w20, w20, #0x1
  402d7c:	add	x19, x19, #0x8
  402d80:	b.eq	402da0 <__fxstatat@plt+0xae0>  // b.none
  402d84:	ldr	x0, [x19]
  402d88:	cbz	x0, 402d74 <__fxstatat@plt+0xab4>
  402d8c:	ldrsw	x8, [x25, #1464]
  402d90:	sub	x1, x21, x8, lsl #7
  402d94:	bl	40353c <__fxstatat@plt+0x127c>
  402d98:	b	402d74 <__fxstatat@plt+0xab4>
  402d9c:	bl	403588 <__fxstatat@plt+0x12c8>
  402da0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402da4:	ldrb	w8, [x8, #1521]
  402da8:	cmp	w8, #0x1
  402dac:	b.ne	402e10 <__fxstatat@plt+0xb50>  // b.any
  402db0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402db4:	ldrb	w8, [x8, #1525]
  402db8:	cmp	w8, #0x1
  402dbc:	b.ne	402e04 <__fxstatat@plt+0xb44>  // b.any
  402dc0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402dc4:	ldrb	w8, [x8, #780]
  402dc8:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  402dcc:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  402dd0:	add	x9, x9, #0xb66
  402dd4:	add	x0, x0, #0x221
  402dd8:	cmp	w8, #0x0
  402ddc:	adrp	x7, 420000 <__fxstatat@plt+0x1dd40>
  402de0:	csel	x1, x0, x9, eq  // eq = none
  402de4:	add	x7, x7, #0x5f8
  402de8:	mov	x2, xzr
  402dec:	mov	x3, xzr
  402df0:	mov	x4, xzr
  402df4:	mov	w5, wzr
  402df8:	mov	w6, wzr
  402dfc:	strb	wzr, [sp]
  402e00:	bl	4035f4 <__fxstatat@plt+0x1334>
  402e04:	bl	403bb4 <__fxstatat@plt+0x18f4>
  402e08:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  402e0c:	b	402e1c <__fxstatat@plt+0xb5c>
  402e10:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  402e14:	ldrb	w8, [x9, #1524]
  402e18:	tbz	w8, #0, 402ef4 <__fxstatat@plt+0xc34>
  402e1c:	ldrb	w24, [x9, #1524]
  402e20:	and	w0, w24, #0x1
  402e24:	ldp	x20, x19, [sp, #112]
  402e28:	ldp	x22, x21, [sp, #96]
  402e2c:	ldp	x24, x23, [sp, #80]
  402e30:	ldp	x26, x25, [sp, #64]
  402e34:	ldp	x28, x27, [sp, #48]
  402e38:	ldp	x29, x30, [sp, #32]
  402e3c:	add	sp, sp, #0x80
  402e40:	ret
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	bl	4023dc <__fxstatat@plt+0x11c>
  402e4c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402e50:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  402e54:	ldr	x0, [x8, #1472]
  402e58:	ldr	x3, [x9, #1320]
  402e5c:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402e60:	adrp	x2, 40d000 <__fxstatat@plt+0xad40>
  402e64:	adrp	x4, 40d000 <__fxstatat@plt+0xad40>
  402e68:	adrp	x5, 40d000 <__fxstatat@plt+0xad40>
  402e6c:	adrp	x6, 40d000 <__fxstatat@plt+0xad40>
  402e70:	add	x1, x1, #0xc4a
  402e74:	add	x2, x2, #0xcad
  402e78:	add	x4, x4, #0xcbb
  402e7c:	add	x5, x5, #0xccd
  402e80:	add	x6, x6, #0xcdd
  402e84:	mov	x7, xzr
  402e88:	bl	409960 <__fxstatat@plt+0x76a0>
  402e8c:	mov	w0, wzr
  402e90:	bl	401db0 <exit@plt>
  402e94:	mov	w0, wzr
  402e98:	bl	4023dc <__fxstatat@plt+0x11c>
  402e9c:	adrp	x3, 40d000 <__fxstatat@plt+0xad40>
  402ea0:	add	x3, x3, #0xc9b
  402ea4:	b	402ebc <__fxstatat@plt+0xbfc>
  402ea8:	adrp	x3, 40d000 <__fxstatat@plt+0xad40>
  402eac:	add	x3, x3, #0xcaa
  402eb0:	b	402ebc <__fxstatat@plt+0xbfc>
  402eb4:	adrp	x3, 40d000 <__fxstatat@plt+0xad40>
  402eb8:	add	x3, x3, #0xca7
  402ebc:	ldr	x2, [sp, #16]
  402ec0:	adrp	x4, 40d000 <__fxstatat@plt+0xad40>
  402ec4:	add	x4, x4, #0xc9e
  402ec8:	mov	w0, wzr
  402ecc:	mov	w1, wzr
  402ed0:	bl	401dc0 <error@plt>
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	bl	4023dc <__fxstatat@plt+0x11c>
  402edc:	ldur	w1, [x29, #-4]
  402ee0:	ldr	x4, [x24, #1456]
  402ee4:	adrp	x3, 40d000 <__fxstatat@plt+0xad40>
  402ee8:	add	x3, x3, #0x268
  402eec:	mov	w2, w26
  402ef0:	bl	409d04 <__fxstatat@plt+0x7a44>
  402ef4:	adrp	x1, 40d000 <__fxstatat@plt+0xad40>
  402ef8:	add	x1, x1, #0xd6f
  402efc:	mov	w2, #0x5                   	// #5
  402f00:	mov	x0, xzr
  402f04:	bl	4021f0 <dcgettext@plt>
  402f08:	mov	x2, x0
  402f0c:	mov	w0, #0x1                   	// #1
  402f10:	mov	w1, wzr
  402f14:	bl	401dc0 <error@plt>
  402f18:	stp	x29, x30, [sp, #-32]!
  402f1c:	str	x19, [sp, #16]
  402f20:	mov	x19, x0
  402f24:	mov	w0, #0x10                  	// #16
  402f28:	mov	x29, sp
  402f2c:	bl	409a78 <__fxstatat@plt+0x77b8>
  402f30:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402f34:	ldr	x9, [x8, #1496]
  402f38:	str	x0, [x8, #1496]
  402f3c:	stp	x19, x9, [x0]
  402f40:	ldr	x19, [sp, #16]
  402f44:	ldp	x29, x30, [sp], #32
  402f48:	ret
  402f4c:	stp	x29, x30, [sp, #-32]!
  402f50:	str	x19, [sp, #16]
  402f54:	mov	x19, x0
  402f58:	mov	w0, #0x10                  	// #16
  402f5c:	mov	x29, sp
  402f60:	bl	409a78 <__fxstatat@plt+0x77b8>
  402f64:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  402f68:	ldr	x9, [x8, #1504]
  402f6c:	str	x0, [x8, #1504]
  402f70:	stp	x19, x9, [x0]
  402f74:	ldr	x19, [sp, #16]
  402f78:	ldp	x29, x30, [sp], #32
  402f7c:	ret
  402f80:	stp	x29, x30, [sp, #-96]!
  402f84:	str	x27, [sp, #16]
  402f88:	stp	x26, x25, [sp, #32]
  402f8c:	stp	x24, x23, [sp, #48]
  402f90:	stp	x22, x21, [sp, #64]
  402f94:	stp	x20, x19, [sp, #80]
  402f98:	mov	x29, sp
  402f9c:	bl	409c50 <__fxstatat@plt+0x7990>
  402fa0:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  402fa4:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  402fa8:	adrp	x26, 40d000 <__fxstatat@plt+0xad40>
  402fac:	mov	x19, x0
  402fb0:	add	x24, x24, #0x2e8
  402fb4:	add	x23, x23, #0x2e0
  402fb8:	mov	w25, #0x30                  	// #48
  402fbc:	add	x26, x26, #0x4f8
  402fc0:	mov	x20, x0
  402fc4:	mov	w1, #0x2c                  	// #44
  402fc8:	mov	x0, x20
  402fcc:	bl	402140 <strchr@plt>
  402fd0:	mov	x21, x0
  402fd4:	cbz	x0, 402fdc <__fxstatat@plt+0xd1c>
  402fd8:	strb	wzr, [x21], #1
  402fdc:	mov	x22, xzr
  402fe0:	mov	x27, x24
  402fe4:	ldr	x0, [x27]
  402fe8:	mov	x1, x20
  402fec:	bl	4020a0 <strcmp@plt>
  402ff0:	cbz	w0, 403004 <__fxstatat@plt+0xd44>
  402ff4:	add	x22, x22, #0x1
  402ff8:	cmp	x22, #0xc
  402ffc:	add	x27, x27, #0x30
  403000:	b.ne	402fe4 <__fxstatat@plt+0xd24>  // b.any
  403004:	cmp	w22, #0xc
  403008:	b.eq	403058 <__fxstatat@plt+0xd98>  // b.none
  40300c:	umaddl	x8, w22, w25, x23
  403010:	ldrb	w8, [x8, #44]
  403014:	cbnz	w8, 403078 <__fxstatat@plt+0xdb8>
  403018:	cmp	w22, #0xc
  40301c:	b.cs	4030c0 <__fxstatat@plt+0xe00>  // b.hs, b.nlast
  403020:	ldr	x1, [x26, w22, sxtw #3]
  403024:	mov	w0, w22
  403028:	bl	403cbc <__fxstatat@plt+0x19fc>
  40302c:	mov	x20, x21
  403030:	cbnz	x21, 402fc4 <__fxstatat@plt+0xd04>
  403034:	mov	x0, x19
  403038:	bl	4020f0 <free@plt>
  40303c:	ldp	x20, x19, [sp, #80]
  403040:	ldp	x22, x21, [sp, #64]
  403044:	ldp	x24, x23, [sp, #48]
  403048:	ldp	x26, x25, [sp, #32]
  40304c:	ldr	x27, [sp, #16]
  403050:	ldp	x29, x30, [sp], #96
  403054:	ret
  403058:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40305c:	add	x1, x1, #0x125
  403060:	mov	w2, #0x5                   	// #5
  403064:	mov	x0, xzr
  403068:	bl	4021f0 <dcgettext@plt>
  40306c:	mov	x19, x0
  403070:	mov	x0, x20
  403074:	b	4030a0 <__fxstatat@plt+0xde0>
  403078:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40307c:	add	x1, x1, #0x147
  403080:	mov	w2, #0x5                   	// #5
  403084:	mov	x0, xzr
  403088:	bl	4021f0 <dcgettext@plt>
  40308c:	mov	w8, #0x30                  	// #48
  403090:	umaddl	x8, w22, w8, x23
  403094:	ldr	x8, [x8, #8]
  403098:	mov	x19, x0
  40309c:	mov	x0, x8
  4030a0:	bl	408eec <__fxstatat@plt+0x6c2c>
  4030a4:	mov	x3, x0
  4030a8:	mov	w0, wzr
  4030ac:	mov	w1, wzr
  4030b0:	mov	x2, x19
  4030b4:	bl	401dc0 <error@plt>
  4030b8:	mov	w0, #0x1                   	// #1
  4030bc:	bl	4023dc <__fxstatat@plt+0x11c>
  4030c0:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  4030c4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4030c8:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  4030cc:	add	x0, x0, #0x180
  4030d0:	add	x1, x1, #0x191
  4030d4:	add	x3, x3, #0x19a
  4030d8:	mov	w2, #0x1dd                 	// #477
  4030dc:	bl	402260 <__assert_fail@plt>
  4030e0:	stp	x29, x30, [sp, #-16]!
  4030e4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4030e8:	ldr	w8, [x8, #1592]
  4030ec:	mov	x29, sp
  4030f0:	cmp	w8, #0x4
  4030f4:	b.hi	4032a8 <__fxstatat@plt+0xfe8>  // b.pmore
  4030f8:	adrp	x9, 40d000 <__fxstatat@plt+0xad40>
  4030fc:	add	x9, x9, #0x254
  403100:	adr	x10, 403110 <__fxstatat@plt+0xe50>
  403104:	ldrb	w11, [x9, x8]
  403108:	add	x10, x10, x11, lsl #2
  40310c:	br	x10
  403110:	mov	w0, wzr
  403114:	mov	x1, xzr
  403118:	bl	403cbc <__fxstatat@plt+0x19fc>
  40311c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403120:	ldrb	w8, [x8, #1520]
  403124:	cmp	w8, #0x1
  403128:	b.ne	403138 <__fxstatat@plt+0xe78>  // b.any
  40312c:	mov	w0, #0x1                   	// #1
  403130:	mov	x1, xzr
  403134:	bl	403cbc <__fxstatat@plt+0x19fc>
  403138:	mov	w0, #0x2                   	// #2
  40313c:	mov	x1, xzr
  403140:	bl	403cbc <__fxstatat@plt+0x19fc>
  403144:	mov	w0, #0x3                   	// #3
  403148:	mov	x1, xzr
  40314c:	bl	403cbc <__fxstatat@plt+0x19fc>
  403150:	mov	w0, #0x4                   	// #4
  403154:	mov	x1, xzr
  403158:	b	4031c0 <__fxstatat@plt+0xf00>
  40315c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403160:	ldr	x8, [x8, #1608]
  403164:	cbz	x8, 403294 <__fxstatat@plt+0xfd4>
  403168:	ldp	x29, x30, [sp], #16
  40316c:	ret
  403170:	mov	w0, wzr
  403174:	mov	x1, xzr
  403178:	bl	403cbc <__fxstatat@plt+0x19fc>
  40317c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403180:	ldrb	w8, [x8, #1520]
  403184:	cmp	w8, #0x1
  403188:	b.ne	403198 <__fxstatat@plt+0xed8>  // b.any
  40318c:	mov	w0, #0x1                   	// #1
  403190:	mov	x1, xzr
  403194:	bl	403cbc <__fxstatat@plt+0x19fc>
  403198:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40319c:	add	x1, x1, #0x175
  4031a0:	mov	w0, #0x2                   	// #2
  4031a4:	bl	403cbc <__fxstatat@plt+0x19fc>
  4031a8:	mov	w0, #0x3                   	// #3
  4031ac:	mov	x1, xzr
  4031b0:	bl	403cbc <__fxstatat@plt+0x19fc>
  4031b4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4031b8:	add	x1, x1, #0x17a
  4031bc:	mov	w0, #0x4                   	// #4
  4031c0:	bl	403cbc <__fxstatat@plt+0x19fc>
  4031c4:	mov	w0, #0x5                   	// #5
  4031c8:	b	403278 <__fxstatat@plt+0xfb8>
  4031cc:	mov	w0, wzr
  4031d0:	mov	x1, xzr
  4031d4:	bl	403cbc <__fxstatat@plt+0x19fc>
  4031d8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4031dc:	ldrb	w8, [x8, #1520]
  4031e0:	cmp	w8, #0x1
  4031e4:	b.ne	4031f4 <__fxstatat@plt+0xf34>  // b.any
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	mov	x1, xzr
  4031f0:	bl	403cbc <__fxstatat@plt+0x19fc>
  4031f4:	mov	w0, #0x2                   	// #2
  4031f8:	mov	x1, xzr
  4031fc:	bl	403cbc <__fxstatat@plt+0x19fc>
  403200:	mov	w0, #0x3                   	// #3
  403204:	mov	x1, xzr
  403208:	bl	403cbc <__fxstatat@plt+0x19fc>
  40320c:	mov	w0, #0x4                   	// #4
  403210:	mov	x1, xzr
  403214:	bl	403cbc <__fxstatat@plt+0x19fc>
  403218:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40321c:	add	x1, x1, #0x269
  403220:	mov	w0, #0x5                   	// #5
  403224:	b	40327c <__fxstatat@plt+0xfbc>
  403228:	mov	w0, wzr
  40322c:	mov	x1, xzr
  403230:	bl	403cbc <__fxstatat@plt+0x19fc>
  403234:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403238:	ldrb	w8, [x8, #1520]
  40323c:	cmp	w8, #0x1
  403240:	b.ne	403250 <__fxstatat@plt+0xf90>  // b.any
  403244:	mov	w0, #0x1                   	// #1
  403248:	mov	x1, xzr
  40324c:	bl	403cbc <__fxstatat@plt+0x19fc>
  403250:	mov	w0, #0x6                   	// #6
  403254:	mov	x1, xzr
  403258:	bl	403cbc <__fxstatat@plt+0x19fc>
  40325c:	mov	w0, #0x7                   	// #7
  403260:	mov	x1, xzr
  403264:	bl	403cbc <__fxstatat@plt+0x19fc>
  403268:	mov	w0, #0x8                   	// #8
  40326c:	mov	x1, xzr
  403270:	bl	403cbc <__fxstatat@plt+0x19fc>
  403274:	mov	w0, #0x9                   	// #9
  403278:	mov	x1, xzr
  40327c:	bl	403cbc <__fxstatat@plt+0x19fc>
  403280:	mov	w0, #0xa                   	// #10
  403284:	mov	x1, xzr
  403288:	bl	403cbc <__fxstatat@plt+0x19fc>
  40328c:	ldp	x29, x30, [sp], #16
  403290:	ret
  403294:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  403298:	add	x0, x0, #0x2a3
  40329c:	bl	402f80 <__fxstatat@plt+0xcc0>
  4032a0:	ldp	x29, x30, [sp], #16
  4032a4:	ret
  4032a8:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  4032ac:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4032b0:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  4032b4:	add	x0, x0, #0x272
  4032b8:	add	x1, x1, #0x191
  4032bc:	add	x3, x3, #0x289
  4032c0:	mov	w2, #0x222                 	// #546
  4032c4:	bl	402260 <__assert_fail@plt>
  4032c8:	stp	x29, x30, [sp, #-96]!
  4032cc:	stp	x28, x27, [sp, #16]
  4032d0:	stp	x26, x25, [sp, #32]
  4032d4:	stp	x24, x23, [sp, #48]
  4032d8:	stp	x22, x21, [sp, #64]
  4032dc:	stp	x20, x19, [sp, #80]
  4032e0:	mov	x29, sp
  4032e4:	sub	sp, sp, #0x2a0
  4032e8:	bl	403d70 <__fxstatat@plt+0x1ab0>
  4032ec:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4032f0:	ldr	x8, [x8, #1608]
  4032f4:	cbz	x8, 403518 <__fxstatat@plt+0x1258>
  4032f8:	mov	x28, #0xf7cf                	// #63439
  4032fc:	movk	x28, #0xe353, lsl #16
  403300:	movk	x28, #0x9ba5, lsl #32
  403304:	mov	x24, xzr
  403308:	sub	x25, x29, #0x10
  40330c:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  403310:	adrp	x27, 420000 <__fxstatat@plt+0x1dd40>
  403314:	movk	x28, #0x20c4, lsl #48
  403318:	mov	w19, #0x3e8                 	// #1000
  40331c:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  403320:	ldr	x8, [x26, #1616]
  403324:	str	xzr, [x25]
  403328:	lsl	x20, x24, #3
  40332c:	mov	w2, #0x5                   	// #5
  403330:	ldr	x8, [x8, x20]
  403334:	mov	x0, xzr
  403338:	ldr	x1, [x8, #24]
  40333c:	bl	4021f0 <dcgettext@plt>
  403340:	ldr	x8, [x26, #1616]
  403344:	mov	x21, x0
  403348:	ldr	x8, [x8, x20]
  40334c:	ldr	w8, [x8]
  403350:	cmp	w8, #0x2
  403354:	b.ne	403444 <__fxstatat@plt+0x1184>  // b.any
  403358:	ldr	w9, [x27, #1592]
  40335c:	cbz	w9, 403374 <__fxstatat@plt+0x10b4>
  403360:	cmp	w9, #0x4
  403364:	b.ne	403444 <__fxstatat@plt+0x1184>  // b.any
  403368:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  40336c:	ldrb	w9, [x9, #1516]
  403370:	tbnz	w9, #4, 403444 <__fxstatat@plt+0x1184>
  403374:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403378:	ldr	x0, [x8, #1584]
  40337c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403380:	ldr	w8, [x8, #1516]
  403384:	mov	x9, x0
  403388:	mov	x12, x0
  40338c:	lsr	x10, x12, #3
  403390:	umulh	x10, x10, x28
  403394:	lsr	x13, x10, #4
  403398:	msub	x10, x13, x19, x12
  40339c:	and	x11, x9, #0x3ff
  4033a0:	orr	x14, x10, x11
  4033a4:	lsr	x9, x9, #10
  4033a8:	mov	x12, x13
  4033ac:	cbz	x14, 40338c <__fxstatat@plt+0x10cc>
  4033b0:	mov	w9, #0x124                 	// #292
  4033b4:	cmp	x10, #0x0
  4033b8:	and	w8, w8, w9
  4033bc:	ccmp	x11, #0x0, #0x0, ne  // ne = any
  4033c0:	mov	w9, #0x98                  	// #152
  4033c4:	mov	w12, #0xb8                  	// #184
  4033c8:	csel	w9, w12, w9, eq  // eq = none
  4033cc:	cmp	x11, #0x0
  4033d0:	orr	w8, w9, w8
  4033d4:	ccmp	x10, #0x0, #0x0, ne  // ne = any
  4033d8:	and	w9, w8, #0xffffff9f
  4033dc:	csel	w8, w9, w8, eq  // eq = none
  4033e0:	mov	w9, #0x100                 	// #256
  4033e4:	bic	w9, w9, w8, lsl #3
  4033e8:	orr	w2, w9, w8
  4033ec:	add	x1, sp, #0x4
  4033f0:	mov	w3, #0x1                   	// #1
  4033f4:	mov	w4, #0x1                   	// #1
  4033f8:	bl	406990 <__fxstatat@plt+0x46d0>
  4033fc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  403400:	mov	x21, x0
  403404:	mov	w2, #0x5                   	// #5
  403408:	mov	x0, xzr
  40340c:	add	x1, x1, #0x20f
  403410:	bl	4021f0 <dcgettext@plt>
  403414:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  403418:	mov	x22, x0
  40341c:	mov	w2, #0x5                   	// #5
  403420:	mov	x0, xzr
  403424:	add	x1, x1, #0x2ee
  403428:	bl	4021f0 <dcgettext@plt>
  40342c:	mov	x2, x0
  403430:	sub	x0, x29, #0x10
  403434:	mov	w1, #0x1                   	// #1
  403438:	mov	x3, x21
  40343c:	mov	x4, x22
  403440:	b	403494 <__fxstatat@plt+0x11d4>
  403444:	ldr	w9, [x27, #1592]
  403448:	cmp	w9, #0x3
  40344c:	b.ne	4034a8 <__fxstatat@plt+0x11e8>  // b.any
  403450:	cmp	w8, #0x2
  403454:	b.ne	4034a8 <__fxstatat@plt+0x11e8>  // b.any
  403458:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40345c:	ldr	x0, [x8, #1584]
  403460:	add	x1, sp, #0x4
  403464:	bl	407218 <__fxstatat@plt+0x4f58>
  403468:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40346c:	mov	x22, x0
  403470:	mov	w2, #0x5                   	// #5
  403474:	mov	x0, xzr
  403478:	add	x1, x1, #0x2ee
  40347c:	bl	4021f0 <dcgettext@plt>
  403480:	mov	x2, x0
  403484:	sub	x0, x29, #0x10
  403488:	mov	w1, #0x1                   	// #1
  40348c:	mov	x3, x22
  403490:	mov	x4, x21
  403494:	bl	402070 <__asprintf_chk@plt>
  403498:	cmn	w0, #0x1
  40349c:	b.ne	4034b4 <__fxstatat@plt+0x11f4>  // b.any
  4034a0:	str	xzr, [x25]
  4034a4:	b	4034b4 <__fxstatat@plt+0x11f4>
  4034a8:	mov	x0, x21
  4034ac:	bl	401fd0 <strdup@plt>
  4034b0:	str	x0, [x25]
  4034b4:	ldr	x0, [x25]
  4034b8:	cbz	x0, 403538 <__fxstatat@plt+0x1278>
  4034bc:	bl	403dd0 <__fxstatat@plt+0x1b10>
  4034c0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4034c4:	ldr	x8, [x8, #1624]
  4034c8:	ldr	x9, [x23, #1632]
  4034cc:	ldr	x10, [x25]
  4034d0:	mov	w1, wzr
  4034d4:	add	x8, x8, x9, lsl #3
  4034d8:	ldur	x8, [x8, #-8]
  4034dc:	str	x10, [x8, x20]
  4034e0:	ldr	x0, [x25]
  4034e4:	bl	4076f8 <__fxstatat@plt+0x5438>
  4034e8:	ldr	x8, [x26, #1616]
  4034ec:	sxtw	x10, w0
  4034f0:	add	x24, x24, #0x1
  4034f4:	ldr	x8, [x8, x20]
  4034f8:	ldr	x9, [x8, #32]
  4034fc:	cmp	x9, x10
  403500:	csel	x9, x9, x10, hi  // hi = pmore
  403504:	str	x9, [x8, #32]
  403508:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40350c:	ldr	x8, [x8, #1608]
  403510:	cmp	x24, x8
  403514:	b.cc	403320 <__fxstatat@plt+0x1060>  // b.lo, b.ul, b.last
  403518:	add	sp, sp, #0x2a0
  40351c:	ldp	x20, x19, [sp, #80]
  403520:	ldp	x22, x21, [sp, #64]
  403524:	ldp	x24, x23, [sp, #48]
  403528:	ldp	x26, x25, [sp, #32]
  40352c:	ldp	x28, x27, [sp, #16]
  403530:	ldp	x29, x30, [sp], #96
  403534:	ret
  403538:	bl	409c7c <__fxstatat@plt+0x79bc>
  40353c:	stp	x29, x30, [sp, #-32]!
  403540:	stp	x20, x19, [sp, #16]
  403544:	ldr	w8, [x1, #16]
  403548:	mov	x19, x1
  40354c:	mov	x20, x0
  403550:	mov	x29, sp
  403554:	and	w8, w8, #0xf000
  403558:	orr	w8, w8, #0x4000
  40355c:	cmp	w8, #0x6, lsl #12
  403560:	b.ne	403570 <__fxstatat@plt+0x12b0>  // b.any
  403564:	mov	x0, x20
  403568:	bl	403f38 <__fxstatat@plt+0x1c78>
  40356c:	tbnz	w0, #0, 40357c <__fxstatat@plt+0x12bc>
  403570:	mov	x0, x20
  403574:	mov	x1, x19
  403578:	bl	40418c <__fxstatat@plt+0x1ecc>
  40357c:	ldp	x20, x19, [sp, #16]
  403580:	ldp	x29, x30, [sp], #32
  403584:	ret
  403588:	sub	sp, sp, #0x30
  40358c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403590:	ldrb	w0, [x8, #1512]
  403594:	stp	x29, x30, [sp, #16]
  403598:	stp	x20, x19, [sp, #32]
  40359c:	add	x29, sp, #0x10
  4035a0:	bl	4044d8 <__fxstatat@plt+0x2218>
  4035a4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4035a8:	ldr	x19, [x8, #1600]
  4035ac:	cbz	x19, 4035e4 <__fxstatat@plt+0x1324>
  4035b0:	mov	w20, #0x1                   	// #1
  4035b4:	ldrb	w8, [x19, #40]
  4035b8:	ldp	x0, x1, [x19]
  4035bc:	ldr	x4, [x19, #24]
  4035c0:	mov	x2, xzr
  4035c4:	ubfx	w6, w8, #1, #1
  4035c8:	and	w5, w8, #0x1
  4035cc:	mov	x3, xzr
  4035d0:	mov	x7, xzr
  4035d4:	strb	w20, [sp]
  4035d8:	bl	4035f4 <__fxstatat@plt+0x1334>
  4035dc:	ldr	x19, [x19, #48]
  4035e0:	cbnz	x19, 4035b4 <__fxstatat@plt+0x12f4>
  4035e4:	ldp	x20, x19, [sp, #32]
  4035e8:	ldp	x29, x30, [sp, #16]
  4035ec:	add	sp, sp, #0x30
  4035f0:	ret
  4035f4:	str	d10, [sp, #-128]!
  4035f8:	stp	d9, d8, [sp, #16]
  4035fc:	stp	x29, x30, [sp, #32]
  403600:	stp	x28, x27, [sp, #48]
  403604:	stp	x26, x25, [sp, #64]
  403608:	stp	x24, x23, [sp, #80]
  40360c:	stp	x22, x21, [sp, #96]
  403610:	stp	x20, x19, [sp, #112]
  403614:	mov	x29, sp
  403618:	sub	sp, sp, #0x380
  40361c:	mov	x23, x7
  403620:	mov	w24, w6
  403624:	mov	x22, x4
  403628:	mov	x25, x3
  40362c:	mov	x20, x2
  403630:	mov	x19, x1
  403634:	mov	x21, x0
  403638:	tbz	w6, #0, 403648 <__fxstatat@plt+0x1388>
  40363c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403640:	ldrb	w8, [x8, #1596]
  403644:	tbnz	w8, #0, 403a38 <__fxstatat@plt+0x1778>
  403648:	tbz	w5, #0, 403668 <__fxstatat@plt+0x13a8>
  40364c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403650:	ldrb	w8, [x8, #1512]
  403654:	tbnz	w8, #0, 403668 <__fxstatat@plt+0x13a8>
  403658:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40365c:	ldrb	w8, [x8, #1513]
  403660:	cmp	w8, #0x1
  403664:	b.ne	403a38 <__fxstatat@plt+0x1778>  // b.any
  403668:	mov	x0, x22
  40366c:	bl	4047e8 <__fxstatat@plt+0x2528>
  403670:	tbz	w0, #0, 403a38 <__fxstatat@plt+0x1778>
  403674:	mov	x0, x22
  403678:	bl	40483c <__fxstatat@plt+0x257c>
  40367c:	tbnz	w0, #0, 403a38 <__fxstatat@plt+0x1778>
  403680:	cbz	x19, 403694 <__fxstatat@plt+0x13d4>
  403684:	cbnz	x23, 403694 <__fxstatat@plt+0x13d4>
  403688:	ldrb	w8, [x19]
  40368c:	cmp	w8, #0x2f
  403690:	b.ne	403a38 <__fxstatat@plt+0x1778>  // b.any
  403694:	ldrb	w26, [x29, #128]
  403698:	cmp	x19, #0x0
  40369c:	csel	x8, x19, x21, ne  // ne = any
  4036a0:	cmp	x25, #0x0
  4036a4:	sub	x27, x29, #0x50
  4036a8:	csel	x25, x8, x25, eq  // eq = none
  4036ac:	cbz	x23, 403a60 <__fxstatat@plt+0x17a0>
  4036b0:	ldr	x8, [x23, #48]
  4036b4:	ldp	q1, q0, [x23, #16]
  4036b8:	ldr	q2, [x23]
  4036bc:	stur	x8, [x29, #-32]
  4036c0:	stp	q1, q0, [x27, #16]
  4036c4:	str	q2, [x27]
  4036c8:	ldur	x8, [x29, #-72]
  4036cc:	cbnz	x8, 4036ec <__fxstatat@plt+0x142c>
  4036d0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4036d4:	ldrb	w8, [x8, #1512]
  4036d8:	tbnz	w8, #0, 4036ec <__fxstatat@plt+0x142c>
  4036dc:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4036e0:	ldrb	w8, [x8, #1513]
  4036e4:	cmp	w8, #0x1
  4036e8:	b.ne	403a38 <__fxstatat@plt+0x1778>  // b.any
  4036ec:	cbnz	x23, 4036fc <__fxstatat@plt+0x143c>
  4036f0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4036f4:	mov	w9, #0x1                   	// #1
  4036f8:	strb	w9, [x8, #1521]
  4036fc:	bl	403d70 <__fxstatat@plt+0x1ab0>
  403700:	adrp	x25, 40e000 <__fxstatat@plt+0xbd40>
  403704:	add	x25, x25, #0xb66
  403708:	cmp	x21, #0x0
  40370c:	csel	x0, x25, x21, eq  // eq = none
  403710:	cmp	x20, #0x0
  403714:	csel	x8, x25, x20, eq  // eq = none
  403718:	str	x8, [sp, #16]
  40371c:	bl	409c50 <__fxstatat@plt+0x7990>
  403720:	mov	x20, x0
  403724:	tbz	w26, #0, 403754 <__fxstatat@plt+0x1494>
  403728:	mov	x0, x20
  40372c:	bl	4048e8 <__fxstatat@plt+0x2628>
  403730:	tbz	w0, #0, 403754 <__fxstatat@plt+0x1494>
  403734:	mov	x0, x20
  403738:	mov	w1, wzr
  40373c:	bl	4050ec <__fxstatat@plt+0x2e2c>
  403740:	cbz	x0, 403754 <__fxstatat@plt+0x1494>
  403744:	mov	x24, x0
  403748:	mov	x0, x20
  40374c:	bl	4020f0 <free@plt>
  403750:	mov	x20, x24
  403754:	cmp	x22, #0x0
  403758:	csel	x8, x25, x22, eq  // eq = none
  40375c:	sub	x0, x29, #0x90
  403760:	sub	x1, x29, #0xd0
  403764:	sub	x2, x29, #0x50
  403768:	str	x20, [x29, #8]
  40376c:	str	x8, [sp, #8]
  403770:	bl	404934 <__fxstatat@plt+0x2674>
  403774:	cbnz	x23, 403790 <__fxstatat@plt+0x14d0>
  403778:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40377c:	ldrb	w8, [x8, #1525]
  403780:	cbz	w8, 403790 <__fxstatat@plt+0x14d0>
  403784:	sub	x0, x29, #0x90
  403788:	sub	x1, x29, #0xd0
  40378c:	bl	404a2c <__fxstatat@plt+0x276c>
  403790:	adrp	x27, 420000 <__fxstatat@plt+0x1dd40>
  403794:	ldr	x8, [x27, #1608]
  403798:	cbz	x8, 403a30 <__fxstatat@plt+0x1770>
  40379c:	adrp	x24, 40d000 <__fxstatat@plt+0xad40>
  4037a0:	mov	x28, xzr
  4037a4:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  4037a8:	add	x24, x24, #0x259
  4037ac:	adrp	x20, 420000 <__fxstatat@plt+0x1dd40>
  4037b0:	adrp	x22, 420000 <__fxstatat@plt+0x1dd40>
  4037b4:	fmov	d8, #-1.000000000000000000e+00
  4037b8:	fmov	d9, #1.000000000000000000e+00
  4037bc:	fmov	d10, xzr
  4037c0:	ldr	x8, [x23, #1616]
  4037c4:	ldr	x8, [x8, x28, lsl #3]
  4037c8:	ldr	w9, [x8, #16]
  4037cc:	cbz	w9, 4037f0 <__fxstatat@plt+0x1530>
  4037d0:	cmp	w9, #0x2
  4037d4:	b.eq	4037e8 <__fxstatat@plt+0x1528>  // b.none
  4037d8:	cmp	w9, #0x1
  4037dc:	b.ne	403b54 <__fxstatat@plt+0x1894>  // b.any
  4037e0:	sub	x21, x29, #0xd0
  4037e4:	b	4037f4 <__fxstatat@plt+0x1534>
  4037e8:	mov	x21, xzr
  4037ec:	b	4037f4 <__fxstatat@plt+0x1534>
  4037f0:	sub	x21, x29, #0x90
  4037f4:	ldr	w8, [x8]
  4037f8:	cmp	w8, #0xb
  4037fc:	b.hi	403b74 <__fxstatat@plt+0x18b4>  // b.pmore
  403800:	adr	x9, 403810 <__fxstatat@plt+0x1550>
  403804:	ldrb	w10, [x24, x8]
  403808:	add	x9, x9, x10, lsl #2
  40380c:	br	x9
  403810:	ldp	x4, x1, [x21, #8]
  403814:	ldr	x3, [x21]
  403818:	add	x2, sp, #0x20
  40381c:	mov	w0, wzr
  403820:	bl	404afc <__fxstatat@plt+0x283c>
  403824:	b	4038ec <__fxstatat@plt+0x162c>
  403828:	ldrb	w0, [x21, #32]
  40382c:	ldr	x1, [x21, #24]
  403830:	b	40383c <__fxstatat@plt+0x157c>
  403834:	ldrb	w0, [x21, #56]
  403838:	ldr	x1, [x21, #48]
  40383c:	ldp	x3, x4, [x21]
  403840:	add	x2, sp, #0x20
  403844:	bl	404afc <__fxstatat@plt+0x283c>
  403848:	b	4038ec <__fxstatat@plt+0x162c>
  40384c:	ldr	x25, [x21, #48]
  403850:	mov	x0, x25
  403854:	bl	404b84 <__fxstatat@plt+0x28c4>
  403858:	mov	v0.16b, v8.16b
  40385c:	tbz	w0, #0, 4039d4 <__fxstatat@plt+0x1714>
  403860:	ldr	x26, [x21, #24]
  403864:	mov	x0, x26
  403868:	bl	404b84 <__fxstatat@plt+0x28c4>
  40386c:	mov	v0.16b, v8.16b
  403870:	tbz	w0, #0, 4039d4 <__fxstatat@plt+0x1714>
  403874:	mov	x9, #0x8f5c                	// #36700
  403878:	ldrb	w8, [x21, #56]
  40387c:	movk	x9, #0xf5c2, lsl #16
  403880:	movk	x9, #0x5c28, lsl #32
  403884:	movk	x9, #0x28f, lsl #48
  403888:	cmp	x25, x9
  40388c:	b.hi	403958 <__fxstatat@plt+0x1698>  // b.pmore
  403890:	cbnz	w8, 403958 <__fxstatat@plt+0x1698>
  403894:	adds	x9, x26, x25
  403898:	b.eq	403958 <__fxstatat@plt+0x1698>  // b.none
  40389c:	ldrb	w10, [x21, #32]
  4038a0:	cmp	x9, x25
  4038a4:	cset	w11, cc  // cc = lo, ul, last
  4038a8:	cmp	w10, w11
  4038ac:	b.ne	403958 <__fxstatat@plt+0x1698>  // b.any
  4038b0:	mov	w8, #0x64                  	// #100
  4038b4:	mul	x8, x25, x8
  4038b8:	udiv	x10, x8, x9
  4038bc:	msub	x8, x10, x9, x8
  4038c0:	cmp	x8, #0x0
  4038c4:	cinc	x8, x10, ne  // ne = any
  4038c8:	ucvtf	d0, x8
  4038cc:	b	4039d4 <__fxstatat@plt+0x1714>
  4038d0:	mov	x0, x19
  4038d4:	b	4038ec <__fxstatat@plt+0x162c>
  4038d8:	ldr	x0, [sp, #16]
  4038dc:	b	4038ec <__fxstatat@plt+0x162c>
  4038e0:	ldr	x0, [x29, #8]
  4038e4:	b	4038ec <__fxstatat@plt+0x162c>
  4038e8:	ldr	x0, [sp, #8]
  4038ec:	bl	409c50 <__fxstatat@plt+0x7990>
  4038f0:	str	x0, [sp, #24]
  4038f4:	ldr	x0, [sp, #24]
  4038f8:	cbz	x0, 403b94 <__fxstatat@plt+0x18d4>
  4038fc:	bl	403dd0 <__fxstatat@plt+0x1b10>
  403900:	ldr	x0, [sp, #24]
  403904:	mov	w1, wzr
  403908:	bl	4076f8 <__fxstatat@plt+0x5438>
  40390c:	ldr	x8, [x23, #1616]
  403910:	lsl	x9, x28, #3
  403914:	sxtw	x11, w0
  403918:	add	x28, x28, #0x1
  40391c:	ldr	x8, [x8, x9]
  403920:	ldr	x10, [x8, #32]
  403924:	cmp	x10, x11
  403928:	csel	x10, x10, x11, hi  // hi = pmore
  40392c:	str	x10, [x8, #32]
  403930:	ldr	x8, [x20, #1624]
  403934:	ldr	x10, [x22, #1632]
  403938:	ldr	x11, [sp, #24]
  40393c:	add	x8, x8, x10, lsl #3
  403940:	ldur	x8, [x8, #-8]
  403944:	str	x11, [x8, x9]
  403948:	ldr	x8, [x27, #1608]
  40394c:	cmp	x28, x8
  403950:	b.cc	4037c0 <__fxstatat@plt+0x1500>  // b.lo, b.ul, b.last
  403954:	b	403a30 <__fxstatat@plt+0x1770>
  403958:	cmp	w8, #0x0
  40395c:	ldrb	w8, [x21, #32]
  403960:	neg	x9, x25
  403964:	neg	x10, x26
  403968:	ucvtf	d1, x9
  40396c:	ucvtf	d0, x25
  403970:	ucvtf	d2, x10
  403974:	fneg	d1, d1
  403978:	fneg	d2, d2
  40397c:	fcsel	d1, d0, d1, eq  // eq = none
  403980:	ucvtf	d0, x26
  403984:	cmp	w8, #0x0
  403988:	fcsel	d0, d0, d2, eq  // eq = none
  40398c:	fadd	d2, d1, d0
  403990:	fcmp	d2, #0.0
  403994:	mov	v0.16b, v8.16b
  403998:	b.eq	4039d4 <__fxstatat@plt+0x1714>  // b.none
  40399c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4039a0:	fmov	d0, x8
  4039a4:	fmul	d0, d1, d0
  4039a8:	fdiv	d0, d0, d2
  4039ac:	fcvtzs	x8, d0
  4039b0:	scvtf	d1, x8
  4039b4:	fadd	d3, d1, d9
  4039b8:	fcmp	d0, d1
  4039bc:	fadd	d2, d1, d8
  4039c0:	fcsel	d4, d9, d10, gt
  4039c4:	fcmp	d0, d3
  4039c8:	fccmp	d2, d0, #0x0, ls  // ls = plast
  4039cc:	fadd	d1, d1, d4
  4039d0:	fcsel	d0, d0, d1, pl  // pl = nfrst
  4039d4:	fcmp	d0, #0.0
  4039d8:	b.ge	4039f8 <__fxstatat@plt+0x1738>  // b.tcont
  4039dc:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  4039e0:	add	x0, x0, #0xb66
  4039e4:	bl	401fd0 <strdup@plt>
  4039e8:	str	x0, [sp, #24]
  4039ec:	ldr	x8, [sp, #24]
  4039f0:	cbnz	x8, 4038f4 <__fxstatat@plt+0x1634>
  4039f4:	b	403a2c <__fxstatat@plt+0x176c>
  4039f8:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  4039fc:	add	x0, sp, #0x18
  403a00:	mov	w1, #0x1                   	// #1
  403a04:	add	x2, x2, #0x3bd
  403a08:	bl	402070 <__asprintf_chk@plt>
  403a0c:	cmn	w0, #0x1
  403a10:	b.eq	403a20 <__fxstatat@plt+0x1760>  // b.none
  403a14:	ldr	x8, [sp, #24]
  403a18:	cbnz	x8, 4038f4 <__fxstatat@plt+0x1634>
  403a1c:	b	403a2c <__fxstatat@plt+0x176c>
  403a20:	str	xzr, [sp, #24]
  403a24:	ldr	x8, [sp, #24]
  403a28:	cbnz	x8, 4038f4 <__fxstatat@plt+0x1634>
  403a2c:	bl	409c7c <__fxstatat@plt+0x79bc>
  403a30:	ldr	x0, [x29, #8]
  403a34:	bl	4020f0 <free@plt>
  403a38:	add	sp, sp, #0x380
  403a3c:	ldp	x20, x19, [sp, #112]
  403a40:	ldp	x22, x21, [sp, #96]
  403a44:	ldp	x24, x23, [sp, #80]
  403a48:	ldp	x26, x25, [sp, #64]
  403a4c:	ldp	x28, x27, [sp, #48]
  403a50:	ldp	x29, x30, [sp, #32]
  403a54:	ldp	d9, d8, [sp, #16]
  403a58:	ldr	d10, [sp], #128
  403a5c:	ret
  403a60:	sub	x2, x29, #0x50
  403a64:	mov	x0, x25
  403a68:	mov	x1, x21
  403a6c:	bl	40a518 <__fxstatat@plt+0x8258>
  403a70:	cbz	w0, 403b00 <__fxstatat@plt+0x1840>
  403a74:	tbz	w26, #0, 403ac0 <__fxstatat@plt+0x1800>
  403a78:	bl	402270 <__errno_location@plt>
  403a7c:	ldr	w8, [x0]
  403a80:	cmp	w8, #0xd
  403a84:	b.eq	403a90 <__fxstatat@plt+0x17d0>  // b.none
  403a88:	cmp	w8, #0x2
  403a8c:	b.ne	403ac0 <__fxstatat@plt+0x1800>  // b.any
  403a90:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403a94:	ldrb	w8, [x8, #1512]
  403a98:	cmp	w8, #0x1
  403a9c:	b.ne	403a38 <__fxstatat@plt+0x1778>  // b.any
  403aa0:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  403aa4:	movi	v0.2d, #0xffffffffffffffff
  403aa8:	mov	x8, #0xffffffffffffffff    	// #-1
  403aac:	add	x22, x22, #0xb66
  403ab0:	sturb	wzr, [x29, #-48]
  403ab4:	stp	q0, q0, [x27]
  403ab8:	stp	x8, x8, [x29, #-40]
  403abc:	b	4036c8 <__fxstatat@plt+0x1408>
  403ac0:	bl	402270 <__errno_location@plt>
  403ac4:	ldr	w19, [x0]
  403ac8:	mov	w1, #0x3                   	// #3
  403acc:	mov	w0, wzr
  403ad0:	mov	x2, x25
  403ad4:	bl	408d6c <__fxstatat@plt+0x6aac>
  403ad8:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  403adc:	mov	x3, x0
  403ae0:	add	x2, x2, #0xe67
  403ae4:	mov	w0, wzr
  403ae8:	mov	w1, w19
  403aec:	bl	401dc0 <error@plt>
  403af0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403af4:	mov	w9, #0x1                   	// #1
  403af8:	strb	w9, [x8, #1524]
  403afc:	b	403a38 <__fxstatat@plt+0x1778>
  403b00:	tbz	w26, #0, 4036c8 <__fxstatat@plt+0x1408>
  403b04:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403b08:	ldrb	w8, [x8, #1512]
  403b0c:	cmp	w8, #0x1
  403b10:	b.ne	4036c8 <__fxstatat@plt+0x1408>  // b.any
  403b14:	add	x1, sp, #0x20
  403b18:	mov	x0, x25
  403b1c:	bl	40d0e8 <__fxstatat@plt+0xae28>
  403b20:	cbnz	w0, 4036c8 <__fxstatat@plt+0x1408>
  403b24:	ldr	x0, [sp, #32]
  403b28:	bl	4048cc <__fxstatat@plt+0x260c>
  403b2c:	cbz	x0, 4036c8 <__fxstatat@plt+0x1408>
  403b30:	mov	x25, x0
  403b34:	ldr	x0, [x0]
  403b38:	mov	x1, x21
  403b3c:	bl	4020a0 <strcmp@plt>
  403b40:	cbz	w0, 4036c8 <__fxstatat@plt+0x1408>
  403b44:	ldrb	w8, [x25, #40]
  403b48:	tbz	w8, #1, 403aa0 <__fxstatat@plt+0x17e0>
  403b4c:	tbnz	w24, #0, 4036c8 <__fxstatat@plt+0x1408>
  403b50:	b	403aa0 <__fxstatat@plt+0x17e0>
  403b54:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  403b58:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  403b5c:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  403b60:	add	x0, x0, #0x32a
  403b64:	add	x1, x1, #0x191
  403b68:	add	x3, x3, #0x33c
  403b6c:	mov	w2, #0x468                 	// #1128
  403b70:	bl	402260 <__assert_fail@plt>
  403b74:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  403b78:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  403b7c:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  403b80:	add	x0, x0, #0x3c4
  403b84:	add	x1, x1, #0x191
  403b88:	add	x3, x3, #0x33c
  403b8c:	mov	w2, #0x4ce                 	// #1230
  403b90:	bl	402260 <__assert_fail@plt>
  403b94:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  403b98:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  403b9c:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  403ba0:	add	x0, x0, #0x3d7
  403ba4:	add	x1, x1, #0x191
  403ba8:	add	x3, x3, #0x33c
  403bac:	mov	w2, #0x4d2                 	// #1234
  403bb0:	bl	402260 <__assert_fail@plt>
  403bb4:	sub	sp, sp, #0x60
  403bb8:	stp	x20, x19, [sp, #80]
  403bbc:	adrp	x20, 420000 <__fxstatat@plt+0x1dd40>
  403bc0:	ldr	x8, [x20, #1632]
  403bc4:	stp	x29, x30, [sp, #16]
  403bc8:	stp	x26, x25, [sp, #32]
  403bcc:	stp	x24, x23, [sp, #48]
  403bd0:	stp	x22, x21, [sp, #64]
  403bd4:	add	x29, sp, #0x10
  403bd8:	cbz	x8, 403ca0 <__fxstatat@plt+0x19e0>
  403bdc:	mov	x21, xzr
  403be0:	adrp	x22, 420000 <__fxstatat@plt+0x1dd40>
  403be4:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  403be8:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  403bec:	adrp	x25, 420000 <__fxstatat@plt+0x1dd40>
  403bf0:	b	403c0c <__fxstatat@plt+0x194c>
  403bf4:	mov	w0, #0xa                   	// #10
  403bf8:	bl	401f70 <putchar_unlocked@plt>
  403bfc:	ldr	x8, [x20, #1632]
  403c00:	add	x21, x21, #0x1
  403c04:	cmp	x21, x8
  403c08:	b.cs	403ca0 <__fxstatat@plt+0x19e0>  // b.hs, b.nlast
  403c0c:	ldr	x8, [x22, #1608]
  403c10:	cbz	x8, 403bf4 <__fxstatat@plt+0x1934>
  403c14:	mov	x26, xzr
  403c18:	b	403c3c <__fxstatat@plt+0x197c>
  403c1c:	ldr	x1, [x25, #1472]
  403c20:	bl	402210 <fputs_unlocked@plt>
  403c24:	mov	x0, x19
  403c28:	bl	4020f0 <free@plt>
  403c2c:	ldr	x8, [x22, #1608]
  403c30:	add	x26, x26, #0x1
  403c34:	cmp	x26, x8
  403c38:	b.cs	403bf4 <__fxstatat@plt+0x1934>  // b.hs, b.nlast
  403c3c:	ldr	x8, [x23, #1624]
  403c40:	ldr	x8, [x8, x21, lsl #3]
  403c44:	ldr	x19, [x8, x26, lsl #3]
  403c48:	cbz	x26, 403c54 <__fxstatat@plt+0x1994>
  403c4c:	mov	w0, #0x20                  	// #32
  403c50:	bl	401f70 <putchar_unlocked@plt>
  403c54:	ldr	x8, [x24, #1616]
  403c58:	ldr	x9, [x22, #1608]
  403c5c:	add	x1, sp, #0x8
  403c60:	mov	x0, x19
  403c64:	ldr	x8, [x8, x26, lsl #3]
  403c68:	sub	x9, x9, #0x1
  403c6c:	cmp	x26, x9
  403c70:	ldr	x10, [x8, #32]
  403c74:	str	x10, [sp, #8]
  403c78:	ldr	w2, [x8, #40]
  403c7c:	cset	w8, eq  // eq = none
  403c80:	lsl	w3, w8, #3
  403c84:	bl	40761c <__fxstatat@plt+0x535c>
  403c88:	mov	x19, x0
  403c8c:	cbnz	x0, 403c1c <__fxstatat@plt+0x195c>
  403c90:	ldr	x8, [x23, #1624]
  403c94:	ldr	x8, [x8, x21, lsl #3]
  403c98:	ldr	x0, [x8, x26, lsl #3]
  403c9c:	b	403c1c <__fxstatat@plt+0x195c>
  403ca0:	ldp	x20, x19, [sp, #80]
  403ca4:	ldp	x22, x21, [sp, #64]
  403ca8:	ldp	x24, x23, [sp, #48]
  403cac:	ldp	x26, x25, [sp, #32]
  403cb0:	ldp	x29, x30, [sp, #16]
  403cb4:	add	sp, sp, #0x60
  403cb8:	ret
  403cbc:	stp	x29, x30, [sp, #-48]!
  403cc0:	stp	x22, x21, [sp, #16]
  403cc4:	adrp	x22, 420000 <__fxstatat@plt+0x1dd40>
  403cc8:	ldr	x8, [x22, #1608]
  403ccc:	adrp	x21, 420000 <__fxstatat@plt+0x1dd40>
  403cd0:	stp	x20, x19, [sp, #32]
  403cd4:	mov	w20, w0
  403cd8:	ldr	x0, [x21, #1616]
  403cdc:	mov	x19, x1
  403ce0:	add	x1, x8, #0x1
  403ce4:	mov	w2, #0x8                   	// #8
  403ce8:	mov	x29, sp
  403cec:	str	x1, [x22, #1608]
  403cf0:	bl	409aa4 <__fxstatat@plt+0x77e4>
  403cf4:	ldr	x10, [x22, #1608]
  403cf8:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  403cfc:	add	x9, x9, #0x2e0
  403d00:	mov	w11, #0x30                  	// #48
  403d04:	sxtw	x8, w20
  403d08:	smaddl	x11, w20, w11, x9
  403d0c:	sub	x10, x10, #0x1
  403d10:	str	x0, [x21, #1616]
  403d14:	str	x11, [x0, x10, lsl #3]
  403d18:	cbz	x19, 403d28 <__fxstatat@plt+0x1a68>
  403d1c:	ldr	x11, [x21, #1616]
  403d20:	ldr	x10, [x11, x10, lsl #3]
  403d24:	str	x19, [x10, #24]
  403d28:	mov	w10, #0x30                  	// #48
  403d2c:	madd	x8, x8, x10, x9
  403d30:	ldrb	w9, [x8, #44]!
  403d34:	cbnz	w9, 403d50 <__fxstatat@plt+0x1a90>
  403d38:	ldp	x20, x19, [sp, #32]
  403d3c:	ldp	x22, x21, [sp, #16]
  403d40:	mov	w9, #0x1                   	// #1
  403d44:	strb	w9, [x8]
  403d48:	ldp	x29, x30, [sp], #48
  403d4c:	ret
  403d50:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  403d54:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  403d58:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  403d5c:	add	x0, x0, #0x1bf
  403d60:	add	x1, x1, #0x191
  403d64:	add	x3, x3, #0x1cd
  403d68:	mov	w2, #0x196                 	// #406
  403d6c:	bl	402260 <__assert_fail@plt>
  403d70:	stp	x29, x30, [sp, #-32]!
  403d74:	stp	x20, x19, [sp, #16]
  403d78:	adrp	x19, 420000 <__fxstatat@plt+0x1dd40>
  403d7c:	ldr	x8, [x19, #1632]
  403d80:	adrp	x20, 420000 <__fxstatat@plt+0x1dd40>
  403d84:	ldr	x0, [x20, #1624]
  403d88:	mov	w2, #0x8                   	// #8
  403d8c:	add	x1, x8, #0x1
  403d90:	mov	x29, sp
  403d94:	str	x1, [x19, #1632]
  403d98:	bl	409aa4 <__fxstatat@plt+0x77e4>
  403d9c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403da0:	ldr	x8, [x8, #1608]
  403da4:	str	x0, [x20, #1624]
  403da8:	mov	w1, #0x8                   	// #8
  403dac:	mov	x0, x8
  403db0:	bl	409a4c <__fxstatat@plt+0x778c>
  403db4:	ldr	x8, [x20, #1624]
  403db8:	ldr	x9, [x19, #1632]
  403dbc:	add	x8, x8, x9, lsl #3
  403dc0:	stur	x0, [x8, #-8]
  403dc4:	ldp	x20, x19, [sp, #16]
  403dc8:	ldp	x29, x30, [sp], #32
  403dcc:	ret
  403dd0:	stp	x29, x30, [sp, #-32]!
  403dd4:	stp	x20, x19, [sp, #16]
  403dd8:	adrp	x20, 420000 <__fxstatat@plt+0x1dd40>
  403ddc:	ldr	w8, [x20, #1312]
  403de0:	mov	x19, x0
  403de4:	mov	x29, sp
  403de8:	tbz	w8, #31, 403df8 <__fxstatat@plt+0x1b38>
  403dec:	mov	w0, #0x1                   	// #1
  403df0:	bl	4021b0 <isatty@plt>
  403df4:	str	w0, [x20, #1312]
  403df8:	ldr	w8, [x20, #1312]
  403dfc:	adrp	x9, 403000 <__fxstatat@plt+0xd40>
  403e00:	adrp	x10, 403000 <__fxstatat@plt+0xd40>
  403e04:	add	x9, x9, #0xe28
  403e08:	add	x10, x10, #0xef0
  403e0c:	cmp	w8, #0x0
  403e10:	csel	x8, x10, x9, eq  // eq = none
  403e14:	mov	x0, x19
  403e18:	blr	x8
  403e1c:	ldp	x20, x19, [sp, #16]
  403e20:	ldp	x29, x30, [sp], #32
  403e24:	ret
  403e28:	sub	sp, sp, #0x50
  403e2c:	stp	x29, x30, [sp, #16]
  403e30:	stp	x24, x23, [sp, #32]
  403e34:	stp	x22, x21, [sp, #48]
  403e38:	stp	x20, x19, [sp, #64]
  403e3c:	add	x29, sp, #0x10
  403e40:	mov	x19, x0
  403e44:	bl	401d80 <strlen@plt>
  403e48:	str	xzr, [sp, #8]
  403e4c:	cbz	x0, 403ed4 <__fxstatat@plt+0x1c14>
  403e50:	add	x23, x19, x0
  403e54:	mov	w24, #0x3f                  	// #63
  403e58:	mov	x20, x19
  403e5c:	b	403e74 <__fxstatat@plt+0x1bb4>
  403e60:	strb	w24, [x19], #1
  403e64:	str	xzr, [sp, #8]
  403e68:	add	x20, x20, x21
  403e6c:	cmp	x20, x23
  403e70:	b.eq	403ed4 <__fxstatat@plt+0x1c14>  // b.none
  403e74:	sub	x22, x23, x20
  403e78:	add	x0, sp, #0x4
  403e7c:	add	x3, sp, #0x8
  403e80:	mov	x1, x20
  403e84:	mov	x2, x22
  403e88:	bl	40a628 <__fxstatat@plt+0x8368>
  403e8c:	cmp	x0, x22
  403e90:	cset	w8, ls  // ls = plast
  403e94:	b.hi	403eb4 <__fxstatat@plt+0x1bf4>  // b.pmore
  403e98:	mov	x21, x0
  403e9c:	ldr	w0, [sp, #4]
  403ea0:	bl	401e10 <iswcntrl@plt>
  403ea4:	cmp	w0, #0x0
  403ea8:	cset	w8, eq  // eq = none
  403eac:	cbz	w8, 403e60 <__fxstatat@plt+0x1ba0>
  403eb0:	b	403ebc <__fxstatat@plt+0x1bfc>
  403eb4:	mov	w21, #0x1                   	// #1
  403eb8:	cbz	w8, 403e60 <__fxstatat@plt+0x1ba0>
  403ebc:	mov	x0, x19
  403ec0:	mov	x1, x20
  403ec4:	mov	x2, x21
  403ec8:	bl	401d50 <memmove@plt>
  403ecc:	add	x19, x19, x21
  403ed0:	b	403e68 <__fxstatat@plt+0x1ba8>
  403ed4:	strb	wzr, [x19]
  403ed8:	ldp	x20, x19, [sp, #64]
  403edc:	ldp	x22, x21, [sp, #48]
  403ee0:	ldp	x24, x23, [sp, #32]
  403ee4:	ldp	x29, x30, [sp, #16]
  403ee8:	add	sp, sp, #0x50
  403eec:	ret
  403ef0:	stp	x29, x30, [sp, #-32]!
  403ef4:	stp	x20, x19, [sp, #16]
  403ef8:	ldrb	w8, [x0]
  403efc:	mov	x29, sp
  403f00:	cbz	w8, 403f2c <__fxstatat@plt+0x1c6c>
  403f04:	add	x19, x0, #0x1
  403f08:	mov	w20, #0x3f                  	// #63
  403f0c:	b	403f18 <__fxstatat@plt+0x1c58>
  403f10:	ldrb	w8, [x19], #1
  403f14:	cbz	w8, 403f2c <__fxstatat@plt+0x1c6c>
  403f18:	and	w0, w8, #0xff
  403f1c:	bl	404fcc <__fxstatat@plt+0x2d0c>
  403f20:	tbz	w0, #0, 403f10 <__fxstatat@plt+0x1c50>
  403f24:	sturb	w20, [x19, #-1]
  403f28:	b	403f10 <__fxstatat@plt+0x1c50>
  403f2c:	ldp	x20, x19, [sp, #16]
  403f30:	ldp	x29, x30, [sp], #32
  403f34:	ret
  403f38:	sub	sp, sp, #0x100
  403f3c:	stp	x29, x30, [sp, #160]
  403f40:	stp	x28, x27, [sp, #176]
  403f44:	stp	x26, x25, [sp, #192]
  403f48:	stp	x24, x23, [sp, #208]
  403f4c:	stp	x22, x21, [sp, #224]
  403f50:	stp	x20, x19, [sp, #240]
  403f54:	add	x29, sp, #0xa0
  403f58:	mov	x19, x0
  403f5c:	bl	402050 <canonicalize_file_name@plt>
  403f60:	mov	x20, x0
  403f64:	mov	x21, x19
  403f68:	cbz	x0, 403f78 <__fxstatat@plt+0x1cb8>
  403f6c:	ldrb	w8, [x20]
  403f70:	cmp	w8, #0x2f
  403f74:	csel	x21, x20, x19, eq  // eq = none
  403f78:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  403f7c:	ldr	x25, [x8, #1600]
  403f80:	str	x19, [sp, #16]
  403f84:	cbz	x25, 4040d8 <__fxstatat@plt+0x1e18>
  403f88:	mov	x8, #0xffffffffffffffff    	// #-1
  403f8c:	mov	x26, xzr
  403f90:	mov	w27, wzr
  403f94:	mov	w28, wzr
  403f98:	str	x8, [sp, #24]
  403f9c:	ldr	x24, [x25]
  403fa0:	mov	x0, x24
  403fa4:	bl	402050 <canonicalize_file_name@plt>
  403fa8:	mov	x22, x0
  403fac:	cbz	x0, 403fbc <__fxstatat@plt+0x1cfc>
  403fb0:	ldrb	w8, [x22]
  403fb4:	cmp	w8, #0x2f
  403fb8:	csel	x24, x22, x24, eq  // eq = none
  403fbc:	mov	x0, x21
  403fc0:	mov	x1, x24
  403fc4:	bl	4020a0 <strcmp@plt>
  403fc8:	cbz	w0, 403fe0 <__fxstatat@plt+0x1d20>
  403fcc:	mov	x0, x22
  403fd0:	bl	4020f0 <free@plt>
  403fd4:	mov	w8, wzr
  403fd8:	cbz	w8, 404078 <__fxstatat@plt+0x1db8>
  403fdc:	b	4040e0 <__fxstatat@plt+0x1e20>
  403fe0:	ldr	x0, [x25, #8]
  403fe4:	bl	404450 <__fxstatat@plt+0x2190>
  403fe8:	mov	x23, x0
  403fec:	cbz	x0, 404008 <__fxstatat@plt+0x1d48>
  403ff0:	mov	x0, x23
  403ff4:	mov	x1, x24
  403ff8:	bl	4020a0 <strcmp@plt>
  403ffc:	cmp	w0, #0x0
  404000:	cset	w28, ne  // ne = any
  404004:	b	40400c <__fxstatat@plt+0x1d4c>
  404008:	mov	w28, wzr
  40400c:	ldr	x0, [x25, #8]
  404010:	bl	401d80 <strlen@plt>
  404014:	tbnz	w28, #0, 4040c4 <__fxstatat@plt+0x1e04>
  404018:	ldr	x8, [sp, #24]
  40401c:	mov	x24, x0
  404020:	cmp	x0, x8
  404024:	b.cc	404030 <__fxstatat@plt+0x1d70>  // b.lo, b.ul, b.last
  404028:	eor	w8, w27, #0x1
  40402c:	tbz	w8, #0, 4040c4 <__fxstatat@plt+0x1e04>
  404030:	ldr	x8, [sp, #24]
  404034:	ldr	x0, [x25, #8]
  404038:	add	x1, sp, #0x20
  40403c:	mov	x19, x20
  404040:	cmp	x24, x8
  404044:	cset	w20, cc  // cc = lo, ul, last
  404048:	bl	40d0e8 <__fxstatat@plt+0xae28>
  40404c:	cmp	w0, #0x0
  404050:	cset	w8, eq  // eq = none
  404054:	orr	w27, w27, w8
  404058:	cbz	w0, 404084 <__fxstatat@plt+0x1dc4>
  40405c:	eor	w8, w27, #0x1
  404060:	and	w8, w20, w8
  404064:	cbnz	w8, 404084 <__fxstatat@plt+0x1dc4>
  404068:	mov	x20, x19
  40406c:	cbz	w8, 4040c4 <__fxstatat@plt+0x1e04>
  404070:	cbz	w8, 403fcc <__fxstatat@plt+0x1d0c>
  404074:	cbnz	w8, 4040e0 <__fxstatat@plt+0x1e20>
  404078:	ldr	x25, [x25, #48]
  40407c:	cbnz	x25, 403f9c <__fxstatat@plt+0x1cdc>
  404080:	b	4040e0 <__fxstatat@plt+0x1e20>
  404084:	cmp	x24, #0x1
  404088:	b.ne	4040b0 <__fxstatat@plt+0x1df0>  // b.any
  40408c:	mov	x0, x23
  404090:	bl	4020f0 <free@plt>
  404094:	mov	x0, x22
  404098:	bl	4020f0 <free@plt>
  40409c:	mov	w8, #0x2                   	// #2
  4040a0:	mov	x26, x25
  4040a4:	mov	x20, x19
  4040a8:	cbnz	w8, 404070 <__fxstatat@plt+0x1db0>
  4040ac:	b	4040c4 <__fxstatat@plt+0x1e04>
  4040b0:	mov	w8, wzr
  4040b4:	mov	x26, x25
  4040b8:	str	x24, [sp, #24]
  4040bc:	mov	x20, x19
  4040c0:	cbnz	w8, 404070 <__fxstatat@plt+0x1db0>
  4040c4:	mov	x0, x23
  4040c8:	bl	4020f0 <free@plt>
  4040cc:	mov	w8, wzr
  4040d0:	cbnz	w8, 404074 <__fxstatat@plt+0x1db4>
  4040d4:	b	403fcc <__fxstatat@plt+0x1d0c>
  4040d8:	mov	w28, wzr
  4040dc:	mov	x26, xzr
  4040e0:	mov	x0, x20
  4040e4:	bl	4020f0 <free@plt>
  4040e8:	cbz	x26, 40411c <__fxstatat@plt+0x1e5c>
  4040ec:	ldrb	w8, [x26, #40]
  4040f0:	ldp	x0, x1, [x26]
  4040f4:	ldr	x4, [x26, #24]
  4040f8:	ldr	x2, [sp, #16]
  4040fc:	ubfx	w6, w8, #1, #1
  404100:	and	w5, w8, #0x1
  404104:	mov	x3, xzr
  404108:	mov	x7, xzr
  40410c:	strb	wzr, [sp]
  404110:	bl	4035f4 <__fxstatat@plt+0x1334>
  404114:	mov	w0, #0x1                   	// #1
  404118:	b	40416c <__fxstatat@plt+0x1eac>
  40411c:	tbz	w28, #0, 404168 <__fxstatat@plt+0x1ea8>
  404120:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  404124:	add	x1, x1, #0x2f4
  404128:	mov	w2, #0x5                   	// #5
  40412c:	mov	x0, xzr
  404130:	bl	4021f0 <dcgettext@plt>
  404134:	ldr	x1, [sp, #16]
  404138:	mov	x20, x0
  40413c:	mov	w0, #0x4                   	// #4
  404140:	bl	408c6c <__fxstatat@plt+0x69ac>
  404144:	mov	x3, x0
  404148:	mov	w0, wzr
  40414c:	mov	w1, wzr
  404150:	mov	x2, x20
  404154:	bl	401dc0 <error@plt>
  404158:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40415c:	mov	w0, #0x1                   	// #1
  404160:	strb	w0, [x8, #1524]
  404164:	b	40416c <__fxstatat@plt+0x1eac>
  404168:	mov	w0, wzr
  40416c:	ldp	x20, x19, [sp, #240]
  404170:	ldp	x22, x21, [sp, #224]
  404174:	ldp	x24, x23, [sp, #208]
  404178:	ldp	x26, x25, [sp, #192]
  40417c:	ldp	x28, x27, [sp, #176]
  404180:	ldp	x29, x30, [sp, #160]
  404184:	add	sp, sp, #0x100
  404188:	ret
  40418c:	sub	sp, sp, #0xf0
  404190:	stp	x29, x30, [sp, #144]
  404194:	stp	x28, x27, [sp, #160]
  404198:	stp	x26, x25, [sp, #176]
  40419c:	stp	x24, x23, [sp, #192]
  4041a0:	stp	x22, x21, [sp, #208]
  4041a4:	stp	x20, x19, [sp, #224]
  4041a8:	add	x29, sp, #0x90
  4041ac:	mov	x20, x1
  4041b0:	mov	x19, x0
  4041b4:	bl	402050 <canonicalize_file_name@plt>
  4041b8:	mov	x21, x0
  4041bc:	cbz	x0, 404280 <__fxstatat@plt+0x1fc0>
  4041c0:	ldrb	w8, [x21]
  4041c4:	cmp	w8, #0x2f
  4041c8:	b.ne	404280 <__fxstatat@plt+0x1fc0>  // b.any
  4041cc:	mov	x0, x21
  4041d0:	bl	401d80 <strlen@plt>
  4041d4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4041d8:	ldr	x27, [x8, #1600]
  4041dc:	cbz	x27, 404280 <__fxstatat@plt+0x1fc0>
  4041e0:	adrp	x23, 40e000 <__fxstatat@plt+0xbd40>
  4041e4:	mov	x22, x0
  4041e8:	mov	x26, xzr
  4041ec:	mov	x28, xzr
  4041f0:	add	x23, x23, #0x325
  4041f4:	b	404208 <__fxstatat@plt+0x1f48>
  4041f8:	mov	x28, x24
  4041fc:	mov	x26, x27
  404200:	ldr	x27, [x27, #48]
  404204:	cbz	x27, 404284 <__fxstatat@plt+0x1fc4>
  404208:	ldr	x0, [x27, #24]
  40420c:	mov	x1, x23
  404210:	bl	4020a0 <strcmp@plt>
  404214:	cbz	w0, 404200 <__fxstatat@plt+0x1f40>
  404218:	cbz	x26, 40422c <__fxstatat@plt+0x1f6c>
  40421c:	ldrb	w8, [x26, #40]
  404220:	tbnz	w8, #0, 40422c <__fxstatat@plt+0x1f6c>
  404224:	ldrb	w8, [x27, #40]
  404228:	tbnz	w8, #0, 404200 <__fxstatat@plt+0x1f40>
  40422c:	ldr	x25, [x27, #8]
  404230:	mov	x0, x25
  404234:	bl	401d80 <strlen@plt>
  404238:	cmp	x28, x0
  40423c:	b.hi	404200 <__fxstatat@plt+0x1f40>  // b.pmore
  404240:	mov	x24, x0
  404244:	cmp	x0, x22
  404248:	b.hi	404200 <__fxstatat@plt+0x1f40>  // b.pmore
  40424c:	cmp	x24, #0x1
  404250:	b.eq	4041f8 <__fxstatat@plt+0x1f38>  // b.none
  404254:	cmp	x24, x22
  404258:	b.eq	404268 <__fxstatat@plt+0x1fa8>  // b.none
  40425c:	ldrb	w8, [x21, x24]
  404260:	cmp	w8, #0x2f
  404264:	b.ne	404200 <__fxstatat@plt+0x1f40>  // b.any
  404268:	mov	x0, x25
  40426c:	mov	x1, x21
  404270:	mov	x2, x24
  404274:	bl	401f10 <strncmp@plt>
  404278:	cbnz	w0, 404200 <__fxstatat@plt+0x1f40>
  40427c:	b	4041f8 <__fxstatat@plt+0x1f38>
  404280:	mov	x26, xzr
  404284:	mov	x0, x21
  404288:	bl	4020f0 <free@plt>
  40428c:	cbz	x26, 4042b4 <__fxstatat@plt+0x1ff4>
  404290:	ldr	x0, [x26, #8]
  404294:	add	x1, sp, #0x10
  404298:	bl	40d0e8 <__fxstatat@plt+0xae28>
  40429c:	cbnz	w0, 4042b0 <__fxstatat@plt+0x1ff0>
  4042a0:	ldr	x8, [sp, #16]
  4042a4:	ldr	x9, [x20]
  4042a8:	cmp	x8, x9
  4042ac:	b.eq	4042b4 <__fxstatat@plt+0x1ff4>  // b.none
  4042b0:	mov	x26, xzr
  4042b4:	cbnz	x26, 4043b4 <__fxstatat@plt+0x20f4>
  4042b8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4042bc:	ldr	x23, [x8, #1600]
  4042c0:	cbz	x23, 4043e4 <__fxstatat@plt+0x2124>
  4042c4:	adrp	x21, 40e000 <__fxstatat@plt+0xbd40>
  4042c8:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  4042cc:	mov	x28, xzr
  4042d0:	add	x21, x21, #0xe67
  4042d4:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  4042d8:	mov	w25, #0x1                   	// #1
  4042dc:	add	x22, x22, #0x325
  4042e0:	mov	x27, #0xfffffffffffffffe    	// #-2
  4042e4:	ldr	x8, [x23, #32]
  4042e8:	cmn	x8, #0x1
  4042ec:	b.ne	404348 <__fxstatat@plt+0x2088>  // b.any
  4042f0:	ldr	x0, [x23, #8]
  4042f4:	add	x1, sp, #0x10
  4042f8:	bl	40d0e8 <__fxstatat@plt+0xae28>
  4042fc:	cbz	w0, 404340 <__fxstatat@plt+0x2080>
  404300:	bl	402270 <__errno_location@plt>
  404304:	ldr	w8, [x0]
  404308:	cmp	w8, #0x5
  40430c:	b.ne	404338 <__fxstatat@plt+0x2078>  // b.any
  404310:	ldr	x2, [x23, #8]
  404314:	mov	w1, #0x3                   	// #3
  404318:	mov	w0, wzr
  40431c:	bl	408d6c <__fxstatat@plt+0x6aac>
  404320:	mov	x3, x0
  404324:	mov	w1, #0x5                   	// #5
  404328:	mov	w0, wzr
  40432c:	mov	x2, x21
  404330:	bl	401dc0 <error@plt>
  404334:	strb	w25, [x24, #1524]
  404338:	mov	x8, #0xfffffffffffffffe    	// #-2
  40433c:	b	404344 <__fxstatat@plt+0x2084>
  404340:	ldr	x8, [sp, #16]
  404344:	str	x8, [x23, #32]
  404348:	ldr	x8, [x20]
  40434c:	ldr	x9, [x23, #32]
  404350:	cmp	x8, x9
  404354:	b.ne	4043a4 <__fxstatat@plt+0x20e4>  // b.any
  404358:	ldr	x0, [x23, #24]
  40435c:	mov	x1, x22
  404360:	bl	4020a0 <strcmp@plt>
  404364:	cbz	w0, 4043a4 <__fxstatat@plt+0x20e4>
  404368:	cbz	x28, 40437c <__fxstatat@plt+0x20bc>
  40436c:	ldrb	w8, [x28, #40]
  404370:	tbnz	w8, #0, 40437c <__fxstatat@plt+0x20bc>
  404374:	ldrb	w8, [x23, #40]
  404378:	tbnz	w8, #0, 4043a4 <__fxstatat@plt+0x20e4>
  40437c:	ldr	x0, [x23, #8]
  404380:	add	x1, sp, #0x10
  404384:	bl	40d0e8 <__fxstatat@plt+0xae28>
  404388:	cbnz	w0, 4043a0 <__fxstatat@plt+0x20e0>
  40438c:	ldr	x8, [sp, #16]
  404390:	ldr	x9, [x23, #32]
  404394:	mov	x26, x23
  404398:	cmp	x8, x9
  40439c:	b.eq	4043a8 <__fxstatat@plt+0x20e8>  // b.none
  4043a0:	str	x27, [x23, #32]
  4043a4:	mov	x26, x28
  4043a8:	ldr	x23, [x23, #48]
  4043ac:	mov	x28, x26
  4043b0:	cbnz	x23, 4042e4 <__fxstatat@plt+0x2024>
  4043b4:	cbz	x26, 4043ec <__fxstatat@plt+0x212c>
  4043b8:	ldrb	w8, [x26, #40]
  4043bc:	ldp	x0, x1, [x26]
  4043c0:	ldr	x4, [x26, #24]
  4043c4:	mov	x2, x19
  4043c8:	ubfx	w6, w8, #1, #1
  4043cc:	and	w5, w8, #0x1
  4043d0:	mov	x3, x19
  4043d4:	mov	x7, xzr
  4043d8:	strb	wzr, [sp]
  4043dc:	bl	4035f4 <__fxstatat@plt+0x1334>
  4043e0:	b	404430 <__fxstatat@plt+0x2170>
  4043e4:	mov	x26, xzr
  4043e8:	cbnz	x26, 4043b8 <__fxstatat@plt+0x20f8>
  4043ec:	mov	x0, x19
  4043f0:	mov	x1, x20
  4043f4:	bl	404c1c <__fxstatat@plt+0x295c>
  4043f8:	cbz	x0, 404430 <__fxstatat@plt+0x2170>
  4043fc:	mov	x20, x0
  404400:	mov	x0, xzr
  404404:	mov	x1, x20
  404408:	mov	x2, x19
  40440c:	mov	x3, xzr
  404410:	mov	x4, xzr
  404414:	mov	w5, wzr
  404418:	mov	w6, wzr
  40441c:	mov	x7, xzr
  404420:	strb	wzr, [sp]
  404424:	bl	4035f4 <__fxstatat@plt+0x1334>
  404428:	mov	x0, x20
  40442c:	bl	4020f0 <free@plt>
  404430:	ldp	x20, x19, [sp, #224]
  404434:	ldp	x22, x21, [sp, #208]
  404438:	ldp	x24, x23, [sp, #192]
  40443c:	ldp	x26, x25, [sp, #176]
  404440:	ldp	x28, x27, [sp, #160]
  404444:	ldp	x29, x30, [sp, #144]
  404448:	add	sp, sp, #0xf0
  40444c:	ret
  404450:	stp	x29, x30, [sp, #-48]!
  404454:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404458:	str	x21, [sp, #16]
  40445c:	ldr	x21, [x8, #1600]
  404460:	stp	x20, x19, [sp, #32]
  404464:	mov	x29, sp
  404468:	cbz	x21, 4044bc <__fxstatat@plt+0x21fc>
  40446c:	mov	x19, x0
  404470:	mov	x20, xzr
  404474:	ldr	x0, [x21, #8]
  404478:	mov	x1, x19
  40447c:	bl	4020a0 <strcmp@plt>
  404480:	cmp	w0, #0x0
  404484:	csel	x20, x21, x20, eq  // eq = none
  404488:	ldr	x21, [x21, #48]
  40448c:	cbnz	x21, 404474 <__fxstatat@plt+0x21b4>
  404490:	cbz	x20, 4044c4 <__fxstatat@plt+0x2204>
  404494:	ldr	x0, [x20]
  404498:	bl	402050 <canonicalize_file_name@plt>
  40449c:	cbz	x0, 4044ac <__fxstatat@plt+0x21ec>
  4044a0:	ldrb	w8, [x0]
  4044a4:	cmp	w8, #0x2f
  4044a8:	b.eq	4044c8 <__fxstatat@plt+0x2208>  // b.none
  4044ac:	bl	4020f0 <free@plt>
  4044b0:	ldr	x0, [x20]
  4044b4:	bl	409c50 <__fxstatat@plt+0x7990>
  4044b8:	b	4044c8 <__fxstatat@plt+0x2208>
  4044bc:	mov	x20, xzr
  4044c0:	cbnz	x20, 404494 <__fxstatat@plt+0x21d4>
  4044c4:	mov	x0, xzr
  4044c8:	ldp	x20, x19, [sp, #32]
  4044cc:	ldr	x21, [sp, #16]
  4044d0:	ldp	x29, x30, [sp], #48
  4044d4:	ret
  4044d8:	sub	sp, sp, #0xf0
  4044dc:	stp	x28, x27, [sp, #160]
  4044e0:	adrp	x27, 420000 <__fxstatat@plt+0x1dd40>
  4044e4:	ldr	x8, [x27, #1600]
  4044e8:	stp	x20, x19, [sp, #224]
  4044ec:	mov	w19, w0
  4044f0:	mov	x0, xzr
  4044f4:	stp	x29, x30, [sp, #144]
  4044f8:	stp	x26, x25, [sp, #176]
  4044fc:	stp	x24, x23, [sp, #192]
  404500:	stp	x22, x21, [sp, #208]
  404504:	add	x29, sp, #0x90
  404508:	cbz	x8, 404518 <__fxstatat@plt+0x2258>
  40450c:	ldr	x8, [x8, #48]
  404510:	add	x0, x0, #0x1
  404514:	cbnz	x8, 40450c <__fxstatat@plt+0x224c>
  404518:	adrp	x2, 404000 <__fxstatat@plt+0x1d40>
  40451c:	adrp	x3, 404000 <__fxstatat@plt+0x1d40>
  404520:	adrp	x4, 404000 <__fxstatat@plt+0x1d40>
  404524:	add	x2, x2, #0x7b0
  404528:	add	x3, x3, #0x7c0
  40452c:	add	x4, x4, #0x7d4
  404530:	mov	x1, xzr
  404534:	bl	405e50 <__fxstatat@plt+0x3b90>
  404538:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  40453c:	str	x0, [x23, #1640]
  404540:	cbz	x0, 4047ac <__fxstatat@plt+0x24ec>
  404544:	ldr	x21, [x27, #1600]
  404548:	cbz	x21, 404758 <__fxstatat@plt+0x2498>
  40454c:	mov	x28, xzr
  404550:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  404554:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  404558:	b	404590 <__fxstatat@plt+0x22d0>
  40455c:	mov	w0, #0x18                  	// #24
  404560:	bl	409a78 <__fxstatat@plt+0x77b8>
  404564:	mov	x20, x0
  404568:	ldr	x8, [sp, #16]
  40456c:	ldr	x0, [x23, #1640]
  404570:	mov	x1, x20
  404574:	str	x28, [x20, #16]
  404578:	stp	x8, x21, [x20]
  40457c:	bl	4066bc <__fxstatat@plt+0x43fc>
  404580:	cbz	x0, 4047ac <__fxstatat@plt+0x24ec>
  404584:	ldr	x21, [x21, #48]
  404588:	mov	x28, x20
  40458c:	cbz	x21, 40475c <__fxstatat@plt+0x249c>
  404590:	ldrb	w8, [x21, #40]
  404594:	tbz	w8, #1, 4045a4 <__fxstatat@plt+0x22e4>
  404598:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  40459c:	ldrb	w9, [x9, #1596]
  4045a0:	tbnz	w9, #0, 404654 <__fxstatat@plt+0x2394>
  4045a4:	tbz	w8, #0, 4045bc <__fxstatat@plt+0x22fc>
  4045a8:	ldrb	w8, [x24, #1512]
  4045ac:	tbnz	w8, #0, 4045bc <__fxstatat@plt+0x22fc>
  4045b0:	ldrb	w8, [x26, #1513]
  4045b4:	cmp	w8, #0x1
  4045b8:	b.ne	404654 <__fxstatat@plt+0x2394>  // b.any
  4045bc:	ldr	x20, [x21, #24]
  4045c0:	mov	x0, x20
  4045c4:	bl	4047e8 <__fxstatat@plt+0x2528>
  4045c8:	tbz	w0, #0, 404654 <__fxstatat@plt+0x2394>
  4045cc:	mov	x0, x20
  4045d0:	bl	40483c <__fxstatat@plt+0x257c>
  4045d4:	tbnz	w0, #0, 404654 <__fxstatat@plt+0x2394>
  4045d8:	ldr	x0, [x21, #8]
  4045dc:	add	x1, sp, #0x10
  4045e0:	bl	40d0e8 <__fxstatat@plt+0xae28>
  4045e4:	cmn	w0, #0x1
  4045e8:	b.eq	404654 <__fxstatat@plt+0x2394>  // b.none
  4045ec:	ldr	x0, [sp, #16]
  4045f0:	bl	404890 <__fxstatat@plt+0x25d0>
  4045f4:	cbz	x0, 404660 <__fxstatat@plt+0x23a0>
  4045f8:	ldr	x22, [x0, #8]
  4045fc:	mov	x20, x0
  404600:	ldr	x0, [x22, #8]
  404604:	str	x0, [sp, #8]
  404608:	bl	401d80 <strlen@plt>
  40460c:	ldr	x8, [x21, #8]
  404610:	mov	x23, x0
  404614:	mov	x0, x8
  404618:	str	x8, [sp]
  40461c:	bl	401d80 <strlen@plt>
  404620:	ldr	x8, [x22, #16]
  404624:	mov	x24, x0
  404628:	cbz	x8, 404674 <__fxstatat@plt+0x23b4>
  40462c:	ldr	x25, [x21, #16]
  404630:	cbz	x25, 404674 <__fxstatat@plt+0x23b4>
  404634:	mov	x0, x8
  404638:	bl	401d80 <strlen@plt>
  40463c:	mov	x26, x0
  404640:	mov	x0, x25
  404644:	bl	401d80 <strlen@plt>
  404648:	cmp	x26, x0
  40464c:	cset	w26, cc  // cc = lo, ul, last
  404650:	b	404678 <__fxstatat@plt+0x23b8>
  404654:	ldr	x8, [x21, #32]
  404658:	mov	x0, xzr
  40465c:	str	x8, [sp, #16]
  404660:	cbz	x0, 40455c <__fxstatat@plt+0x229c>
  404664:	ldr	x21, [x21, #48]
  404668:	tbnz	w19, #0, 40458c <__fxstatat@plt+0x22cc>
  40466c:	bl	40ae10 <__fxstatat@plt+0x8b50>
  404670:	b	40458c <__fxstatat@plt+0x22cc>
  404674:	mov	w26, wzr
  404678:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  40467c:	ldrb	w8, [x8, #1525]
  404680:	tbnz	w8, #0, 4046b8 <__fxstatat@plt+0x23f8>
  404684:	ldrb	w8, [x21, #40]
  404688:	tbz	w8, #1, 4046b8 <__fxstatat@plt+0x23f8>
  40468c:	ldrb	w8, [x22, #40]
  404690:	tbz	w8, #1, 4046b8 <__fxstatat@plt+0x23f8>
  404694:	ldr	x0, [x22]
  404698:	ldr	x1, [x21]
  40469c:	bl	4020a0 <strcmp@plt>
  4046a0:	cbz	w0, 4046b8 <__fxstatat@plt+0x23f8>
  4046a4:	mov	x0, xzr
  4046a8:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  4046ac:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  4046b0:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  4046b4:	b	404660 <__fxstatat@plt+0x23a0>
  4046b8:	ldr	x25, [x21]
  4046bc:	mov	w1, #0x2f                  	// #47
  4046c0:	mov	x0, x25
  4046c4:	bl	402140 <strchr@plt>
  4046c8:	cbz	x0, 404700 <__fxstatat@plt+0x2440>
  4046cc:	ldr	x0, [x22]
  4046d0:	cmp	x23, x24
  4046d4:	mov	w1, #0x2f                  	// #47
  4046d8:	cset	w23, hi  // hi = pmore
  4046dc:	bl	402140 <strchr@plt>
  4046e0:	eor	w8, w26, #0x1
  4046e4:	and	w8, w23, w8
  4046e8:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  4046ec:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  4046f0:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  4046f4:	tbnz	w8, #0, 40474c <__fxstatat@plt+0x248c>
  4046f8:	cbnz	x0, 404720 <__fxstatat@plt+0x2460>
  4046fc:	b	40474c <__fxstatat@plt+0x248c>
  404700:	cmp	x23, x24
  404704:	cset	w8, hi  // hi = pmore
  404708:	eor	w9, w26, #0x1
  40470c:	and	w8, w8, w9
  404710:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  404714:	adrp	x24, 420000 <__fxstatat@plt+0x1dd40>
  404718:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  40471c:	tbnz	w8, #0, 40474c <__fxstatat@plt+0x248c>
  404720:	ldr	x0, [x22]
  404724:	mov	x1, x25
  404728:	bl	4020a0 <strcmp@plt>
  40472c:	mov	w8, w0
  404730:	mov	x0, x21
  404734:	cbz	w8, 404660 <__fxstatat@plt+0x23a0>
  404738:	ldp	x0, x1, [sp]
  40473c:	bl	4020a0 <strcmp@plt>
  404740:	mov	w8, w0
  404744:	mov	x0, x21
  404748:	cbnz	w8, 404660 <__fxstatat@plt+0x23a0>
  40474c:	mov	x0, x22
  404750:	str	x21, [x20, #8]
  404754:	b	404660 <__fxstatat@plt+0x23a0>
  404758:	mov	x28, xzr
  40475c:	tbnz	w19, #0, 40478c <__fxstatat@plt+0x24cc>
  404760:	str	xzr, [x27, #1600]
  404764:	cbz	x28, 404780 <__fxstatat@plt+0x24c0>
  404768:	ldr	x8, [x28, #8]
  40476c:	ldr	x9, [x27, #1600]
  404770:	str	x9, [x8, #48]
  404774:	str	x8, [x27, #1600]
  404778:	ldr	x28, [x28, #16]
  40477c:	cbnz	x28, 404768 <__fxstatat@plt+0x24a8>
  404780:	ldr	x0, [x23, #1640]
  404784:	bl	406104 <__fxstatat@plt+0x3e44>
  404788:	str	xzr, [x23, #1640]
  40478c:	ldp	x20, x19, [sp, #224]
  404790:	ldp	x22, x21, [sp, #208]
  404794:	ldp	x24, x23, [sp, #192]
  404798:	ldp	x26, x25, [sp, #176]
  40479c:	ldp	x28, x27, [sp, #160]
  4047a0:	ldp	x29, x30, [sp, #144]
  4047a4:	add	sp, sp, #0xf0
  4047a8:	ret
  4047ac:	bl	409c7c <__fxstatat@plt+0x79bc>
  4047b0:	ldr	x8, [x0]
  4047b4:	udiv	x9, x8, x1
  4047b8:	msub	x0, x9, x1, x8
  4047bc:	ret
  4047c0:	ldr	x8, [x0]
  4047c4:	ldr	x9, [x1]
  4047c8:	cmp	x8, x9
  4047cc:	cset	w0, eq  // eq = none
  4047d0:	ret
  4047d4:	stp	x29, x30, [sp, #-16]!
  4047d8:	mov	x29, sp
  4047dc:	bl	4020f0 <free@plt>
  4047e0:	ldp	x29, x30, [sp], #16
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-32]!
  4047ec:	stp	x20, x19, [sp, #16]
  4047f0:	mov	x19, x0
  4047f4:	mov	w0, #0x1                   	// #1
  4047f8:	mov	x29, sp
  4047fc:	cbz	x19, 404830 <__fxstatat@plt+0x2570>
  404800:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404804:	ldr	x20, [x8, #1496]
  404808:	cbz	x20, 404830 <__fxstatat@plt+0x2570>
  40480c:	ldr	x1, [x20]
  404810:	mov	x0, x19
  404814:	bl	4020a0 <strcmp@plt>
  404818:	cbz	w0, 40482c <__fxstatat@plt+0x256c>
  40481c:	ldr	x20, [x20, #8]
  404820:	cbnz	x20, 40480c <__fxstatat@plt+0x254c>
  404824:	mov	w0, wzr
  404828:	b	404830 <__fxstatat@plt+0x2570>
  40482c:	mov	w0, #0x1                   	// #1
  404830:	ldp	x20, x19, [sp, #16]
  404834:	ldp	x29, x30, [sp], #32
  404838:	ret
  40483c:	stp	x29, x30, [sp, #-32]!
  404840:	stp	x20, x19, [sp, #16]
  404844:	mov	x19, x0
  404848:	mov	w0, wzr
  40484c:	mov	x29, sp
  404850:	cbz	x19, 404884 <__fxstatat@plt+0x25c4>
  404854:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404858:	ldr	x20, [x8, #1504]
  40485c:	cbz	x20, 404884 <__fxstatat@plt+0x25c4>
  404860:	ldr	x1, [x20]
  404864:	mov	x0, x19
  404868:	bl	4020a0 <strcmp@plt>
  40486c:	cbz	w0, 404880 <__fxstatat@plt+0x25c0>
  404870:	ldr	x20, [x20, #8]
  404874:	cbnz	x20, 404860 <__fxstatat@plt+0x25a0>
  404878:	mov	w0, wzr
  40487c:	b	404884 <__fxstatat@plt+0x25c4>
  404880:	mov	w0, #0x1                   	// #1
  404884:	ldp	x20, x19, [sp, #16]
  404888:	ldp	x29, x30, [sp], #32
  40488c:	ret
  404890:	sub	sp, sp, #0x30
  404894:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404898:	ldr	x8, [x8, #1640]
  40489c:	stp	x29, x30, [sp, #32]
  4048a0:	add	x29, sp, #0x20
  4048a4:	cbz	x8, 4048bc <__fxstatat@plt+0x25fc>
  4048a8:	str	x0, [sp, #8]
  4048ac:	add	x1, sp, #0x8
  4048b0:	mov	x0, x8
  4048b4:	bl	405b94 <__fxstatat@plt+0x38d4>
  4048b8:	b	4048c0 <__fxstatat@plt+0x2600>
  4048bc:	mov	x0, xzr
  4048c0:	ldp	x29, x30, [sp, #32]
  4048c4:	add	sp, sp, #0x30
  4048c8:	ret
  4048cc:	stp	x29, x30, [sp, #-16]!
  4048d0:	mov	x29, sp
  4048d4:	bl	404890 <__fxstatat@plt+0x25d0>
  4048d8:	cbz	x0, 4048e0 <__fxstatat@plt+0x2620>
  4048dc:	ldr	x0, [x0, #8]
  4048e0:	ldp	x29, x30, [sp], #16
  4048e4:	ret
  4048e8:	stp	x29, x30, [sp, #-32]!
  4048ec:	str	x19, [sp, #16]
  4048f0:	mov	x29, sp
  4048f4:	mov	x19, x0
  4048f8:	bl	401d80 <strlen@plt>
  4048fc:	cmp	x0, #0x25
  404900:	b.cc	404924 <__fxstatat@plt+0x2664>  // b.lo, b.ul, b.last
  404904:	add	x8, x19, x0
  404908:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40490c:	sub	x0, x8, #0x24
  404910:	add	x1, x1, #0x3e5
  404914:	bl	402130 <strspn@plt>
  404918:	cmp	x0, #0x24
  40491c:	cset	w0, eq  // eq = none
  404920:	b	404928 <__fxstatat@plt+0x2668>
  404924:	mov	w0, wzr
  404928:	ldr	x19, [sp, #16]
  40492c:	ldp	x29, x30, [sp], #32
  404930:	ret
  404934:	stp	x29, x30, [sp, #-64]!
  404938:	mov	w8, #0x1                   	// #1
  40493c:	str	x23, [sp, #16]
  404940:	stp	x22, x21, [sp, #32]
  404944:	stp	x20, x19, [sp, #48]
  404948:	stp	x8, x8, [x1]
  40494c:	ldr	x22, [x2, #40]
  404950:	mov	x19, x0
  404954:	mov	x8, #0xffffffffffffffff    	// #-1
  404958:	mov	x29, sp
  40495c:	str	x22, [x1, #16]
  404960:	ldr	x23, [x2, #48]
  404964:	mov	x0, x22
  404968:	mov	x20, x2
  40496c:	mov	x21, x1
  404970:	strb	wzr, [x1, #32]
  404974:	str	x23, [x1, #24]
  404978:	stp	x23, x8, [x1, #40]
  40497c:	strb	wzr, [x1, #56]
  404980:	bl	404b84 <__fxstatat@plt+0x28c4>
  404984:	tbz	w0, #0, 4049a4 <__fxstatat@plt+0x26e4>
  404988:	mov	x0, x23
  40498c:	bl	404b84 <__fxstatat@plt+0x28c4>
  404990:	tbz	w0, #0, 4049a4 <__fxstatat@plt+0x26e4>
  404994:	subs	x8, x22, x23
  404998:	str	x8, [x21, #48]
  40499c:	cset	w8, cc  // cc = lo, ul, last
  4049a0:	strb	w8, [x21, #56]
  4049a4:	ldr	x8, [x20]
  4049a8:	str	x8, [x19]
  4049ac:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4049b0:	ldr	x8, [x8, #1584]
  4049b4:	str	x8, [x19, #8]
  4049b8:	ldr	x21, [x20, #8]
  4049bc:	str	x21, [x19, #16]
  4049c0:	ldr	x0, [x20, #24]
  4049c4:	str	x0, [x19, #24]
  4049c8:	ldr	x22, [x20, #16]
  4049cc:	str	x22, [x19, #40]
  4049d0:	ldrb	w8, [x20, #32]
  4049d4:	cbz	w8, 4049e0 <__fxstatat@plt+0x2720>
  4049d8:	bl	404b84 <__fxstatat@plt+0x28c4>
  4049dc:	and	w8, w0, #0x1
  4049e0:	strb	w8, [x19, #32]
  4049e4:	mov	x8, #0xffffffffffffffff    	// #-1
  4049e8:	mov	x0, x21
  4049ec:	str	x8, [x19, #48]
  4049f0:	strb	wzr, [x19, #56]
  4049f4:	bl	404b84 <__fxstatat@plt+0x28c4>
  4049f8:	tbz	w0, #0, 404a18 <__fxstatat@plt+0x2758>
  4049fc:	mov	x0, x22
  404a00:	bl	404b84 <__fxstatat@plt+0x28c4>
  404a04:	tbz	w0, #0, 404a18 <__fxstatat@plt+0x2758>
  404a08:	subs	x8, x21, x22
  404a0c:	str	x8, [x19, #48]
  404a10:	cset	w8, cc  // cc = lo, ul, last
  404a14:	strb	w8, [x19, #56]
  404a18:	ldp	x20, x19, [sp, #48]
  404a1c:	ldp	x22, x21, [sp, #32]
  404a20:	ldr	x23, [sp, #16]
  404a24:	ldp	x29, x30, [sp], #64
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-48]!
  404a30:	stp	x20, x19, [sp, #32]
  404a34:	str	x21, [sp, #16]
  404a38:	ldr	x21, [x1, #16]
  404a3c:	mov	x19, x0
  404a40:	mov	x29, sp
  404a44:	mov	x20, x1
  404a48:	mov	x0, x21
  404a4c:	bl	404b84 <__fxstatat@plt+0x28c4>
  404a50:	tbz	w0, #0, 404a64 <__fxstatat@plt+0x27a4>
  404a54:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404a58:	ldr	x9, [x8, #1568]
  404a5c:	add	x9, x9, x21
  404a60:	str	x9, [x8, #1568]
  404a64:	ldr	x20, [x20, #24]
  404a68:	mov	x0, x20
  404a6c:	bl	404b84 <__fxstatat@plt+0x28c4>
  404a70:	tbz	w0, #0, 404a84 <__fxstatat@plt+0x27c4>
  404a74:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404a78:	ldr	x9, [x8, #1576]
  404a7c:	add	x9, x9, x20
  404a80:	str	x9, [x8, #1576]
  404a84:	ldr	x20, [x19, #16]
  404a88:	mov	x0, x20
  404a8c:	bl	404b84 <__fxstatat@plt+0x28c4>
  404a90:	tbz	w0, #0, 404aa8 <__fxstatat@plt+0x27e8>
  404a94:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  404a98:	ldr	x8, [x19]
  404a9c:	ldr	x10, [x9, #1536]
  404aa0:	madd	x8, x8, x20, x10
  404aa4:	str	x8, [x9, #1536]
  404aa8:	ldr	x20, [x19, #40]
  404aac:	mov	x0, x20
  404ab0:	bl	404b84 <__fxstatat@plt+0x28c4>
  404ab4:	tbz	w0, #0, 404acc <__fxstatat@plt+0x280c>
  404ab8:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  404abc:	ldr	x8, [x19]
  404ac0:	ldr	x10, [x9, #1544]
  404ac4:	madd	x8, x8, x20, x10
  404ac8:	str	x8, [x9, #1544]
  404acc:	ldr	x20, [x19, #24]
  404ad0:	mov	x0, x20
  404ad4:	bl	404b84 <__fxstatat@plt+0x28c4>
  404ad8:	tbz	w0, #0, 404aec <__fxstatat@plt+0x282c>
  404adc:	ldr	x8, [x19]
  404ae0:	ldrb	w1, [x19, #32]
  404ae4:	mul	x0, x8, x20
  404ae8:	bl	404b90 <__fxstatat@plt+0x28d0>
  404aec:	ldp	x20, x19, [sp, #32]
  404af0:	ldr	x21, [sp, #16]
  404af4:	ldp	x29, x30, [sp], #48
  404af8:	ret
  404afc:	stp	x29, x30, [sp, #-64]!
  404b00:	stp	x20, x19, [sp, #48]
  404b04:	mov	w19, w0
  404b08:	mov	x0, x1
  404b0c:	str	x23, [sp, #16]
  404b10:	stp	x22, x21, [sp, #32]
  404b14:	mov	x29, sp
  404b18:	mov	x20, x4
  404b1c:	mov	x21, x3
  404b20:	mov	x22, x2
  404b24:	mov	x23, x1
  404b28:	bl	404b84 <__fxstatat@plt+0x28c4>
  404b2c:	tbnz	w0, #0, 404b40 <__fxstatat@plt+0x2880>
  404b30:	tbnz	w19, #0, 404b40 <__fxstatat@plt+0x2880>
  404b34:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  404b38:	add	x0, x0, #0xb66
  404b3c:	b	404b70 <__fxstatat@plt+0x28b0>
  404b40:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404b44:	ldr	w2, [x8, #1516]
  404b48:	tst	w19, #0x1
  404b4c:	and	x8, x19, #0x1
  404b50:	cneg	x0, x23, ne  // ne = any
  404b54:	add	x1, x22, x8
  404b58:	mov	x3, x21
  404b5c:	mov	x4, x20
  404b60:	bl	406990 <__fxstatat@plt+0x46d0>
  404b64:	tbz	w19, #0, 404b70 <__fxstatat@plt+0x28b0>
  404b68:	mov	w8, #0x2d                  	// #45
  404b6c:	strb	w8, [x0, #-1]!
  404b70:	ldp	x20, x19, [sp, #48]
  404b74:	ldp	x22, x21, [sp, #32]
  404b78:	ldr	x23, [sp, #16]
  404b7c:	ldp	x29, x30, [sp], #64
  404b80:	ret
  404b84:	cmn	x0, #0x2
  404b88:	cset	w0, cc  // cc = lo, ul, last
  404b8c:	ret
  404b90:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  404b94:	ldrb	w10, [x9, #1560]
  404b98:	cmp	w10, #0x0
  404b9c:	cset	w8, ne  // ne = any
  404ba0:	eor	w11, w8, w1
  404ba4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  404ba8:	tbnz	w11, #0, 404bb8 <__fxstatat@plt+0x28f8>
  404bac:	ldr	x9, [x8, #1552]
  404bb0:	add	x9, x9, x0
  404bb4:	b	404c14 <__fxstatat@plt+0x2954>
  404bb8:	cbz	w10, 404bc8 <__fxstatat@plt+0x2908>
  404bbc:	ldr	x10, [x8, #1552]
  404bc0:	neg	x10, x10
  404bc4:	str	x10, [x8, #1552]
  404bc8:	ldr	x11, [x8, #1552]
  404bcc:	tst	w1, #0x1
  404bd0:	cneg	x12, x0, ne  // ne = any
  404bd4:	subs	x10, x12, x11
  404bd8:	b.cs	404bf0 <__fxstatat@plt+0x2930>  // b.hs, b.nlast
  404bdc:	sub	x10, x11, x12
  404be0:	str	x10, [x8, #1552]
  404be4:	ldrb	w9, [x9, #1560]
  404be8:	cbnz	w9, 404c0c <__fxstatat@plt+0x294c>
  404bec:	ret
  404bf0:	adrp	x12, 420000 <__fxstatat@plt+0x1dd40>
  404bf4:	and	w11, w1, #0x1
  404bf8:	add	x12, x12, #0x610
  404bfc:	str	x10, [x12]
  404c00:	strb	w11, [x12, #8]
  404c04:	ldrb	w9, [x9, #1560]
  404c08:	cbz	w9, 404bec <__fxstatat@plt+0x292c>
  404c0c:	ldr	x9, [x8, #1552]
  404c10:	neg	x9, x9
  404c14:	str	x9, [x8, #1552]
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-80]!
  404c20:	stp	x28, x25, [sp, #16]
  404c24:	stp	x24, x23, [sp, #32]
  404c28:	stp	x22, x21, [sp, #48]
  404c2c:	stp	x20, x19, [sp, #64]
  404c30:	mov	x29, sp
  404c34:	sub	sp, sp, #0x110
  404c38:	mov	x20, x0
  404c3c:	sub	x0, x29, #0x10
  404c40:	mov	x19, sp
  404c44:	mov	x21, x1
  404c48:	bl	409564 <__fxstatat@plt+0x72a4>
  404c4c:	cbz	w0, 404c84 <__fxstatat@plt+0x29c4>
  404c50:	bl	402270 <__errno_location@plt>
  404c54:	ldr	w20, [x0]
  404c58:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  404c5c:	add	x1, x1, #0x3fd
  404c60:	mov	w2, #0x5                   	// #5
  404c64:	mov	x0, xzr
  404c68:	bl	4021f0 <dcgettext@plt>
  404c6c:	mov	x2, x0
  404c70:	mov	w0, wzr
  404c74:	mov	w1, w20
  404c78:	bl	401dc0 <error@plt>
  404c7c:	mov	x20, xzr
  404c80:	b	404f00 <__fxstatat@plt+0x2c40>
  404c84:	ldr	w8, [x21, #16]
  404c88:	and	w8, w8, #0xf000
  404c8c:	cmp	w8, #0x4, lsl #12
  404c90:	b.ne	404d04 <__fxstatat@plt+0x2a44>  // b.any
  404c94:	ldp	q1, q0, [x21, #32]
  404c98:	ldp	q3, q2, [x21]
  404c9c:	mov	x0, x20
  404ca0:	stp	q1, q0, [x19, #160]
  404ca4:	stp	q3, q2, [x19, #128]
  404ca8:	ldp	q1, q0, [x21, #96]
  404cac:	ldp	q3, q2, [x21, #64]
  404cb0:	stp	q1, q0, [x19, #224]
  404cb4:	stp	q3, q2, [x19, #192]
  404cb8:	bl	4020e0 <chdir@plt>
  404cbc:	tbz	w0, #31, 404dd0 <__fxstatat@plt+0x2b10>
  404cc0:	bl	402270 <__errno_location@plt>
  404cc4:	ldr	w21, [x0]
  404cc8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  404ccc:	add	x1, x1, #0x41a
  404cd0:	mov	w2, #0x5                   	// #5
  404cd4:	mov	x0, xzr
  404cd8:	bl	4021f0 <dcgettext@plt>
  404cdc:	mov	x22, x0
  404ce0:	mov	w0, #0x4                   	// #4
  404ce4:	mov	x1, x20
  404ce8:	bl	408c6c <__fxstatat@plt+0x69ac>
  404cec:	mov	x3, x0
  404cf0:	mov	w0, wzr
  404cf4:	mov	w1, w21
  404cf8:	mov	x2, x22
  404cfc:	bl	401dc0 <error@plt>
  404d00:	b	404ed0 <__fxstatat@plt+0x2c10>
  404d04:	mov	x0, x20
  404d08:	bl	4057b8 <__fxstatat@plt+0x34f8>
  404d0c:	mov	x21, x0
  404d10:	bl	401d80 <strlen@plt>
  404d14:	add	x9, x0, #0x10
  404d18:	mov	x8, sp
  404d1c:	and	x9, x9, #0xfffffffffffffff0
  404d20:	sub	x20, x8, x9
  404d24:	add	x2, x0, #0x1
  404d28:	mov	sp, x20
  404d2c:	mov	x0, x20
  404d30:	mov	x1, x21
  404d34:	bl	401d40 <memcpy@plt>
  404d38:	mov	x0, x21
  404d3c:	bl	4020f0 <free@plt>
  404d40:	mov	x0, x20
  404d44:	bl	4020e0 <chdir@plt>
  404d48:	tbnz	w0, #31, 404d68 <__fxstatat@plt+0x2aa8>
  404d4c:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  404d50:	add	x0, x0, #0x460
  404d54:	add	x1, x19, #0x80
  404d58:	bl	40d0e8 <__fxstatat@plt+0xae28>
  404d5c:	tbnz	w0, #31, 404d78 <__fxstatat@plt+0x2ab8>
  404d60:	mov	w23, wzr
  404d64:	b	404dc0 <__fxstatat@plt+0x2b00>
  404d68:	adrp	x21, 40e000 <__fxstatat@plt+0xbd40>
  404d6c:	mov	w23, #0x1                   	// #1
  404d70:	add	x21, x21, #0x41a
  404d74:	b	404d84 <__fxstatat@plt+0x2ac4>
  404d78:	adrp	x21, 40e000 <__fxstatat@plt+0xbd40>
  404d7c:	mov	w23, #0x4                   	// #4
  404d80:	add	x21, x21, #0x438
  404d84:	bl	402270 <__errno_location@plt>
  404d88:	ldr	w22, [x0]
  404d8c:	mov	w2, #0x5                   	// #5
  404d90:	mov	x0, xzr
  404d94:	mov	x1, x21
  404d98:	bl	4021f0 <dcgettext@plt>
  404d9c:	mov	x21, x0
  404da0:	mov	w0, #0x4                   	// #4
  404da4:	mov	x1, x20
  404da8:	bl	408c6c <__fxstatat@plt+0x69ac>
  404dac:	mov	x3, x0
  404db0:	mov	w0, wzr
  404db4:	mov	w1, w22
  404db8:	mov	x2, x21
  404dbc:	bl	401dc0 <error@plt>
  404dc0:	cmp	w23, #0x4
  404dc4:	mov	x20, xzr
  404dc8:	b.eq	404edc <__fxstatat@plt+0x2c1c>  // b.none
  404dcc:	cbnz	w23, 404f00 <__fxstatat@plt+0x2c40>
  404dd0:	adrp	x20, 40e000 <__fxstatat@plt+0xbd40>
  404dd4:	adrp	x21, 40e000 <__fxstatat@plt+0xbd40>
  404dd8:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  404ddc:	add	x20, x20, #0x45f
  404de0:	add	x21, x21, #0x462
  404de4:	add	x22, x22, #0x41a
  404de8:	b	404df4 <__fxstatat@plt+0x2b34>
  404dec:	mov	w25, #0x6                   	// #6
  404df0:	cbnz	w25, 404eb4 <__fxstatat@plt+0x2bf4>
  404df4:	add	x1, x19, #0x0
  404df8:	mov	x0, x20
  404dfc:	bl	40d0e8 <__fxstatat@plt+0xae28>
  404e00:	tbnz	w0, #31, 404e58 <__fxstatat@plt+0x2b98>
  404e04:	ldr	x8, [x19]
  404e08:	ldr	x9, [x19, #128]
  404e0c:	cmp	x8, x9
  404e10:	b.ne	404dec <__fxstatat@plt+0x2b2c>  // b.any
  404e14:	ldr	x8, [x19, #8]
  404e18:	ldr	x9, [x19, #136]
  404e1c:	cmp	x8, x9
  404e20:	b.eq	404dec <__fxstatat@plt+0x2b2c>  // b.none
  404e24:	mov	x0, x20
  404e28:	bl	4020e0 <chdir@plt>
  404e2c:	tbnz	w0, #31, 404e9c <__fxstatat@plt+0x2bdc>
  404e30:	ldp	q0, q1, [x19, #64]
  404e34:	ldp	q2, q3, [x19, #96]
  404e38:	mov	w25, wzr
  404e3c:	stp	q0, q1, [x19, #192]
  404e40:	ldp	q0, q4, [x19]
  404e44:	stp	q2, q3, [x19, #224]
  404e48:	ldp	q2, q1, [x19, #32]
  404e4c:	stp	q0, q4, [x19, #128]
  404e50:	stp	q2, q1, [x19, #160]
  404e54:	b	404df0 <__fxstatat@plt+0x2b30>
  404e58:	bl	402270 <__errno_location@plt>
  404e5c:	ldr	w23, [x0]
  404e60:	mov	w2, #0x5                   	// #5
  404e64:	mov	x0, xzr
  404e68:	mov	x1, x21
  404e6c:	bl	4021f0 <dcgettext@plt>
  404e70:	mov	x24, x0
  404e74:	mov	w0, #0x4                   	// #4
  404e78:	mov	x1, x20
  404e7c:	mov	w25, #0x4                   	// #4
  404e80:	bl	408c6c <__fxstatat@plt+0x69ac>
  404e84:	mov	x3, x0
  404e88:	mov	w0, wzr
  404e8c:	mov	w1, w23
  404e90:	mov	x2, x24
  404e94:	bl	401dc0 <error@plt>
  404e98:	b	404df0 <__fxstatat@plt+0x2b30>
  404e9c:	bl	402270 <__errno_location@plt>
  404ea0:	ldr	w23, [x0]
  404ea4:	mov	w2, #0x5                   	// #5
  404ea8:	mov	x0, xzr
  404eac:	mov	x1, x22
  404eb0:	b	404e6c <__fxstatat@plt+0x2bac>
  404eb4:	cmp	w25, #0x4
  404eb8:	b.eq	404ed8 <__fxstatat@plt+0x2c18>  // b.none
  404ebc:	cmp	w25, #0x6
  404ec0:	b.ne	404ed0 <__fxstatat@plt+0x2c10>  // b.any
  404ec4:	bl	409cc0 <__fxstatat@plt+0x7a00>
  404ec8:	mov	x20, x0
  404ecc:	b	404edc <__fxstatat@plt+0x2c1c>
  404ed0:	mov	x20, xzr
  404ed4:	b	404f00 <__fxstatat@plt+0x2c40>
  404ed8:	mov	x20, xzr
  404edc:	bl	402270 <__errno_location@plt>
  404ee0:	ldr	w22, [x0]
  404ee4:	mov	x21, x0
  404ee8:	sub	x0, x29, #0x10
  404eec:	bl	4095bc <__fxstatat@plt+0x72fc>
  404ef0:	cbnz	w0, 404f20 <__fxstatat@plt+0x2c60>
  404ef4:	sub	x0, x29, #0x10
  404ef8:	bl	4095ec <__fxstatat@plt+0x732c>
  404efc:	str	w22, [x21]
  404f00:	mov	x0, x20
  404f04:	mov	sp, x29
  404f08:	ldp	x20, x19, [sp, #64]
  404f0c:	ldp	x22, x21, [sp, #48]
  404f10:	ldp	x24, x23, [sp, #32]
  404f14:	ldp	x28, x25, [sp, #16]
  404f18:	ldp	x29, x30, [sp], #80
  404f1c:	ret
  404f20:	ldr	w20, [x21]
  404f24:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  404f28:	add	x1, x1, #0x471
  404f2c:	mov	w2, #0x5                   	// #5
  404f30:	mov	x0, xzr
  404f34:	bl	4021f0 <dcgettext@plt>
  404f38:	mov	x2, x0
  404f3c:	mov	w0, #0x1                   	// #1
  404f40:	mov	w1, w20
  404f44:	bl	401dc0 <error@plt>
  404f48:	sub	w9, w0, #0x41
  404f4c:	mov	w8, w0
  404f50:	cmp	w9, #0x39
  404f54:	mov	w0, #0x1                   	// #1
  404f58:	b.hi	404f70 <__fxstatat@plt+0x2cb0>  // b.pmore
  404f5c:	mov	w10, #0x1                   	// #1
  404f60:	lsl	x9, x10, x9
  404f64:	tst	x9, #0x3ffffff03ffffff
  404f68:	b.eq	404f70 <__fxstatat@plt+0x2cb0>  // b.none
  404f6c:	ret
  404f70:	sub	w8, w8, #0x30
  404f74:	cmp	w8, #0xa
  404f78:	b.cc	404f6c <__fxstatat@plt+0x2cac>  // b.lo, b.ul, b.last
  404f7c:	mov	w0, wzr
  404f80:	ret
  404f84:	sub	w8, w0, #0x41
  404f88:	cmp	w8, #0x39
  404f8c:	b.hi	404fa0 <__fxstatat@plt+0x2ce0>  // b.pmore
  404f90:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  404f94:	lsr	x8, x9, x8
  404f98:	and	w0, w8, #0x1
  404f9c:	ret
  404fa0:	mov	w0, wzr
  404fa4:	ret
  404fa8:	cmp	w0, #0x80
  404fac:	cset	w0, cc  // cc = lo, ul, last
  404fb0:	ret
  404fb4:	cmp	w0, #0x20
  404fb8:	cset	w8, eq  // eq = none
  404fbc:	cmp	w0, #0x9
  404fc0:	cset	w9, eq  // eq = none
  404fc4:	orr	w0, w8, w9
  404fc8:	ret
  404fcc:	mov	w8, w0
  404fd0:	cmp	w0, #0x20
  404fd4:	mov	w0, #0x1                   	// #1
  404fd8:	b.cs	404fe0 <__fxstatat@plt+0x2d20>  // b.hs, b.nlast
  404fdc:	ret
  404fe0:	cmp	w8, #0x7f
  404fe4:	b.eq	404fdc <__fxstatat@plt+0x2d1c>  // b.none
  404fe8:	mov	w0, wzr
  404fec:	ret
  404ff0:	sub	w8, w0, #0x30
  404ff4:	cmp	w8, #0xa
  404ff8:	cset	w0, cc  // cc = lo, ul, last
  404ffc:	ret
  405000:	sub	w8, w0, #0x21
  405004:	cmp	w8, #0x5e
  405008:	cset	w0, cc  // cc = lo, ul, last
  40500c:	ret
  405010:	sub	w8, w0, #0x61
  405014:	cmp	w8, #0x1a
  405018:	cset	w0, cc  // cc = lo, ul, last
  40501c:	ret
  405020:	sub	w8, w0, #0x20
  405024:	cmp	w8, #0x5f
  405028:	cset	w0, cc  // cc = lo, ul, last
  40502c:	ret
  405030:	sub	w8, w0, #0x21
  405034:	cmp	w8, #0x5d
  405038:	b.hi	40505c <__fxstatat@plt+0x2d9c>  // b.pmore
  40503c:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  405040:	add	x9, x9, #0x4a4
  405044:	adr	x10, 405058 <__fxstatat@plt+0x2d98>
  405048:	ldrb	w11, [x9, x8]
  40504c:	add	x10, x10, x11, lsl #2
  405050:	mov	w0, #0x1                   	// #1
  405054:	br	x10
  405058:	ret
  40505c:	mov	w0, wzr
  405060:	ret
  405064:	sub	w8, w0, #0x9
  405068:	cmp	w8, #0x17
  40506c:	b.hi	405084 <__fxstatat@plt+0x2dc4>  // b.pmore
  405070:	mov	w9, #0x1f                  	// #31
  405074:	movk	w9, #0x80, lsl #16
  405078:	lsr	w8, w9, w8
  40507c:	and	w0, w8, #0x1
  405080:	ret
  405084:	mov	w0, wzr
  405088:	ret
  40508c:	sub	w8, w0, #0x41
  405090:	cmp	w8, #0x1a
  405094:	cset	w0, cc  // cc = lo, ul, last
  405098:	ret
  40509c:	sub	w8, w0, #0x30
  4050a0:	cmp	w8, #0x36
  4050a4:	b.hi	4050bc <__fxstatat@plt+0x2dfc>  // b.pmore
  4050a8:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  4050ac:	movk	x9, #0x3ff
  4050b0:	lsr	x8, x9, x8
  4050b4:	and	w0, w8, #0x1
  4050b8:	ret
  4050bc:	mov	w0, wzr
  4050c0:	ret
  4050c4:	sub	w8, w0, #0x41
  4050c8:	add	w9, w0, #0x20
  4050cc:	cmp	w8, #0x1a
  4050d0:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4050d4:	ret
  4050d8:	sub	w8, w0, #0x61
  4050dc:	sub	w9, w0, #0x20
  4050e0:	cmp	w8, #0x1a
  4050e4:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4050e8:	ret
  4050ec:	sub	sp, sp, #0x120
  4050f0:	stp	x20, x19, [sp, #272]
  4050f4:	and	w20, w1, #0x3
  4050f8:	sub	w8, w20, #0x1
  4050fc:	stp	x29, x30, [sp, #192]
  405100:	add	x29, sp, #0xc0
  405104:	tst	w20, w8
  405108:	stp	x28, x27, [sp, #208]
  40510c:	stp	x26, x25, [sp, #224]
  405110:	stp	x24, x23, [sp, #240]
  405114:	stp	x22, x21, [sp, #256]
  405118:	stur	xzr, [x29, #-16]
  40511c:	b.ne	405148 <__fxstatat@plt+0x2e88>  // b.any
  405120:	mov	x25, x0
  405124:	cbz	x0, 405148 <__fxstatat@plt+0x2e88>
  405128:	ldrb	w8, [x25]
  40512c:	mov	w28, w1
  405130:	cmp	w8, #0x2f
  405134:	b.eq	40517c <__fxstatat@plt+0x2ebc>  // b.none
  405138:	cbnz	w8, 405550 <__fxstatat@plt+0x3290>
  40513c:	bl	402270 <__errno_location@plt>
  405140:	mov	w8, #0x2                   	// #2
  405144:	b	405150 <__fxstatat@plt+0x2e90>
  405148:	bl	402270 <__errno_location@plt>
  40514c:	mov	w8, #0x16                  	// #22
  405150:	mov	x19, xzr
  405154:	str	w8, [x0]
  405158:	mov	x0, x19
  40515c:	ldp	x20, x19, [sp, #272]
  405160:	ldp	x22, x21, [sp, #256]
  405164:	ldp	x24, x23, [sp, #240]
  405168:	ldp	x26, x25, [sp, #224]
  40516c:	ldp	x28, x27, [sp, #208]
  405170:	ldp	x29, x30, [sp, #192]
  405174:	add	sp, sp, #0x120
  405178:	ret
  40517c:	mov	w0, #0x1000                	// #4096
  405180:	bl	409a78 <__fxstatat@plt+0x77b8>
  405184:	mov	w8, #0x2f                  	// #47
  405188:	mov	x26, x0
  40518c:	mov	x19, x0
  405190:	add	x24, x0, #0x1, lsl #12
  405194:	strb	w8, [x26], #1
  405198:	ldrb	w8, [x25]
  40519c:	cbz	w8, 4055a4 <__fxstatat@plt+0x32e4>
  4051a0:	and	w8, w28, #0x7
  4051a4:	str	w8, [sp, #44]
  4051a8:	cmp	w20, #0x2
  4051ac:	mov	w8, #0xd                   	// #13
  4051b0:	mov	w9, #0x4                   	// #4
  4051b4:	csel	w8, w9, w8, eq  // eq = none
  4051b8:	stp	x25, xzr, [sp, #24]
  4051bc:	str	xzr, [sp, #16]
  4051c0:	stp	w28, w8, [sp, #8]
  4051c4:	b	4051d4 <__fxstatat@plt+0x2f14>
  4051c8:	mov	x26, x21
  4051cc:	ldrb	w8, [x25]
  4051d0:	cbz	w8, 4055a8 <__fxstatat@plt+0x32e8>
  4051d4:	sub	x23, x25, #0x1
  4051d8:	ldrb	w8, [x23, #1]!
  4051dc:	cmp	w8, #0x2f
  4051e0:	b.eq	4051d8 <__fxstatat@plt+0x2f18>  // b.none
  4051e4:	mov	x25, x23
  4051e8:	ldrb	w9, [x25]
  4051ec:	cbz	w9, 405204 <__fxstatat@plt+0x2f44>
  4051f0:	cmp	w9, #0x2f
  4051f4:	b.eq	405204 <__fxstatat@plt+0x2f44>  // b.none
  4051f8:	add	x25, x25, #0x1
  4051fc:	ldrb	w9, [x25]
  405200:	cbnz	w9, 4051f0 <__fxstatat@plt+0x2f30>
  405204:	sub	x27, x25, x23
  405208:	cmp	x27, #0x1
  40520c:	b.eq	405220 <__fxstatat@plt+0x2f60>  // b.none
  405210:	cmp	x27, #0x2
  405214:	b.eq	40522c <__fxstatat@plt+0x2f6c>  // b.none
  405218:	cbnz	x27, 405270 <__fxstatat@plt+0x2fb0>
  40521c:	b	4055a8 <__fxstatat@plt+0x32e8>
  405220:	cmp	w8, #0x2e
  405224:	b.eq	4051cc <__fxstatat@plt+0x2f0c>  // b.none
  405228:	b	405270 <__fxstatat@plt+0x2fb0>
  40522c:	cmp	w8, #0x2e
  405230:	b.ne	405270 <__fxstatat@plt+0x2fb0>  // b.any
  405234:	ldrb	w8, [x23, #1]
  405238:	cmp	w8, #0x2e
  40523c:	b.ne	405270 <__fxstatat@plt+0x2fb0>  // b.any
  405240:	add	x8, x19, #0x1
  405244:	cmp	x26, x8
  405248:	b.ls	4051cc <__fxstatat@plt+0x2f0c>  // b.plast
  40524c:	sub	x8, x26, #0x1
  405250:	mov	x26, x8
  405254:	cmp	x8, x19
  405258:	b.ls	4051cc <__fxstatat@plt+0x2f0c>  // b.plast
  40525c:	mov	x8, x26
  405260:	ldrb	w9, [x8, #-1]!
  405264:	cmp	w9, #0x2f
  405268:	b.ne	405250 <__fxstatat@plt+0x2f90>  // b.any
  40526c:	b	4051cc <__fxstatat@plt+0x2f0c>
  405270:	ldurb	w8, [x26, #-1]
  405274:	cmp	w8, #0x2f
  405278:	b.eq	405284 <__fxstatat@plt+0x2fc4>  // b.none
  40527c:	mov	w8, #0x2f                  	// #47
  405280:	strb	w8, [x26], #1
  405284:	add	x8, x26, x27
  405288:	cmp	x8, x24
  40528c:	b.cc	4052c0 <__fxstatat@plt+0x3000>  // b.lo, b.ul, b.last
  405290:	cmp	x27, #0x1, lsl #12
  405294:	mov	w9, #0x1000                	// #4096
  405298:	sub	x8, x24, x19
  40529c:	csinc	x9, x9, x27, lt  // lt = tstop
  4052a0:	add	x21, x9, x8
  4052a4:	mov	x0, x19
  4052a8:	mov	x1, x21
  4052ac:	sub	x22, x26, x19
  4052b0:	bl	409ad0 <__fxstatat@plt+0x7810>
  4052b4:	mov	x19, x0
  4052b8:	add	x24, x0, x21
  4052bc:	add	x26, x0, x22
  4052c0:	mov	x0, x26
  4052c4:	mov	x1, x23
  4052c8:	mov	x2, x27
  4052cc:	bl	401d40 <memcpy@plt>
  4052d0:	ldr	w8, [sp, #44]
  4052d4:	add	x21, x26, x27
  4052d8:	strb	wzr, [x21]
  4052dc:	cmp	w8, #0x6
  4052e0:	b.ne	405320 <__fxstatat@plt+0x3060>  // b.any
  4052e4:	str	wzr, [sp, #64]
  4052e8:	ldr	w8, [sp, #64]
  4052ec:	and	w8, w8, #0xf000
  4052f0:	cmp	w8, #0xa, lsl #12
  4052f4:	b.eq	405338 <__fxstatat@plt+0x3078>  // b.none
  4052f8:	cmp	w8, #0x4, lsl #12
  4052fc:	b.eq	405530 <__fxstatat@plt+0x3270>  // b.none
  405300:	cmp	w20, #0x2
  405304:	b.eq	405530 <__fxstatat@plt+0x3270>  // b.none
  405308:	ldrb	w8, [x25]
  40530c:	cbz	w8, 405530 <__fxstatat@plt+0x3270>
  405310:	mov	w9, #0x14                  	// #20
  405314:	mov	w8, #0xd                   	// #13
  405318:	str	w9, [sp, #40]
  40531c:	b	405534 <__fxstatat@plt+0x3274>
  405320:	add	x1, sp, #0x30
  405324:	mov	x0, x19
  405328:	tbnz	w28, #2, 405374 <__fxstatat@plt+0x30b4>
  40532c:	bl	40d0f8 <__fxstatat@plt+0xae38>
  405330:	cbnz	w0, 40537c <__fxstatat@plt+0x30bc>
  405334:	b	4052e8 <__fxstatat@plt+0x3028>
  405338:	ldr	x1, [sp, #24]
  40533c:	sub	x0, x29, #0x10
  405340:	add	x2, sp, #0x30
  405344:	bl	405634 <__fxstatat@plt+0x3374>
  405348:	tbz	w0, #0, 40539c <__fxstatat@plt+0x30dc>
  40534c:	ldr	w8, [sp, #40]
  405350:	cmp	w20, #0x2
  405354:	mov	w9, #0x28                  	// #40
  405358:	mov	x23, x25
  40535c:	csel	w8, w8, w9, eq  // eq = none
  405360:	str	w8, [sp, #40]
  405364:	ldr	w8, [sp, #12]
  405368:	mov	x25, x23
  40536c:	cbnz	w8, 405534 <__fxstatat@plt+0x3274>
  405370:	b	405530 <__fxstatat@plt+0x3270>
  405374:	bl	40d0e8 <__fxstatat@plt+0xae28>
  405378:	cbz	w0, 4052e8 <__fxstatat@plt+0x3028>
  40537c:	bl	402270 <__errno_location@plt>
  405380:	ldr	w8, [x0]
  405384:	cmp	w20, #0x1
  405388:	str	w8, [sp, #40]
  40538c:	b.eq	405400 <__fxstatat@plt+0x3140>  // b.none
  405390:	cbnz	w20, 4052e4 <__fxstatat@plt+0x3024>
  405394:	mov	w8, #0xd                   	// #13
  405398:	b	405534 <__fxstatat@plt+0x3274>
  40539c:	ldr	x1, [sp, #96]
  4053a0:	mov	x0, x19
  4053a4:	bl	40ae5c <__fxstatat@plt+0x8b9c>
  4053a8:	cbz	x0, 40544c <__fxstatat@plt+0x318c>
  4053ac:	mov	x28, x0
  4053b0:	bl	401d80 <strlen@plt>
  4053b4:	mov	x22, x0
  4053b8:	mov	x0, x25
  4053bc:	bl	401d80 <strlen@plt>
  4053c0:	add	x8, x0, x22
  4053c4:	str	x22, [sp, #24]
  4053c8:	add	x22, x8, #0x1
  4053cc:	ldr	x8, [sp, #16]
  4053d0:	mov	x9, x0
  4053d4:	cbz	x8, 40547c <__fxstatat@plt+0x31bc>
  4053d8:	cmp	x22, x8
  4053dc:	b.ls	4054a0 <__fxstatat@plt+0x31e0>  // b.plast
  4053e0:	ldr	x0, [sp, #32]
  4053e4:	mov	x1, x22
  4053e8:	mov	x23, x9
  4053ec:	bl	409ad0 <__fxstatat@plt+0x7810>
  4053f0:	mov	x9, x23
  4053f4:	mov	x23, x0
  4053f8:	str	x22, [sp, #16]
  4053fc:	b	4054a4 <__fxstatat@plt+0x31e4>
  405400:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  405404:	mov	x0, x25
  405408:	add	x1, x1, #0x6c5
  40540c:	bl	402130 <strspn@plt>
  405410:	ldrb	w8, [x25, x0]
  405414:	ldr	w10, [sp, #40]
  405418:	cmp	w8, #0x0
  40541c:	cset	w8, ne  // ne = any
  405420:	cmp	w10, #0x2
  405424:	cset	w9, ne  // ne = any
  405428:	orr	w8, w9, w8
  40542c:	cmp	w8, #0x0
  405430:	mov	w8, #0x2                   	// #2
  405434:	csel	w10, w10, w8, ne  // ne = any
  405438:	mov	w8, #0xd                   	// #13
  40543c:	mov	w9, #0x4                   	// #4
  405440:	str	w10, [sp, #40]
  405444:	csel	w8, w8, w9, ne  // ne = any
  405448:	b	405534 <__fxstatat@plt+0x3274>
  40544c:	cmp	w20, #0x2
  405450:	b.ne	405464 <__fxstatat@plt+0x31a4>  // b.any
  405454:	bl	402270 <__errno_location@plt>
  405458:	ldr	w8, [x0]
  40545c:	cmp	w8, #0xc
  405460:	b.ne	405544 <__fxstatat@plt+0x3284>  // b.any
  405464:	bl	402270 <__errno_location@plt>
  405468:	ldr	w8, [x0]
  40546c:	mov	x23, x25
  405470:	str	w8, [sp, #40]
  405474:	mov	w8, #0xd                   	// #13
  405478:	b	405524 <__fxstatat@plt+0x3264>
  40547c:	cmp	x22, #0x1, lsl #12
  405480:	mov	w8, #0x1000                	// #4096
  405484:	csel	x0, x22, x8, hi  // hi = pmore
  405488:	str	x0, [sp, #16]
  40548c:	mov	x22, x9
  405490:	bl	409a78 <__fxstatat@plt+0x77b8>
  405494:	mov	x9, x22
  405498:	mov	x23, x0
  40549c:	b	4054a4 <__fxstatat@plt+0x31e4>
  4054a0:	ldr	x23, [sp, #32]
  4054a4:	ldr	x22, [sp, #24]
  4054a8:	add	x2, x9, #0x1
  4054ac:	mov	x1, x25
  4054b0:	add	x0, x23, x22
  4054b4:	bl	401d50 <memmove@plt>
  4054b8:	mov	x0, x23
  4054bc:	mov	x1, x28
  4054c0:	mov	x2, x22
  4054c4:	bl	401d40 <memcpy@plt>
  4054c8:	ldrb	w8, [x28]
  4054cc:	cmp	w8, #0x2f
  4054d0:	add	x8, x19, #0x1
  4054d4:	b.ne	4054e8 <__fxstatat@plt+0x3228>  // b.any
  4054d8:	mov	w9, #0x2f                  	// #47
  4054dc:	strb	w9, [x19]
  4054e0:	mov	x21, x8
  4054e4:	b	405514 <__fxstatat@plt+0x3254>
  4054e8:	cmp	x21, x8
  4054ec:	b.ls	405514 <__fxstatat@plt+0x3254>  // b.plast
  4054f0:	add	x8, x26, x27
  4054f4:	sub	x8, x8, #0x1
  4054f8:	mov	x21, x8
  4054fc:	cmp	x8, x19
  405500:	b.ls	405514 <__fxstatat@plt+0x3254>  // b.plast
  405504:	mov	x8, x21
  405508:	ldrb	w9, [x8, #-1]!
  40550c:	cmp	w9, #0x2f
  405510:	b.ne	4054f8 <__fxstatat@plt+0x3238>  // b.any
  405514:	mov	x0, x28
  405518:	bl	4020f0 <free@plt>
  40551c:	mov	w8, wzr
  405520:	stp	x23, x23, [sp, #24]
  405524:	ldr	w28, [sp, #8]
  405528:	mov	x25, x23
  40552c:	cbnz	w8, 405534 <__fxstatat@plt+0x3274>
  405530:	mov	w8, wzr
  405534:	cbz	w8, 4051c8 <__fxstatat@plt+0x2f08>
  405538:	cmp	w8, #0x4
  40553c:	b.eq	4051c8 <__fxstatat@plt+0x2f08>  // b.none
  405540:	b	405600 <__fxstatat@plt+0x3340>
  405544:	mov	w8, #0x4                   	// #4
  405548:	mov	x23, x25
  40554c:	b	405524 <__fxstatat@plt+0x3264>
  405550:	bl	409cc0 <__fxstatat@plt+0x7a00>
  405554:	mov	x19, x0
  405558:	cbz	x0, 405158 <__fxstatat@plt+0x2e98>
  40555c:	mov	x0, x19
  405560:	bl	401d80 <strlen@plt>
  405564:	mov	x21, x0
  405568:	cmp	x0, #0xfff
  40556c:	b.gt	405594 <__fxstatat@plt+0x32d4>
  405570:	mov	w1, #0x1000                	// #4096
  405574:	mov	x0, x19
  405578:	bl	409ad0 <__fxstatat@plt+0x7810>
  40557c:	mov	x19, x0
  405580:	add	x26, x0, x21
  405584:	add	x24, x0, #0x1, lsl #12
  405588:	ldrb	w8, [x25]
  40558c:	cbnz	w8, 4051a0 <__fxstatat@plt+0x2ee0>
  405590:	b	4055a4 <__fxstatat@plt+0x32e4>
  405594:	add	x24, x19, x21
  405598:	mov	x26, x24
  40559c:	ldrb	w8, [x25]
  4055a0:	cbnz	w8, 4051a0 <__fxstatat@plt+0x2ee0>
  4055a4:	str	xzr, [sp, #32]
  4055a8:	add	x8, x19, #0x1
  4055ac:	cmp	x26, x8
  4055b0:	b.ls	4055c4 <__fxstatat@plt+0x3304>  // b.plast
  4055b4:	mov	x8, x26
  4055b8:	ldrb	w9, [x8, #-1]!
  4055bc:	cmp	w9, #0x2f
  4055c0:	csel	x26, x8, x26, eq  // eq = none
  4055c4:	mov	x8, x26
  4055c8:	strb	wzr, [x8], #1
  4055cc:	cmp	x24, x8
  4055d0:	b.eq	4055e8 <__fxstatat@plt+0x3328>  // b.none
  4055d4:	sub	x8, x26, x19
  4055d8:	add	x1, x8, #0x1
  4055dc:	mov	x0, x19
  4055e0:	bl	409ad0 <__fxstatat@plt+0x7810>
  4055e4:	mov	x19, x0
  4055e8:	ldr	x0, [sp, #32]
  4055ec:	bl	4020f0 <free@plt>
  4055f0:	ldur	x0, [x29, #-16]
  4055f4:	cbz	x0, 405158 <__fxstatat@plt+0x2e98>
  4055f8:	bl	406104 <__fxstatat@plt+0x3e44>
  4055fc:	b	405158 <__fxstatat@plt+0x2e98>
  405600:	cmp	w8, #0xd
  405604:	b.ne	405630 <__fxstatat@plt+0x3370>  // b.any
  405608:	ldr	x0, [sp, #32]
  40560c:	bl	4020f0 <free@plt>
  405610:	mov	x0, x19
  405614:	bl	4020f0 <free@plt>
  405618:	ldur	x0, [x29, #-16]
  40561c:	cbz	x0, 405624 <__fxstatat@plt+0x3364>
  405620:	bl	406104 <__fxstatat@plt+0x3e44>
  405624:	bl	402270 <__errno_location@plt>
  405628:	ldr	w8, [sp, #40]
  40562c:	b	405150 <__fxstatat@plt+0x2e90>
  405630:	b	405158 <__fxstatat@plt+0x2e98>
  405634:	stp	x29, x30, [sp, #-48]!
  405638:	stp	x20, x19, [sp, #32]
  40563c:	ldr	x8, [x0]
  405640:	str	x21, [sp, #16]
  405644:	mov	x19, x2
  405648:	mov	x21, x0
  40564c:	mov	x20, x1
  405650:	mov	x29, sp
  405654:	cbnz	x8, 405684 <__fxstatat@plt+0x33c4>
  405658:	adrp	x2, 406000 <__fxstatat@plt+0x3d40>
  40565c:	adrp	x3, 406000 <__fxstatat@plt+0x3d40>
  405660:	adrp	x4, 406000 <__fxstatat@plt+0x3d40>
  405664:	add	x2, x2, #0x884
  405668:	add	x3, x3, #0x914
  40566c:	add	x4, x4, #0x964
  405670:	mov	w0, #0x7                   	// #7
  405674:	mov	x1, xzr
  405678:	bl	405e50 <__fxstatat@plt+0x3b90>
  40567c:	str	x0, [x21]
  405680:	cbz	x0, 4056c4 <__fxstatat@plt+0x3404>
  405684:	ldr	x0, [x21]
  405688:	mov	x1, x20
  40568c:	mov	x2, x19
  405690:	bl	4059a0 <__fxstatat@plt+0x36e0>
  405694:	tbz	w0, #0, 4056a0 <__fxstatat@plt+0x33e0>
  405698:	mov	w0, #0x1                   	// #1
  40569c:	b	4056b4 <__fxstatat@plt+0x33f4>
  4056a0:	ldr	x0, [x21]
  4056a4:	mov	x1, x20
  4056a8:	mov	x2, x19
  4056ac:	bl	405928 <__fxstatat@plt+0x3668>
  4056b0:	mov	w0, wzr
  4056b4:	ldp	x20, x19, [sp, #32]
  4056b8:	ldr	x21, [sp, #16]
  4056bc:	ldp	x29, x30, [sp], #48
  4056c0:	ret
  4056c4:	bl	409c7c <__fxstatat@plt+0x79bc>
  4056c8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4056cc:	str	x0, [x8, #1648]
  4056d0:	ret
  4056d4:	and	w8, w0, #0x1
  4056d8:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  4056dc:	strb	w8, [x9, #1656]
  4056e0:	ret
  4056e4:	stp	x29, x30, [sp, #-48]!
  4056e8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4056ec:	ldr	x0, [x8, #1472]
  4056f0:	str	x21, [sp, #16]
  4056f4:	stp	x20, x19, [sp, #32]
  4056f8:	mov	x29, sp
  4056fc:	bl	40b3d4 <__fxstatat@plt+0x9114>
  405700:	cbz	w0, 405720 <__fxstatat@plt+0x3460>
  405704:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  405708:	ldrb	w8, [x8, #1656]
  40570c:	cbz	w8, 405740 <__fxstatat@plt+0x3480>
  405710:	bl	402270 <__errno_location@plt>
  405714:	ldr	w8, [x0]
  405718:	cmp	w8, #0x20
  40571c:	b.ne	405740 <__fxstatat@plt+0x3480>  // b.any
  405720:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  405724:	ldr	x0, [x8, #1448]
  405728:	bl	40b3d4 <__fxstatat@plt+0x9114>
  40572c:	cbnz	w0, 4057ac <__fxstatat@plt+0x34ec>
  405730:	ldp	x20, x19, [sp, #32]
  405734:	ldr	x21, [sp, #16]
  405738:	ldp	x29, x30, [sp], #48
  40573c:	ret
  405740:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  405744:	add	x1, x1, #0x502
  405748:	mov	w2, #0x5                   	// #5
  40574c:	mov	x0, xzr
  405750:	bl	4021f0 <dcgettext@plt>
  405754:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  405758:	ldr	x21, [x8, #1648]
  40575c:	mov	x19, x0
  405760:	bl	402270 <__errno_location@plt>
  405764:	ldr	w20, [x0]
  405768:	cbnz	x21, 405788 <__fxstatat@plt+0x34c8>
  40576c:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  405770:	add	x2, x2, #0xe67
  405774:	mov	w0, wzr
  405778:	mov	w1, w20
  40577c:	mov	x3, x19
  405780:	bl	401dc0 <error@plt>
  405784:	b	4057ac <__fxstatat@plt+0x34ec>
  405788:	mov	x0, x21
  40578c:	bl	408d3c <__fxstatat@plt+0x6a7c>
  405790:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  405794:	mov	x3, x0
  405798:	add	x2, x2, #0x50e
  40579c:	mov	w0, wzr
  4057a0:	mov	w1, w20
  4057a4:	mov	x4, x19
  4057a8:	bl	401dc0 <error@plt>
  4057ac:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4057b0:	ldr	w0, [x8, #1328]
  4057b4:	bl	401d60 <_exit@plt>
  4057b8:	stp	x29, x30, [sp, #-16]!
  4057bc:	mov	x29, sp
  4057c0:	bl	40582c <__fxstatat@plt+0x356c>
  4057c4:	cbz	x0, 4057d0 <__fxstatat@plt+0x3510>
  4057c8:	ldp	x29, x30, [sp], #16
  4057cc:	ret
  4057d0:	bl	409c7c <__fxstatat@plt+0x79bc>
  4057d4:	stp	x29, x30, [sp, #-48]!
  4057d8:	str	x21, [sp, #16]
  4057dc:	stp	x20, x19, [sp, #32]
  4057e0:	mov	x20, x0
  4057e4:	ldrb	w8, [x20], #-1
  4057e8:	mov	x29, sp
  4057ec:	mov	x19, x0
  4057f0:	cmp	w8, #0x2f
  4057f4:	cset	w21, eq  // eq = none
  4057f8:	bl	405898 <__fxstatat@plt+0x35d8>
  4057fc:	sub	x8, x0, x19
  405800:	mov	x0, x8
  405804:	cmp	x8, x21
  405808:	b.ls	40581c <__fxstatat@plt+0x355c>  // b.plast
  40580c:	ldrb	w8, [x20, x0]
  405810:	cmp	w8, #0x2f
  405814:	sub	x8, x0, #0x1
  405818:	b.eq	405800 <__fxstatat@plt+0x3540>  // b.none
  40581c:	ldp	x20, x19, [sp, #32]
  405820:	ldr	x21, [sp, #16]
  405824:	ldp	x29, x30, [sp], #48
  405828:	ret
  40582c:	stp	x29, x30, [sp, #-48]!
  405830:	str	x21, [sp, #16]
  405834:	stp	x20, x19, [sp, #32]
  405838:	mov	x29, sp
  40583c:	mov	x21, x0
  405840:	bl	4057d4 <__fxstatat@plt+0x3514>
  405844:	cmp	x0, #0x0
  405848:	cinc	x8, x0, eq  // eq = none
  40584c:	mov	x20, x0
  405850:	add	x0, x8, #0x1
  405854:	bl	401ed0 <malloc@plt>
  405858:	mov	x19, x0
  40585c:	cbz	x0, 405884 <__fxstatat@plt+0x35c4>
  405860:	mov	x0, x19
  405864:	mov	x1, x21
  405868:	mov	x2, x20
  40586c:	bl	401d40 <memcpy@plt>
  405870:	cbnz	x20, 405880 <__fxstatat@plt+0x35c0>
  405874:	mov	w8, #0x2e                  	// #46
  405878:	mov	w20, #0x1                   	// #1
  40587c:	strb	w8, [x19]
  405880:	strb	wzr, [x19, x20]
  405884:	mov	x0, x19
  405888:	ldp	x20, x19, [sp, #32]
  40588c:	ldr	x21, [sp, #16]
  405890:	ldp	x29, x30, [sp], #48
  405894:	ret
  405898:	sub	x0, x0, #0x1
  40589c:	ldrb	w8, [x0, #1]!
  4058a0:	cmp	w8, #0x2f
  4058a4:	b.eq	40589c <__fxstatat@plt+0x35dc>  // b.none
  4058a8:	mov	w8, wzr
  4058ac:	mov	x9, x0
  4058b0:	b	4058bc <__fxstatat@plt+0x35fc>
  4058b4:	mov	w8, #0x1                   	// #1
  4058b8:	add	x9, x9, #0x1
  4058bc:	ldrb	w10, [x9]
  4058c0:	cmp	w10, #0x2f
  4058c4:	b.eq	4058b4 <__fxstatat@plt+0x35f4>  // b.none
  4058c8:	cbz	w10, 4058e0 <__fxstatat@plt+0x3620>
  4058cc:	tst	w8, #0x1
  4058d0:	mov	w8, wzr
  4058d4:	csel	x0, x9, x0, ne  // ne = any
  4058d8:	add	x9, x9, #0x1
  4058dc:	b	4058bc <__fxstatat@plt+0x35fc>
  4058e0:	ret
  4058e4:	stp	x29, x30, [sp, #-32]!
  4058e8:	str	x19, [sp, #16]
  4058ec:	mov	x29, sp
  4058f0:	mov	x19, x0
  4058f4:	bl	401d80 <strlen@plt>
  4058f8:	mov	x8, x0
  4058fc:	sub	x9, x19, #0x1
  405900:	mov	x0, x8
  405904:	cmp	x8, #0x2
  405908:	b.cc	40591c <__fxstatat@plt+0x365c>  // b.lo, b.ul, b.last
  40590c:	ldrb	w8, [x9, x0]
  405910:	cmp	w8, #0x2f
  405914:	sub	x8, x0, #0x1
  405918:	b.eq	405900 <__fxstatat@plt+0x3640>  // b.none
  40591c:	ldr	x19, [sp, #16]
  405920:	ldp	x29, x30, [sp], #32
  405924:	ret
  405928:	stp	x29, x30, [sp, #-48]!
  40592c:	stp	x22, x21, [sp, #16]
  405930:	stp	x20, x19, [sp, #32]
  405934:	mov	x29, sp
  405938:	cbz	x0, 40598c <__fxstatat@plt+0x36cc>
  40593c:	mov	x20, x0
  405940:	mov	w0, #0x18                  	// #24
  405944:	mov	x21, x2
  405948:	mov	x22, x1
  40594c:	bl	409a78 <__fxstatat@plt+0x77b8>
  405950:	mov	x19, x0
  405954:	mov	x0, x22
  405958:	bl	409c50 <__fxstatat@plt+0x7990>
  40595c:	ldr	x8, [x21, #8]
  405960:	mov	x1, x19
  405964:	stp	x0, x8, [x19]
  405968:	ldr	x8, [x21]
  40596c:	mov	x0, x20
  405970:	str	x8, [x19, #16]
  405974:	bl	4066bc <__fxstatat@plt+0x43fc>
  405978:	cbz	x0, 40599c <__fxstatat@plt+0x36dc>
  40597c:	cmp	x0, x19
  405980:	b.eq	40598c <__fxstatat@plt+0x36cc>  // b.none
  405984:	mov	x0, x19
  405988:	bl	406964 <__fxstatat@plt+0x46a4>
  40598c:	ldp	x20, x19, [sp, #32]
  405990:	ldp	x22, x21, [sp, #16]
  405994:	ldp	x29, x30, [sp], #48
  405998:	ret
  40599c:	bl	409c7c <__fxstatat@plt+0x79bc>
  4059a0:	cbz	x0, 4059d8 <__fxstatat@plt+0x3718>
  4059a4:	sub	sp, sp, #0x30
  4059a8:	stp	x29, x30, [sp, #32]
  4059ac:	ldr	x8, [x2, #8]
  4059b0:	add	x29, sp, #0x20
  4059b4:	stp	x1, x8, [sp, #8]
  4059b8:	ldr	x8, [x2]
  4059bc:	add	x1, sp, #0x8
  4059c0:	str	x8, [sp, #24]
  4059c4:	bl	405b94 <__fxstatat@plt+0x38d4>
  4059c8:	ldp	x29, x30, [sp, #32]
  4059cc:	cmp	x0, #0x0
  4059d0:	cset	w0, ne  // ne = any
  4059d4:	add	sp, sp, #0x30
  4059d8:	ret
  4059dc:	ldr	x0, [x0, #16]
  4059e0:	ret
  4059e4:	ldr	x0, [x0, #24]
  4059e8:	ret
  4059ec:	ldr	x0, [x0, #32]
  4059f0:	ret
  4059f4:	ldp	x8, x9, [x0]
  4059f8:	cmp	x8, x9
  4059fc:	b.cs	405a40 <__fxstatat@plt+0x3780>  // b.hs, b.nlast
  405a00:	ldr	x9, [x0, #8]
  405a04:	mov	x0, xzr
  405a08:	b	405a18 <__fxstatat@plt+0x3758>
  405a0c:	add	x8, x8, #0x10
  405a10:	cmp	x8, x9
  405a14:	b.cs	405a44 <__fxstatat@plt+0x3784>  // b.hs, b.nlast
  405a18:	ldr	x10, [x8]
  405a1c:	cbz	x10, 405a0c <__fxstatat@plt+0x374c>
  405a20:	mov	x10, xzr
  405a24:	mov	x11, x8
  405a28:	ldr	x11, [x11, #8]
  405a2c:	add	x10, x10, #0x1
  405a30:	cbnz	x11, 405a28 <__fxstatat@plt+0x3768>
  405a34:	cmp	x10, x0
  405a38:	csel	x0, x10, x0, hi  // hi = pmore
  405a3c:	b	405a0c <__fxstatat@plt+0x374c>
  405a40:	mov	x0, xzr
  405a44:	ret
  405a48:	ldp	x9, x8, [x0]
  405a4c:	cmp	x9, x8
  405a50:	b.cs	405a90 <__fxstatat@plt+0x37d0>  // b.hs, b.nlast
  405a54:	ldr	x11, [x0, #8]
  405a58:	mov	x8, xzr
  405a5c:	mov	x10, xzr
  405a60:	b	405a70 <__fxstatat@plt+0x37b0>
  405a64:	add	x9, x9, #0x10
  405a68:	cmp	x9, x11
  405a6c:	b.cs	405a98 <__fxstatat@plt+0x37d8>  // b.hs, b.nlast
  405a70:	ldr	x12, [x9]
  405a74:	cbz	x12, 405a64 <__fxstatat@plt+0x37a4>
  405a78:	mov	x12, x9
  405a7c:	ldr	x12, [x12, #8]
  405a80:	add	x8, x8, #0x1
  405a84:	cbnz	x12, 405a7c <__fxstatat@plt+0x37bc>
  405a88:	add	x10, x10, #0x1
  405a8c:	b	405a64 <__fxstatat@plt+0x37a4>
  405a90:	mov	x10, xzr
  405a94:	mov	x8, xzr
  405a98:	ldr	x9, [x0, #24]
  405a9c:	cmp	x10, x9
  405aa0:	b.ne	405ab8 <__fxstatat@plt+0x37f8>  // b.any
  405aa4:	ldr	x9, [x0, #32]
  405aa8:	cmp	x8, x9
  405aac:	b.ne	405ab8 <__fxstatat@plt+0x37f8>  // b.any
  405ab0:	mov	w0, #0x1                   	// #1
  405ab4:	ret
  405ab8:	mov	w0, wzr
  405abc:	ret
  405ac0:	stp	x29, x30, [sp, #-64]!
  405ac4:	str	x23, [sp, #16]
  405ac8:	stp	x22, x21, [sp, #32]
  405acc:	stp	x20, x19, [sp, #48]
  405ad0:	mov	x29, sp
  405ad4:	mov	x19, x1
  405ad8:	mov	x20, x0
  405adc:	bl	4059ec <__fxstatat@plt+0x372c>
  405ae0:	mov	x21, x0
  405ae4:	mov	x0, x20
  405ae8:	bl	4059dc <__fxstatat@plt+0x371c>
  405aec:	mov	x22, x0
  405af0:	mov	x0, x20
  405af4:	bl	4059e4 <__fxstatat@plt+0x3724>
  405af8:	mov	x23, x0
  405afc:	mov	x0, x20
  405b00:	bl	4059f4 <__fxstatat@plt+0x3734>
  405b04:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  405b08:	mov	x20, x0
  405b0c:	add	x2, x2, #0x515
  405b10:	mov	w1, #0x1                   	// #1
  405b14:	mov	x0, x19
  405b18:	mov	x3, x21
  405b1c:	bl	402090 <__fprintf_chk@plt>
  405b20:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  405b24:	add	x2, x2, #0x52d
  405b28:	mov	w1, #0x1                   	// #1
  405b2c:	mov	x0, x19
  405b30:	mov	x3, x22
  405b34:	bl	402090 <__fprintf_chk@plt>
  405b38:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  405b3c:	ucvtf	d0, x23
  405b40:	fmov	d1, x8
  405b44:	fmul	d0, d0, d1
  405b48:	ucvtf	d1, x22
  405b4c:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  405b50:	fdiv	d0, d0, d1
  405b54:	add	x2, x2, #0x545
  405b58:	mov	w1, #0x1                   	// #1
  405b5c:	mov	x0, x19
  405b60:	mov	x3, x23
  405b64:	bl	402090 <__fprintf_chk@plt>
  405b68:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  405b6c:	add	x2, x2, #0x566
  405b70:	mov	w1, #0x1                   	// #1
  405b74:	mov	x0, x19
  405b78:	mov	x3, x20
  405b7c:	bl	402090 <__fprintf_chk@plt>
  405b80:	ldp	x20, x19, [sp, #48]
  405b84:	ldp	x22, x21, [sp, #32]
  405b88:	ldr	x23, [sp, #16]
  405b8c:	ldp	x29, x30, [sp], #64
  405b90:	ret
  405b94:	stp	x29, x30, [sp, #-48]!
  405b98:	str	x21, [sp, #16]
  405b9c:	stp	x20, x19, [sp, #32]
  405ba0:	mov	x29, sp
  405ba4:	mov	x19, x1
  405ba8:	mov	x20, x0
  405bac:	bl	405c04 <__fxstatat@plt+0x3944>
  405bb0:	ldr	x8, [x0]
  405bb4:	mov	x21, x0
  405bb8:	mov	x0, xzr
  405bbc:	cbz	x8, 405bf4 <__fxstatat@plt+0x3934>
  405bc0:	cbz	x21, 405bf4 <__fxstatat@plt+0x3934>
  405bc4:	ldr	x1, [x21]
  405bc8:	cmp	x1, x19
  405bcc:	b.eq	405bf0 <__fxstatat@plt+0x3930>  // b.none
  405bd0:	ldr	x8, [x20, #56]
  405bd4:	mov	x0, x19
  405bd8:	blr	x8
  405bdc:	tbnz	w0, #0, 405bf0 <__fxstatat@plt+0x3930>
  405be0:	ldr	x21, [x21, #8]
  405be4:	cbnz	x21, 405bc4 <__fxstatat@plt+0x3904>
  405be8:	mov	x0, xzr
  405bec:	b	405bf4 <__fxstatat@plt+0x3934>
  405bf0:	ldr	x0, [x21]
  405bf4:	ldp	x20, x19, [sp, #32]
  405bf8:	ldr	x21, [sp, #16]
  405bfc:	ldp	x29, x30, [sp], #48
  405c00:	ret
  405c04:	stp	x29, x30, [sp, #-32]!
  405c08:	ldr	x8, [x0, #16]
  405c0c:	ldr	x9, [x0, #48]
  405c10:	str	x19, [sp, #16]
  405c14:	mov	x19, x0
  405c18:	mov	x0, x1
  405c1c:	mov	x1, x8
  405c20:	mov	x29, sp
  405c24:	blr	x9
  405c28:	ldr	x8, [x19, #16]
  405c2c:	cmp	x0, x8
  405c30:	b.cs	405c48 <__fxstatat@plt+0x3988>  // b.hs, b.nlast
  405c34:	ldr	x8, [x19]
  405c38:	ldr	x19, [sp, #16]
  405c3c:	add	x0, x8, x0, lsl #4
  405c40:	ldp	x29, x30, [sp], #32
  405c44:	ret
  405c48:	bl	402020 <abort@plt>
  405c4c:	stp	x29, x30, [sp, #-16]!
  405c50:	ldr	x8, [x0, #32]
  405c54:	mov	x29, sp
  405c58:	cbz	x8, 405c74 <__fxstatat@plt+0x39b4>
  405c5c:	ldr	x9, [x0]
  405c60:	ldr	x8, [x0, #8]
  405c64:	cmp	x9, x8
  405c68:	b.cs	405c80 <__fxstatat@plt+0x39c0>  // b.hs, b.nlast
  405c6c:	ldr	x8, [x9], #16
  405c70:	cbz	x8, 405c60 <__fxstatat@plt+0x39a0>
  405c74:	mov	x0, x8
  405c78:	ldp	x29, x30, [sp], #16
  405c7c:	ret
  405c80:	bl	402020 <abort@plt>
  405c84:	stp	x29, x30, [sp, #-32]!
  405c88:	stp	x20, x19, [sp, #16]
  405c8c:	mov	x29, sp
  405c90:	mov	x20, x1
  405c94:	mov	x19, x0
  405c98:	bl	405c04 <__fxstatat@plt+0x3944>
  405c9c:	mov	x8, x0
  405ca0:	b	405cac <__fxstatat@plt+0x39ec>
  405ca4:	ldr	x8, [x8, #8]
  405ca8:	cbz	x8, 405cc8 <__fxstatat@plt+0x3a08>
  405cac:	ldr	x9, [x8]
  405cb0:	cmp	x9, x20
  405cb4:	b.ne	405ca4 <__fxstatat@plt+0x39e4>  // b.any
  405cb8:	ldr	x9, [x8, #8]
  405cbc:	cbz	x9, 405ca4 <__fxstatat@plt+0x39e4>
  405cc0:	ldr	x0, [x9]
  405cc4:	b	405ce8 <__fxstatat@plt+0x3a28>
  405cc8:	ldr	x8, [x19, #8]
  405ccc:	add	x9, x0, #0x10
  405cd0:	cmp	x9, x8
  405cd4:	b.cs	405ce4 <__fxstatat@plt+0x3a24>  // b.hs, b.nlast
  405cd8:	ldr	x0, [x9], #16
  405cdc:	cbz	x0, 405cd0 <__fxstatat@plt+0x3a10>
  405ce0:	b	405ce8 <__fxstatat@plt+0x3a28>
  405ce4:	mov	x0, xzr
  405ce8:	ldp	x20, x19, [sp, #16]
  405cec:	ldp	x29, x30, [sp], #32
  405cf0:	ret
  405cf4:	ldp	x9, x8, [x0]
  405cf8:	cmp	x9, x8
  405cfc:	b.cs	405d58 <__fxstatat@plt+0x3a98>  // b.hs, b.nlast
  405d00:	mov	x10, xzr
  405d04:	ldr	x8, [x9]
  405d08:	cbz	x8, 405d38 <__fxstatat@plt+0x3a78>
  405d0c:	cbz	x9, 405d38 <__fxstatat@plt+0x3a78>
  405d10:	mov	x11, x9
  405d14:	cmp	x10, x2
  405d18:	b.cs	405d60 <__fxstatat@plt+0x3aa0>  // b.hs, b.nlast
  405d1c:	ldr	x8, [x11]
  405d20:	str	x8, [x1, x10, lsl #3]
  405d24:	ldr	x11, [x11, #8]
  405d28:	add	x8, x10, #0x1
  405d2c:	mov	x10, x8
  405d30:	cbnz	x11, 405d14 <__fxstatat@plt+0x3a54>
  405d34:	b	405d3c <__fxstatat@plt+0x3a7c>
  405d38:	mov	x8, x10
  405d3c:	ldr	x10, [x0, #8]
  405d40:	add	x9, x9, #0x10
  405d44:	cmp	x9, x10
  405d48:	mov	x10, x8
  405d4c:	b.cc	405d04 <__fxstatat@plt+0x3a44>  // b.lo, b.ul, b.last
  405d50:	mov	x0, x8
  405d54:	ret
  405d58:	mov	x0, xzr
  405d5c:	ret
  405d60:	mov	x0, x10
  405d64:	ret
  405d68:	stp	x29, x30, [sp, #-64]!
  405d6c:	stp	x24, x23, [sp, #16]
  405d70:	stp	x22, x21, [sp, #32]
  405d74:	stp	x20, x19, [sp, #48]
  405d78:	ldp	x23, x8, [x0]
  405d7c:	mov	x29, sp
  405d80:	cmp	x23, x8
  405d84:	b.cs	405ddc <__fxstatat@plt+0x3b1c>  // b.hs, b.nlast
  405d88:	mov	x19, x2
  405d8c:	mov	x20, x0
  405d90:	mov	x22, x1
  405d94:	mov	x21, xzr
  405d98:	b	405dac <__fxstatat@plt+0x3aec>
  405d9c:	ldr	x8, [x20, #8]
  405da0:	add	x23, x23, #0x10
  405da4:	cmp	x23, x8
  405da8:	b.cs	405de0 <__fxstatat@plt+0x3b20>  // b.hs, b.nlast
  405dac:	ldr	x8, [x23]
  405db0:	cbz	x8, 405d9c <__fxstatat@plt+0x3adc>
  405db4:	cbz	x23, 405d9c <__fxstatat@plt+0x3adc>
  405db8:	mov	x24, x23
  405dbc:	ldr	x0, [x24]
  405dc0:	mov	x1, x19
  405dc4:	blr	x22
  405dc8:	tbz	w0, #0, 405de0 <__fxstatat@plt+0x3b20>
  405dcc:	ldr	x24, [x24, #8]
  405dd0:	add	x21, x21, #0x1
  405dd4:	cbnz	x24, 405dbc <__fxstatat@plt+0x3afc>
  405dd8:	b	405d9c <__fxstatat@plt+0x3adc>
  405ddc:	mov	x21, xzr
  405de0:	mov	x0, x21
  405de4:	ldp	x20, x19, [sp, #48]
  405de8:	ldp	x22, x21, [sp, #32]
  405dec:	ldp	x24, x23, [sp, #16]
  405df0:	ldp	x29, x30, [sp], #64
  405df4:	ret
  405df8:	ldrb	w9, [x0]
  405dfc:	cbz	w9, 405e2c <__fxstatat@plt+0x3b6c>
  405e00:	mov	x8, x0
  405e04:	mov	x0, xzr
  405e08:	add	x8, x8, #0x1
  405e0c:	lsl	x10, x0, #5
  405e10:	sub	x10, x10, x0
  405e14:	add	x10, x10, w9, uxtb
  405e18:	ldrb	w9, [x8], #1
  405e1c:	udiv	x11, x10, x1
  405e20:	msub	x0, x11, x1, x10
  405e24:	cbnz	w9, 405e0c <__fxstatat@plt+0x3b4c>
  405e28:	ret
  405e2c:	mov	x0, xzr
  405e30:	ret
  405e34:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  405e38:	add	x8, x8, #0x580
  405e3c:	ldr	w9, [x8, #16]
  405e40:	ldr	q0, [x8]
  405e44:	str	w9, [x0, #16]
  405e48:	str	q0, [x0]
  405e4c:	ret
  405e50:	stp	x29, x30, [sp, #-64]!
  405e54:	adrp	x8, 405000 <__fxstatat@plt+0x2d40>
  405e58:	add	x8, x8, #0xf24
  405e5c:	cmp	x2, #0x0
  405e60:	adrp	x9, 405000 <__fxstatat@plt+0x2d40>
  405e64:	stp	x24, x23, [sp, #16]
  405e68:	stp	x22, x21, [sp, #32]
  405e6c:	mov	x21, x0
  405e70:	add	x9, x9, #0xf50
  405e74:	csel	x23, x8, x2, eq  // eq = none
  405e78:	cmp	x3, #0x0
  405e7c:	mov	w0, #0x50                  	// #80
  405e80:	stp	x20, x19, [sp, #48]
  405e84:	mov	x29, sp
  405e88:	mov	x19, x4
  405e8c:	mov	x22, x1
  405e90:	csel	x24, x9, x3, eq  // eq = none
  405e94:	bl	401ed0 <malloc@plt>
  405e98:	mov	x20, x0
  405e9c:	cbz	x0, 405f0c <__fxstatat@plt+0x3c4c>
  405ea0:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  405ea4:	add	x8, x8, #0x580
  405ea8:	cmp	x22, #0x0
  405eac:	csel	x22, x8, x22, eq  // eq = none
  405eb0:	mov	x0, x20
  405eb4:	str	x22, [x20, #40]
  405eb8:	bl	405f5c <__fxstatat@plt+0x3c9c>
  405ebc:	tbz	w0, #0, 405f00 <__fxstatat@plt+0x3c40>
  405ec0:	mov	x0, x21
  405ec4:	mov	x1, x22
  405ec8:	bl	406004 <__fxstatat@plt+0x3d44>
  405ecc:	str	x0, [x20, #16]
  405ed0:	cbz	x0, 405f00 <__fxstatat@plt+0x3c40>
  405ed4:	mov	w1, #0x10                  	// #16
  405ed8:	mov	x21, x0
  405edc:	bl	40a134 <__fxstatat@plt+0x7e74>
  405ee0:	str	x0, [x20]
  405ee4:	cbz	x0, 405f00 <__fxstatat@plt+0x3c40>
  405ee8:	add	x8, x0, x21, lsl #4
  405eec:	stp	xzr, xzr, [x20, #24]
  405ef0:	stp	x23, x24, [x20, #48]
  405ef4:	str	x8, [x20, #8]
  405ef8:	stp	x19, xzr, [x20, #64]
  405efc:	b	405f0c <__fxstatat@plt+0x3c4c>
  405f00:	mov	x0, x20
  405f04:	bl	4020f0 <free@plt>
  405f08:	mov	x20, xzr
  405f0c:	mov	x0, x20
  405f10:	ldp	x20, x19, [sp, #48]
  405f14:	ldp	x22, x21, [sp, #32]
  405f18:	ldp	x24, x23, [sp, #16]
  405f1c:	ldp	x29, x30, [sp], #64
  405f20:	ret
  405f24:	stp	x29, x30, [sp, #-32]!
  405f28:	str	x19, [sp, #16]
  405f2c:	mov	x19, x1
  405f30:	mov	w1, #0x3                   	// #3
  405f34:	mov	x29, sp
  405f38:	bl	40b33c <__fxstatat@plt+0x907c>
  405f3c:	udiv	x8, x0, x19
  405f40:	msub	x0, x8, x19, x0
  405f44:	ldr	x19, [sp, #16]
  405f48:	ldp	x29, x30, [sp], #32
  405f4c:	ret
  405f50:	cmp	x0, x1
  405f54:	cset	w0, eq  // eq = none
  405f58:	ret
  405f5c:	ldr	x8, [x0, #40]
  405f60:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  405f64:	add	x9, x9, #0x580
  405f68:	cmp	x8, x9
  405f6c:	b.eq	405ffc <__fxstatat@plt+0x3d3c>  // b.none
  405f70:	ldr	s0, [x8, #8]
  405f74:	mov	w10, #0xcccd                	// #52429
  405f78:	movk	w10, #0x3dcc, lsl #16
  405f7c:	fmov	s1, w10
  405f80:	fcmp	s0, s1
  405f84:	b.le	405fc0 <__fxstatat@plt+0x3d00>
  405f88:	mov	w10, #0x6666                	// #26214
  405f8c:	movk	w10, #0x3f66, lsl #16
  405f90:	fmov	s1, w10
  405f94:	fcmp	s0, s1
  405f98:	b.pl	405fc0 <__fxstatat@plt+0x3d00>  // b.nfrst
  405f9c:	ldr	s1, [x8, #12]
  405fa0:	mov	w10, #0xcccd                	// #52429
  405fa4:	movk	w10, #0x3f8c, lsl #16
  405fa8:	fmov	s2, w10
  405fac:	fcmp	s1, s2
  405fb0:	b.le	405fc0 <__fxstatat@plt+0x3d00>
  405fb4:	ldr	s1, [x8]
  405fb8:	fcmp	s1, #0.0
  405fbc:	b.ge	405fcc <__fxstatat@plt+0x3d0c>  // b.tcont
  405fc0:	str	x9, [x0, #40]
  405fc4:	mov	w0, wzr
  405fc8:	ret
  405fcc:	mov	w10, #0xcccd                	// #52429
  405fd0:	movk	w10, #0x3dcc, lsl #16
  405fd4:	fmov	s2, w10
  405fd8:	fadd	s1, s1, s2
  405fdc:	fcmp	s1, s0
  405fe0:	b.pl	405fc0 <__fxstatat@plt+0x3d00>  // b.nfrst
  405fe4:	ldr	s0, [x8, #4]
  405fe8:	fmov	s2, #1.000000000000000000e+00
  405fec:	fcmp	s0, s2
  405ff0:	b.hi	405fc0 <__fxstatat@plt+0x3d00>  // b.pmore
  405ff4:	fcmp	s1, s0
  405ff8:	b.pl	405fc0 <__fxstatat@plt+0x3d00>  // b.nfrst
  405ffc:	mov	w0, #0x1                   	// #1
  406000:	ret
  406004:	stp	x29, x30, [sp, #-16]!
  406008:	ldrb	w8, [x1, #16]
  40600c:	mov	x29, sp
  406010:	cbnz	w8, 406038 <__fxstatat@plt+0x3d78>
  406014:	ldr	s0, [x1, #8]
  406018:	mov	w8, #0x5f800000            	// #1602224128
  40601c:	ucvtf	s1, x0
  406020:	fmov	s2, w8
  406024:	fdiv	s0, s1, s0
  406028:	fcvtzu	x8, s0
  40602c:	fcmp	s0, s2
  406030:	csel	x0, x8, x0, lt  // lt = tstop
  406034:	b.ge	406050 <__fxstatat@plt+0x3d90>  // b.tcont
  406038:	bl	4067dc <__fxstatat@plt+0x451c>
  40603c:	lsr	x8, x0, #60
  406040:	cmp	x8, #0x0
  406044:	csel	x0, xzr, x0, ne  // ne = any
  406048:	ldp	x29, x30, [sp], #16
  40604c:	ret
  406050:	mov	x0, xzr
  406054:	ldp	x29, x30, [sp], #16
  406058:	ret
  40605c:	stp	x29, x30, [sp, #-48]!
  406060:	str	x21, [sp, #16]
  406064:	stp	x20, x19, [sp, #32]
  406068:	ldp	x20, x8, [x0]
  40606c:	mov	x19, x0
  406070:	mov	x29, sp
  406074:	b	406084 <__fxstatat@plt+0x3dc4>
  406078:	stp	xzr, xzr, [x20]
  40607c:	ldr	x8, [x19, #8]
  406080:	add	x20, x20, #0x10
  406084:	cmp	x20, x8
  406088:	b.cs	4060f0 <__fxstatat@plt+0x3e30>  // b.hs, b.nlast
  40608c:	ldr	x8, [x20]
  406090:	cbz	x8, 40607c <__fxstatat@plt+0x3dbc>
  406094:	ldr	x8, [x19, #64]
  406098:	ldr	x21, [x20, #8]
  40609c:	cmp	x8, #0x0
  4060a0:	cset	w9, ne  // ne = any
  4060a4:	cbnz	x21, 4060e0 <__fxstatat@plt+0x3e20>
  4060a8:	cbz	w9, 406078 <__fxstatat@plt+0x3db8>
  4060ac:	ldr	x0, [x20]
  4060b0:	blr	x8
  4060b4:	b	406078 <__fxstatat@plt+0x3db8>
  4060b8:	str	xzr, [x21]
  4060bc:	ldr	x8, [x19, #72]
  4060c0:	ldr	x10, [x21, #8]
  4060c4:	str	x8, [x21, #8]
  4060c8:	ldr	x8, [x19, #64]
  4060cc:	str	x21, [x19, #72]
  4060d0:	mov	x21, x10
  4060d4:	cmp	x8, #0x0
  4060d8:	cset	w9, ne  // ne = any
  4060dc:	cbz	x10, 4060a8 <__fxstatat@plt+0x3de8>
  4060e0:	tbz	w9, #0, 4060b8 <__fxstatat@plt+0x3df8>
  4060e4:	ldr	x0, [x21]
  4060e8:	blr	x8
  4060ec:	b	4060b8 <__fxstatat@plt+0x3df8>
  4060f0:	stp	xzr, xzr, [x19, #24]
  4060f4:	ldp	x20, x19, [sp, #32]
  4060f8:	ldr	x21, [sp, #16]
  4060fc:	ldp	x29, x30, [sp], #48
  406100:	ret
  406104:	stp	x29, x30, [sp, #-48]!
  406108:	stp	x20, x19, [sp, #32]
  40610c:	ldr	x8, [x0, #64]
  406110:	mov	x19, x0
  406114:	str	x21, [sp, #16]
  406118:	mov	x29, sp
  40611c:	cbz	x8, 406168 <__fxstatat@plt+0x3ea8>
  406120:	ldr	x8, [x19, #32]
  406124:	cbz	x8, 406168 <__fxstatat@plt+0x3ea8>
  406128:	ldp	x20, x8, [x19]
  40612c:	b	406138 <__fxstatat@plt+0x3e78>
  406130:	ldr	x8, [x19, #8]
  406134:	add	x20, x20, #0x10
  406138:	cmp	x20, x8
  40613c:	b.cs	406168 <__fxstatat@plt+0x3ea8>  // b.hs, b.nlast
  406140:	ldr	x8, [x20]
  406144:	cbz	x8, 406130 <__fxstatat@plt+0x3e70>
  406148:	cbz	x20, 406130 <__fxstatat@plt+0x3e70>
  40614c:	mov	x21, x20
  406150:	ldr	x8, [x19, #64]
  406154:	ldr	x0, [x21]
  406158:	blr	x8
  40615c:	ldr	x21, [x21, #8]
  406160:	cbnz	x21, 406150 <__fxstatat@plt+0x3e90>
  406164:	b	406130 <__fxstatat@plt+0x3e70>
  406168:	ldp	x20, x8, [x19]
  40616c:	b	406178 <__fxstatat@plt+0x3eb8>
  406170:	ldr	x8, [x19, #8]
  406174:	add	x20, x20, #0x10
  406178:	cmp	x20, x8
  40617c:	b.cs	40619c <__fxstatat@plt+0x3edc>  // b.hs, b.nlast
  406180:	ldr	x0, [x20, #8]
  406184:	cbz	x0, 406170 <__fxstatat@plt+0x3eb0>
  406188:	ldr	x21, [x0, #8]
  40618c:	bl	4020f0 <free@plt>
  406190:	mov	x0, x21
  406194:	cbnz	x21, 406188 <__fxstatat@plt+0x3ec8>
  406198:	b	406170 <__fxstatat@plt+0x3eb0>
  40619c:	ldr	x0, [x19, #72]
  4061a0:	cbz	x0, 4061b4 <__fxstatat@plt+0x3ef4>
  4061a4:	ldr	x20, [x0, #8]
  4061a8:	bl	4020f0 <free@plt>
  4061ac:	mov	x0, x20
  4061b0:	cbnz	x20, 4061a4 <__fxstatat@plt+0x3ee4>
  4061b4:	ldr	x0, [x19]
  4061b8:	bl	4020f0 <free@plt>
  4061bc:	mov	x0, x19
  4061c0:	bl	4020f0 <free@plt>
  4061c4:	ldp	x20, x19, [sp, #32]
  4061c8:	ldr	x21, [sp, #16]
  4061cc:	ldp	x29, x30, [sp], #48
  4061d0:	ret
  4061d4:	sub	sp, sp, #0x70
  4061d8:	stp	x29, x30, [sp, #80]
  4061dc:	stp	x20, x19, [sp, #96]
  4061e0:	ldr	x8, [x0, #40]
  4061e4:	mov	x19, x0
  4061e8:	mov	x0, x1
  4061ec:	add	x29, sp, #0x50
  4061f0:	mov	x1, x8
  4061f4:	bl	406004 <__fxstatat@plt+0x3d44>
  4061f8:	cbz	x0, 4062e8 <__fxstatat@plt+0x4028>
  4061fc:	ldr	x8, [x19, #16]
  406200:	mov	x20, x0
  406204:	cmp	x0, x8
  406208:	b.ne	406214 <__fxstatat@plt+0x3f54>  // b.any
  40620c:	mov	w0, #0x1                   	// #1
  406210:	b	4062e8 <__fxstatat@plt+0x4028>
  406214:	mov	w1, #0x10                  	// #16
  406218:	mov	x0, x20
  40621c:	bl	40a134 <__fxstatat@plt+0x7e74>
  406220:	str	x0, [sp]
  406224:	cbz	x0, 4062e8 <__fxstatat@plt+0x4028>
  406228:	ldr	x8, [sp]
  40622c:	stp	xzr, xzr, [sp, #24]
  406230:	mov	x0, sp
  406234:	mov	x1, x19
  406238:	add	x8, x8, x20, lsl #4
  40623c:	stp	x8, x20, [sp, #8]
  406240:	ldr	x8, [x19, #40]
  406244:	mov	w2, wzr
  406248:	str	x8, [sp, #40]
  40624c:	ldr	x8, [x19, #48]
  406250:	str	x8, [sp, #48]
  406254:	ldr	x8, [x19, #56]
  406258:	str	x8, [sp, #56]
  40625c:	ldr	x8, [x19, #64]
  406260:	str	x8, [sp, #64]
  406264:	ldr	x8, [x19, #72]
  406268:	str	x8, [sp, #72]
  40626c:	bl	4062fc <__fxstatat@plt+0x403c>
  406270:	tbz	w0, #0, 4062ac <__fxstatat@plt+0x3fec>
  406274:	ldr	x0, [x19]
  406278:	bl	4020f0 <free@plt>
  40627c:	ldr	x8, [sp]
  406280:	mov	w0, #0x1                   	// #1
  406284:	str	x8, [x19]
  406288:	ldr	x8, [sp, #8]
  40628c:	str	x8, [x19, #8]
  406290:	ldr	x8, [sp, #16]
  406294:	str	x8, [x19, #16]
  406298:	ldr	x8, [sp, #24]
  40629c:	str	x8, [x19, #24]
  4062a0:	ldr	x8, [sp, #72]
  4062a4:	str	x8, [x19, #72]
  4062a8:	b	4062e8 <__fxstatat@plt+0x4028>
  4062ac:	ldr	x8, [sp, #72]
  4062b0:	mov	x1, sp
  4062b4:	mov	w2, #0x1                   	// #1
  4062b8:	mov	x0, x19
  4062bc:	str	x8, [x19, #72]
  4062c0:	bl	4062fc <__fxstatat@plt+0x403c>
  4062c4:	tbz	w0, #0, 4062f8 <__fxstatat@plt+0x4038>
  4062c8:	mov	x1, sp
  4062cc:	mov	x0, x19
  4062d0:	mov	w2, wzr
  4062d4:	bl	4062fc <__fxstatat@plt+0x403c>
  4062d8:	tbz	w0, #0, 4062f8 <__fxstatat@plt+0x4038>
  4062dc:	ldr	x0, [sp]
  4062e0:	bl	4020f0 <free@plt>
  4062e4:	mov	w0, wzr
  4062e8:	ldp	x20, x19, [sp, #96]
  4062ec:	ldp	x29, x30, [sp, #80]
  4062f0:	add	sp, sp, #0x70
  4062f4:	ret
  4062f8:	bl	402020 <abort@plt>
  4062fc:	stp	x29, x30, [sp, #-80]!
  406300:	str	x25, [sp, #16]
  406304:	stp	x24, x23, [sp, #32]
  406308:	stp	x22, x21, [sp, #48]
  40630c:	stp	x20, x19, [sp, #64]
  406310:	ldp	x24, x8, [x1]
  406314:	mov	x29, sp
  406318:	cmp	x24, x8
  40631c:	b.cs	406438 <__fxstatat@plt+0x4178>  // b.hs, b.nlast
  406320:	mov	w19, w2
  406324:	mov	x20, x1
  406328:	mov	x21, x0
  40632c:	b	406350 <__fxstatat@plt+0x4090>
  406330:	mov	w8, #0x4                   	// #4
  406334:	orr	w8, w8, #0x4
  406338:	cmp	w8, #0x4
  40633c:	b.ne	406440 <__fxstatat@plt+0x4180>  // b.any
  406340:	ldr	x8, [x20, #8]
  406344:	add	x24, x24, #0x10
  406348:	cmp	x24, x8
  40634c:	b.cs	406438 <__fxstatat@plt+0x4178>  // b.hs, b.nlast
  406350:	ldr	x8, [x24]
  406354:	cbz	x8, 406340 <__fxstatat@plt+0x4080>
  406358:	ldr	x22, [x24, #8]
  40635c:	cbnz	x22, 406388 <__fxstatat@plt+0x40c8>
  406360:	b	4063b8 <__fxstatat@plt+0x40f8>
  406364:	str	x23, [x0]
  406368:	ldr	x8, [x21, #24]
  40636c:	mov	x0, x21
  406370:	mov	x1, x22
  406374:	add	x8, x8, #0x1
  406378:	str	x8, [x21, #24]
  40637c:	bl	406870 <__fxstatat@plt+0x45b0>
  406380:	mov	x22, x25
  406384:	cbz	x25, 4063b8 <__fxstatat@plt+0x40f8>
  406388:	ldr	x23, [x22]
  40638c:	mov	x0, x21
  406390:	mov	x1, x23
  406394:	bl	405c04 <__fxstatat@plt+0x3944>
  406398:	ldr	x8, [x0]
  40639c:	ldr	x25, [x22, #8]
  4063a0:	cbz	x8, 406364 <__fxstatat@plt+0x40a4>
  4063a4:	ldr	x8, [x0, #8]
  4063a8:	str	x8, [x22, #8]
  4063ac:	str	x22, [x0, #8]
  4063b0:	mov	x22, x25
  4063b4:	cbnz	x25, 406388 <__fxstatat@plt+0x40c8>
  4063b8:	ldr	x22, [x24]
  4063bc:	str	xzr, [x24, #8]
  4063c0:	tbnz	w19, #0, 406330 <__fxstatat@plt+0x4070>
  4063c4:	mov	x0, x21
  4063c8:	mov	x1, x22
  4063cc:	bl	405c04 <__fxstatat@plt+0x3944>
  4063d0:	ldr	x8, [x0]
  4063d4:	mov	x23, x0
  4063d8:	cbz	x8, 406404 <__fxstatat@plt+0x4144>
  4063dc:	mov	x0, x21
  4063e0:	bl	406688 <__fxstatat@plt+0x43c8>
  4063e4:	cbz	x0, 40642c <__fxstatat@plt+0x416c>
  4063e8:	str	x22, [x0]
  4063ec:	ldr	x9, [x23, #8]
  4063f0:	mov	w8, wzr
  4063f4:	str	x9, [x0, #8]
  4063f8:	str	x0, [x23, #8]
  4063fc:	cbnz	wzr, 406334 <__fxstatat@plt+0x4074>
  406400:	b	406414 <__fxstatat@plt+0x4154>
  406404:	str	x22, [x23]
  406408:	ldr	x8, [x21, #24]
  40640c:	add	x8, x8, #0x1
  406410:	str	x8, [x21, #24]
  406414:	str	xzr, [x24]
  406418:	ldr	x9, [x20, #24]
  40641c:	mov	w8, wzr
  406420:	sub	x9, x9, #0x1
  406424:	str	x9, [x20, #24]
  406428:	b	406334 <__fxstatat@plt+0x4074>
  40642c:	mov	w8, #0x1                   	// #1
  406430:	cbnz	w8, 406334 <__fxstatat@plt+0x4074>
  406434:	b	406414 <__fxstatat@plt+0x4154>
  406438:	mov	w0, #0x1                   	// #1
  40643c:	b	406444 <__fxstatat@plt+0x4184>
  406440:	mov	w0, wzr
  406444:	ldp	x20, x19, [sp, #64]
  406448:	ldp	x22, x21, [sp, #48]
  40644c:	ldp	x24, x23, [sp, #32]
  406450:	ldr	x25, [sp, #16]
  406454:	ldp	x29, x30, [sp], #80
  406458:	ret
  40645c:	stp	x29, x30, [sp, #-48]!
  406460:	str	x21, [sp, #16]
  406464:	stp	x20, x19, [sp, #32]
  406468:	mov	x29, sp
  40646c:	cbz	x1, 4065a8 <__fxstatat@plt+0x42e8>
  406470:	mov	x21, x2
  406474:	add	x2, x29, #0x18
  406478:	mov	w3, wzr
  40647c:	mov	x20, x1
  406480:	mov	x19, x0
  406484:	bl	4065ac <__fxstatat@plt+0x42ec>
  406488:	cbz	x0, 4064a0 <__fxstatat@plt+0x41e0>
  40648c:	cbz	x21, 406570 <__fxstatat@plt+0x42b0>
  406490:	mov	x8, x0
  406494:	mov	w0, wzr
  406498:	str	x8, [x21]
  40649c:	b	406598 <__fxstatat@plt+0x42d8>
  4064a0:	ldr	x8, [x19, #40]
  4064a4:	ldp	x10, x9, [x19, #16]
  4064a8:	ldr	s0, [x8, #8]
  4064ac:	ucvtf	s2, x10
  4064b0:	ucvtf	s1, x9
  4064b4:	fmul	s0, s0, s2
  4064b8:	fcmp	s0, s1
  4064bc:	b.pl	406538 <__fxstatat@plt+0x4278>  // b.nfrst
  4064c0:	mov	x0, x19
  4064c4:	bl	405f5c <__fxstatat@plt+0x3c9c>
  4064c8:	ldr	x8, [x19, #40]
  4064cc:	ldp	x10, x9, [x19, #16]
  4064d0:	ldr	s0, [x8, #8]
  4064d4:	ucvtf	s1, x10
  4064d8:	ucvtf	s2, x9
  4064dc:	fmul	s3, s0, s1
  4064e0:	fcmp	s3, s2
  4064e4:	b.pl	406538 <__fxstatat@plt+0x4278>  // b.nfrst
  4064e8:	ldr	s2, [x8, #12]
  4064ec:	ldrb	w8, [x8, #16]
  4064f0:	fmul	s1, s2, s1
  4064f4:	cmp	w8, #0x0
  4064f8:	fmul	s0, s0, s1
  4064fc:	mov	w8, #0x5f800000            	// #1602224128
  406500:	fcsel	s0, s0, s1, eq  // eq = none
  406504:	fmov	s1, w8
  406508:	fcmp	s0, s1
  40650c:	b.ge	406578 <__fxstatat@plt+0x42b8>  // b.tcont
  406510:	fcvtzu	x1, s0
  406514:	mov	x0, x19
  406518:	bl	4061d4 <__fxstatat@plt+0x3f14>
  40651c:	tbz	w0, #0, 406578 <__fxstatat@plt+0x42b8>
  406520:	add	x2, x29, #0x18
  406524:	mov	x0, x19
  406528:	mov	x1, x20
  40652c:	mov	w3, wzr
  406530:	bl	4065ac <__fxstatat@plt+0x42ec>
  406534:	cbnz	x0, 4065a8 <__fxstatat@plt+0x42e8>
  406538:	ldr	x21, [x29, #24]
  40653c:	ldr	x8, [x21]
  406540:	cbz	x8, 406580 <__fxstatat@plt+0x42c0>
  406544:	mov	x0, x19
  406548:	bl	406688 <__fxstatat@plt+0x43c8>
  40654c:	cbz	x0, 406578 <__fxstatat@plt+0x42b8>
  406550:	str	x20, [x0]
  406554:	ldr	x8, [x21, #8]
  406558:	str	x8, [x0, #8]
  40655c:	str	x0, [x21, #8]
  406560:	ldr	x8, [x19, #32]
  406564:	add	x8, x8, #0x1
  406568:	str	x8, [x19, #32]
  40656c:	b	406594 <__fxstatat@plt+0x42d4>
  406570:	mov	w0, wzr
  406574:	b	406598 <__fxstatat@plt+0x42d8>
  406578:	mov	w0, #0xffffffff            	// #-1
  40657c:	b	406598 <__fxstatat@plt+0x42d8>
  406580:	str	x20, [x21]
  406584:	ldp	x9, x8, [x19, #24]
  406588:	add	x8, x8, #0x1
  40658c:	add	x9, x9, #0x1
  406590:	stp	x9, x8, [x19, #24]
  406594:	mov	w0, #0x1                   	// #1
  406598:	ldp	x20, x19, [sp, #32]
  40659c:	ldr	x21, [sp, #16]
  4065a0:	ldp	x29, x30, [sp], #48
  4065a4:	ret
  4065a8:	bl	402020 <abort@plt>
  4065ac:	stp	x29, x30, [sp, #-64]!
  4065b0:	str	x23, [sp, #16]
  4065b4:	stp	x22, x21, [sp, #32]
  4065b8:	stp	x20, x19, [sp, #48]
  4065bc:	mov	x29, sp
  4065c0:	mov	w21, w3
  4065c4:	mov	x23, x2
  4065c8:	mov	x22, x1
  4065cc:	mov	x19, x0
  4065d0:	bl	405c04 <__fxstatat@plt+0x3944>
  4065d4:	str	x0, [x23]
  4065d8:	ldr	x1, [x0]
  4065dc:	cbz	x1, 406644 <__fxstatat@plt+0x4384>
  4065e0:	mov	x20, x0
  4065e4:	cmp	x1, x22
  4065e8:	b.eq	4065fc <__fxstatat@plt+0x433c>  // b.none
  4065ec:	ldr	x8, [x19, #56]
  4065f0:	mov	x0, x22
  4065f4:	blr	x8
  4065f8:	tbz	w0, #0, 406618 <__fxstatat@plt+0x4358>
  4065fc:	ldr	x22, [x20]
  406600:	tbz	w21, #0, 406670 <__fxstatat@plt+0x43b0>
  406604:	ldr	x1, [x20, #8]
  406608:	cbz	x1, 40666c <__fxstatat@plt+0x43ac>
  40660c:	ldr	q0, [x1]
  406610:	str	q0, [x20]
  406614:	b	406660 <__fxstatat@plt+0x43a0>
  406618:	ldr	x8, [x20, #8]!
  40661c:	cbz	x8, 406644 <__fxstatat@plt+0x4384>
  406620:	ldr	x1, [x8]
  406624:	cmp	x1, x22
  406628:	b.eq	40664c <__fxstatat@plt+0x438c>  // b.none
  40662c:	ldr	x8, [x19, #56]
  406630:	mov	x0, x22
  406634:	blr	x8
  406638:	tbnz	w0, #0, 40664c <__fxstatat@plt+0x438c>
  40663c:	ldr	x20, [x20]
  406640:	b	406618 <__fxstatat@plt+0x4358>
  406644:	mov	x22, xzr
  406648:	b	406670 <__fxstatat@plt+0x43b0>
  40664c:	ldr	x1, [x20]
  406650:	ldr	x22, [x1]
  406654:	tbz	w21, #0, 406670 <__fxstatat@plt+0x43b0>
  406658:	ldr	x8, [x1, #8]
  40665c:	str	x8, [x20]
  406660:	mov	x0, x19
  406664:	bl	406870 <__fxstatat@plt+0x45b0>
  406668:	b	406670 <__fxstatat@plt+0x43b0>
  40666c:	str	xzr, [x20]
  406670:	mov	x0, x22
  406674:	ldp	x20, x19, [sp, #48]
  406678:	ldp	x22, x21, [sp, #32]
  40667c:	ldr	x23, [sp, #16]
  406680:	ldp	x29, x30, [sp], #64
  406684:	ret
  406688:	stp	x29, x30, [sp, #-16]!
  40668c:	mov	x8, x0
  406690:	ldr	x0, [x0, #72]
  406694:	mov	x29, sp
  406698:	cbz	x0, 4066ac <__fxstatat@plt+0x43ec>
  40669c:	ldr	x9, [x0, #8]
  4066a0:	str	x9, [x8, #72]
  4066a4:	ldp	x29, x30, [sp], #16
  4066a8:	ret
  4066ac:	mov	w0, #0x10                  	// #16
  4066b0:	bl	401ed0 <malloc@plt>
  4066b4:	ldp	x29, x30, [sp], #16
  4066b8:	ret
  4066bc:	stp	x29, x30, [sp, #-32]!
  4066c0:	mov	x29, sp
  4066c4:	add	x2, x29, #0x18
  4066c8:	str	x19, [sp, #16]
  4066cc:	mov	x19, x1
  4066d0:	bl	40645c <__fxstatat@plt+0x419c>
  4066d4:	ldr	x8, [x29, #24]
  4066d8:	cmp	w0, #0x0
  4066dc:	csel	x8, x8, x19, eq  // eq = none
  4066e0:	ldr	x19, [sp, #16]
  4066e4:	cmn	w0, #0x1
  4066e8:	csel	x0, xzr, x8, eq  // eq = none
  4066ec:	ldp	x29, x30, [sp], #32
  4066f0:	ret
  4066f4:	stp	x29, x30, [sp, #-48]!
  4066f8:	mov	x29, sp
  4066fc:	add	x2, x29, #0x18
  406700:	mov	w3, #0x1                   	// #1
  406704:	str	x21, [sp, #16]
  406708:	stp	x20, x19, [sp, #32]
  40670c:	mov	x20, x0
  406710:	bl	4065ac <__fxstatat@plt+0x42ec>
  406714:	mov	x19, x0
  406718:	cbz	x0, 4067c8 <__fxstatat@plt+0x4508>
  40671c:	ldr	x8, [x20, #32]
  406720:	sub	x8, x8, #0x1
  406724:	str	x8, [x20, #32]
  406728:	ldr	x8, [x29, #24]
  40672c:	ldr	x8, [x8]
  406730:	cbnz	x8, 4067c8 <__fxstatat@plt+0x4508>
  406734:	ldp	x10, x8, [x20, #16]
  406738:	ldr	x9, [x20, #40]
  40673c:	sub	x8, x8, #0x1
  406740:	str	x8, [x20, #24]
  406744:	ldr	s0, [x9]
  406748:	ucvtf	s2, x10
  40674c:	ucvtf	s1, x8
  406750:	fmul	s0, s0, s2
  406754:	fcmp	s0, s1
  406758:	b.le	4067c8 <__fxstatat@plt+0x4508>
  40675c:	mov	x0, x20
  406760:	bl	405f5c <__fxstatat@plt+0x3c9c>
  406764:	ldr	x8, [x20, #40]
  406768:	ldp	x10, x9, [x20, #16]
  40676c:	ldr	s1, [x8]
  406770:	ucvtf	s0, x10
  406774:	ucvtf	s2, x9
  406778:	fmul	s1, s1, s0
  40677c:	fcmp	s1, s2
  406780:	b.le	4067c8 <__fxstatat@plt+0x4508>
  406784:	ldr	s1, [x8, #4]
  406788:	ldrb	w9, [x8, #16]
  40678c:	fmul	s0, s1, s0
  406790:	cbnz	w9, 40679c <__fxstatat@plt+0x44dc>
  406794:	ldr	s1, [x8, #8]
  406798:	fmul	s0, s0, s1
  40679c:	fcvtzu	x1, s0
  4067a0:	mov	x0, x20
  4067a4:	bl	4061d4 <__fxstatat@plt+0x3f14>
  4067a8:	tbnz	w0, #0, 4067c8 <__fxstatat@plt+0x4508>
  4067ac:	ldr	x0, [x20, #72]
  4067b0:	cbz	x0, 4067c4 <__fxstatat@plt+0x4504>
  4067b4:	ldr	x21, [x0, #8]
  4067b8:	bl	4020f0 <free@plt>
  4067bc:	mov	x0, x21
  4067c0:	cbnz	x21, 4067b4 <__fxstatat@plt+0x44f4>
  4067c4:	str	xzr, [x20, #72]
  4067c8:	mov	x0, x19
  4067cc:	ldp	x20, x19, [sp, #32]
  4067d0:	ldr	x21, [sp, #16]
  4067d4:	ldp	x29, x30, [sp], #48
  4067d8:	ret
  4067dc:	stp	x29, x30, [sp, #-32]!
  4067e0:	cmp	x0, #0xa
  4067e4:	mov	w8, #0xa                   	// #10
  4067e8:	csel	x8, x0, x8, hi  // hi = pmore
  4067ec:	str	x19, [sp, #16]
  4067f0:	orr	x19, x8, #0x1
  4067f4:	mov	x29, sp
  4067f8:	cmn	x19, #0x1
  4067fc:	b.eq	406818 <__fxstatat@plt+0x4558>  // b.none
  406800:	mov	x0, x19
  406804:	bl	406828 <__fxstatat@plt+0x4568>
  406808:	tbnz	w0, #0, 406818 <__fxstatat@plt+0x4558>
  40680c:	add	x19, x19, #0x2
  406810:	cmn	x19, #0x1
  406814:	b.ne	406800 <__fxstatat@plt+0x4540>  // b.any
  406818:	mov	x0, x19
  40681c:	ldr	x19, [sp, #16]
  406820:	ldp	x29, x30, [sp], #32
  406824:	ret
  406828:	mov	w8, #0x3                   	// #3
  40682c:	cmp	x0, #0xa
  406830:	b.cc	40685c <__fxstatat@plt+0x459c>  // b.lo, b.ul, b.last
  406834:	mov	w9, #0x9                   	// #9
  406838:	mov	w10, #0x10                  	// #16
  40683c:	udiv	x11, x0, x8
  406840:	msub	x11, x11, x8, x0
  406844:	cbz	x11, 40685c <__fxstatat@plt+0x459c>
  406848:	add	x9, x10, x9
  40684c:	add	x8, x8, #0x2
  406850:	cmp	x9, x0
  406854:	add	x10, x10, #0x8
  406858:	b.cc	40683c <__fxstatat@plt+0x457c>  // b.lo, b.ul, b.last
  40685c:	udiv	x9, x0, x8
  406860:	msub	x8, x9, x8, x0
  406864:	cmp	x8, #0x0
  406868:	cset	w0, ne  // ne = any
  40686c:	ret
  406870:	str	xzr, [x1]
  406874:	ldr	x8, [x0, #72]
  406878:	str	x8, [x1, #8]
  40687c:	str	x1, [x0, #72]
  406880:	ret
  406884:	stp	x29, x30, [sp, #-32]!
  406888:	stp	x20, x19, [sp, #16]
  40688c:	mov	x19, x0
  406890:	ldr	x0, [x0]
  406894:	mov	x29, sp
  406898:	mov	x20, x1
  40689c:	bl	40b540 <__fxstatat@plt+0x9280>
  4068a0:	ldr	x8, [x19, #8]
  4068a4:	eor	x8, x8, x0
  4068a8:	udiv	x9, x8, x20
  4068ac:	msub	x0, x9, x20, x8
  4068b0:	ldp	x20, x19, [sp, #16]
  4068b4:	ldp	x29, x30, [sp], #32
  4068b8:	ret
  4068bc:	ldr	x8, [x0, #8]
  4068c0:	udiv	x9, x8, x1
  4068c4:	msub	x0, x9, x1, x8
  4068c8:	ret
  4068cc:	stp	x29, x30, [sp, #-16]!
  4068d0:	ldr	x8, [x0, #8]
  4068d4:	ldr	x9, [x1, #8]
  4068d8:	mov	x29, sp
  4068dc:	cmp	x8, x9
  4068e0:	b.ne	406904 <__fxstatat@plt+0x4644>  // b.any
  4068e4:	ldr	x8, [x0, #16]
  4068e8:	ldr	x9, [x1, #16]
  4068ec:	cmp	x8, x9
  4068f0:	b.ne	406904 <__fxstatat@plt+0x4644>  // b.any
  4068f4:	ldr	x0, [x0]
  4068f8:	ldr	x1, [x1]
  4068fc:	bl	4093f4 <__fxstatat@plt+0x7134>
  406900:	b	406908 <__fxstatat@plt+0x4648>
  406904:	mov	w0, wzr
  406908:	and	w0, w0, #0x1
  40690c:	ldp	x29, x30, [sp], #16
  406910:	ret
  406914:	stp	x29, x30, [sp, #-16]!
  406918:	ldr	x8, [x0, #8]
  40691c:	ldr	x9, [x1, #8]
  406920:	mov	x29, sp
  406924:	cmp	x8, x9
  406928:	b.ne	406958 <__fxstatat@plt+0x4698>  // b.any
  40692c:	ldr	x8, [x0, #16]
  406930:	ldr	x9, [x1, #16]
  406934:	cmp	x8, x9
  406938:	b.ne	406958 <__fxstatat@plt+0x4698>  // b.any
  40693c:	ldr	x0, [x0]
  406940:	ldr	x1, [x1]
  406944:	bl	4020a0 <strcmp@plt>
  406948:	cmp	w0, #0x0
  40694c:	cset	w0, eq  // eq = none
  406950:	ldp	x29, x30, [sp], #16
  406954:	ret
  406958:	mov	w0, wzr
  40695c:	ldp	x29, x30, [sp], #16
  406960:	ret
  406964:	stp	x29, x30, [sp, #-32]!
  406968:	str	x19, [sp, #16]
  40696c:	mov	x19, x0
  406970:	ldr	x0, [x0]
  406974:	mov	x29, sp
  406978:	bl	4020f0 <free@plt>
  40697c:	mov	x0, x19
  406980:	bl	4020f0 <free@plt>
  406984:	ldr	x19, [sp, #16]
  406988:	ldp	x29, x30, [sp], #32
  40698c:	ret
  406990:	sub	sp, sp, #0xa0
  406994:	tst	w2, #0x20
  406998:	mov	w8, #0x3e8                 	// #1000
  40699c:	mov	w9, #0x400                 	// #1024
  4069a0:	stp	x29, x30, [sp, #64]
  4069a4:	stp	x28, x27, [sp, #80]
  4069a8:	stp	x26, x25, [sp, #96]
  4069ac:	stp	x24, x23, [sp, #112]
  4069b0:	stp	x22, x21, [sp, #128]
  4069b4:	stp	x20, x19, [sp, #144]
  4069b8:	add	x29, sp, #0x40
  4069bc:	mov	x21, x4
  4069c0:	mov	x23, x3
  4069c4:	mov	w19, w2
  4069c8:	mov	x20, x1
  4069cc:	mov	x28, x0
  4069d0:	and	w25, w2, #0x3
  4069d4:	csel	w22, w9, w8, ne  // ne = any
  4069d8:	bl	401e60 <localeconv@plt>
  4069dc:	ldr	x27, [x0]
  4069e0:	mov	x24, x0
  4069e4:	mov	x0, x27
  4069e8:	bl	401d80 <strlen@plt>
  4069ec:	ldp	x24, x9, [x24, #8]
  4069f0:	sub	x8, x0, #0x1
  4069f4:	cmp	x8, #0x10
  4069f8:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  4069fc:	add	x8, x8, #0x460
  406a00:	csinc	x26, x0, xzr, cc  // cc = lo, ul, last
  406a04:	csel	x8, x27, x8, cc  // cc = lo, ul, last
  406a08:	mov	x0, x24
  406a0c:	str	x9, [sp, #8]
  406a10:	stur	x8, [x29, #-16]
  406a14:	bl	401d80 <strlen@plt>
  406a18:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  406a1c:	add	x8, x8, #0x929
  406a20:	cmp	x0, #0x11
  406a24:	csel	x27, x24, x8, cc  // cc = lo, ul, last
  406a28:	cmp	x21, x23
  406a2c:	add	x24, x20, #0x287
  406a30:	b.ls	406a9c <__fxstatat@plt+0x47dc>  // b.plast
  406a34:	cbz	x23, 406ab4 <__fxstatat@plt+0x47f4>
  406a38:	udiv	x9, x21, x23
  406a3c:	msub	x8, x9, x23, x21
  406a40:	cbnz	x8, 406ab4 <__fxstatat@plt+0x47f4>
  406a44:	str	x27, [sp, #32]
  406a48:	udiv	x27, x28, x9
  406a4c:	msub	x8, x27, x9, x28
  406a50:	add	x8, x8, x8, lsl #2
  406a54:	lsl	x11, x8, #1
  406a58:	udiv	x8, x11, x9
  406a5c:	msub	x11, x8, x9, x11
  406a60:	lsl	x11, x11, #1
  406a64:	cmp	x11, #0x0
  406a68:	mov	w10, #0x2                   	// #2
  406a6c:	cset	w12, ne  // ne = any
  406a70:	cmp	x9, x11
  406a74:	cinc	w10, w10, cc  // cc = lo, ul, last
  406a78:	cmp	x11, x9
  406a7c:	csel	w9, w12, w10, cc  // cc = lo, ul, last
  406a80:	tbz	w19, #4, 406cb0 <__fxstatat@plt+0x49f0>
  406a84:	cmp	x27, x22
  406a88:	b.cs	406d4c <__fxstatat@plt+0x4a8c>  // b.hs, b.nlast
  406a8c:	mov	w23, wzr
  406a90:	mov	x28, x24
  406a94:	cbnz	w25, 406e18 <__fxstatat@plt+0x4b58>
  406a98:	b	406e64 <__fxstatat@plt+0x4ba4>
  406a9c:	udiv	x10, x23, x21
  406aa0:	msub	x8, x10, x21, x23
  406aa4:	cbnz	x8, 406ab4 <__fxstatat@plt+0x47f4>
  406aa8:	umulh	x8, x10, x28
  406aac:	cmp	xzr, x8
  406ab0:	b.eq	406c9c <__fxstatat@plt+0x49dc>  // b.none
  406ab4:	mov	x0, x21
  406ab8:	bl	40cf40 <__fxstatat@plt+0xac80>
  406abc:	mov	x0, x28
  406ac0:	str	q0, [sp, #32]
  406ac4:	bl	40cf40 <__fxstatat@plt+0xac80>
  406ac8:	mov	x0, x23
  406acc:	stur	q0, [x29, #-16]
  406ad0:	bl	40cf40 <__fxstatat@plt+0xac80>
  406ad4:	ldr	q1, [sp, #32]
  406ad8:	bl	40ba68 <__fxstatat@plt+0x97a8>
  406adc:	ldur	q1, [x29, #-16]
  406ae0:	bl	40c5d0 <__fxstatat@plt+0xa310>
  406ae4:	tbnz	w19, #4, 406b20 <__fxstatat@plt+0x4860>
  406ae8:	mov	w0, w25
  406aec:	bl	406eec <__fxstatat@plt+0x4c2c>
  406af0:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  406af4:	add	x3, x3, #0x5d0
  406af8:	mov	w1, #0x1                   	// #1
  406afc:	mov	x2, #0xffffffffffffffff    	// #-1
  406b00:	mov	x0, x20
  406b04:	bl	401d90 <__sprintf_chk@plt>
  406b08:	mov	x0, x20
  406b0c:	bl	401d80 <strlen@plt>
  406b10:	mov	x2, x0
  406b14:	mov	x26, xzr
  406b18:	mov	w23, #0xffffffff            	// #-1
  406b1c:	b	406c38 <__fxstatat@plt+0x4978>
  406b20:	mov	w0, w22
  406b24:	str	q0, [sp, #16]
  406b28:	mov	x28, x27
  406b2c:	bl	40cdb8 <__fxstatat@plt+0xaaf8>
  406b30:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  406b34:	str	q0, [sp, #32]
  406b38:	ldr	q0, [x8, #1440]
  406b3c:	mov	w23, wzr
  406b40:	stur	q0, [x29, #-16]
  406b44:	ldur	q0, [x29, #-16]
  406b48:	ldr	q1, [sp, #32]
  406b4c:	mov	w27, w23
  406b50:	bl	40c5d0 <__fxstatat@plt+0xa310>
  406b54:	ldr	q1, [sp, #32]
  406b58:	add	w23, w23, #0x1
  406b5c:	stur	q0, [x29, #-16]
  406b60:	bl	40c5d0 <__fxstatat@plt+0xa310>
  406b64:	cmp	w27, #0x6
  406b68:	b.hi	406b7c <__fxstatat@plt+0x48bc>  // b.pmore
  406b6c:	ldr	q1, [sp, #16]
  406b70:	bl	40c490 <__fxstatat@plt+0xa1d0>
  406b74:	cmp	w0, #0x0
  406b78:	b.le	406b44 <__fxstatat@plt+0x4884>
  406b7c:	ldr	q0, [sp, #16]
  406b80:	ldur	q1, [x29, #-16]
  406b84:	bl	40ba68 <__fxstatat@plt+0x97a8>
  406b88:	mov	w0, w25
  406b8c:	stur	q0, [x29, #-16]
  406b90:	bl	406eec <__fxstatat@plt+0x4c2c>
  406b94:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  406b98:	add	x3, x3, #0x5d6
  406b9c:	mov	w1, #0x1                   	// #1
  406ba0:	mov	x2, #0xffffffffffffffff    	// #-1
  406ba4:	mov	x0, x20
  406ba8:	bl	401d90 <__sprintf_chk@plt>
  406bac:	mov	x0, x20
  406bb0:	bl	401d80 <strlen@plt>
  406bb4:	tst	w19, #0x20
  406bb8:	mov	w8, #0x2                   	// #2
  406bbc:	cinc	x8, x8, eq  // eq = none
  406bc0:	add	x8, x8, x26
  406bc4:	cmp	x8, x0
  406bc8:	mov	x27, x28
  406bcc:	b.cc	406bec <__fxstatat@plt+0x492c>  // b.lo, b.ul, b.last
  406bd0:	mov	x2, x0
  406bd4:	add	x26, x26, #0x1
  406bd8:	tbz	w19, #3, 406c38 <__fxstatat@plt+0x4978>
  406bdc:	add	x8, x2, x20
  406be0:	ldurb	w8, [x8, #-1]
  406be4:	cmp	w8, #0x30
  406be8:	b.ne	406c38 <__fxstatat@plt+0x4978>  // b.any
  406bec:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  406bf0:	ldr	q1, [x8, #1456]
  406bf4:	ldur	q0, [x29, #-16]
  406bf8:	str	q1, [sp, #32]
  406bfc:	bl	40c5d0 <__fxstatat@plt+0xa310>
  406c00:	mov	w0, w25
  406c04:	bl	406eec <__fxstatat@plt+0x4c2c>
  406c08:	ldr	q1, [sp, #32]
  406c0c:	bl	40ba68 <__fxstatat@plt+0x97a8>
  406c10:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  406c14:	add	x3, x3, #0x5d0
  406c18:	mov	w1, #0x1                   	// #1
  406c1c:	mov	x2, #0xffffffffffffffff    	// #-1
  406c20:	mov	x0, x20
  406c24:	bl	401d90 <__sprintf_chk@plt>
  406c28:	mov	x0, x20
  406c2c:	bl	401d80 <strlen@plt>
  406c30:	mov	x2, x0
  406c34:	mov	x26, xzr
  406c38:	sub	x25, x24, x2
  406c3c:	mov	x0, x25
  406c40:	mov	x1, x20
  406c44:	bl	401d50 <memmove@plt>
  406c48:	sub	x28, x24, x26
  406c4c:	tbz	w19, #2, 406c68 <__fxstatat@plt+0x49a8>
  406c50:	ldr	x2, [sp, #8]
  406c54:	sub	x1, x28, x25
  406c58:	mov	x0, x25
  406c5c:	mov	x3, x27
  406c60:	bl	406f6c <__fxstatat@plt+0x4cac>
  406c64:	mov	x25, x0
  406c68:	tbz	w19, #7, 406d24 <__fxstatat@plt+0x4a64>
  406c6c:	tbz	w23, #31, 406cc4 <__fxstatat@plt+0x4a04>
  406c70:	cmp	x21, #0x2
  406c74:	b.cc	406cc0 <__fxstatat@plt+0x4a00>  // b.lo, b.ul, b.last
  406c78:	mov	w23, wzr
  406c7c:	mov	w8, #0x1                   	// #1
  406c80:	cmp	w23, #0x7
  406c84:	b.eq	406dd4 <__fxstatat@plt+0x4b14>  // b.none
  406c88:	mul	x8, x8, x22
  406c8c:	cmp	x8, x21
  406c90:	add	w23, w23, #0x1
  406c94:	b.cc	406c80 <__fxstatat@plt+0x49c0>  // b.lo, b.ul, b.last
  406c98:	b	406cc4 <__fxstatat@plt+0x4a04>
  406c9c:	str	x27, [sp, #32]
  406ca0:	mov	w9, wzr
  406ca4:	mov	w8, wzr
  406ca8:	mul	x27, x10, x28
  406cac:	tbnz	w19, #4, 406a84 <__fxstatat@plt+0x47c4>
  406cb0:	mov	w23, #0xffffffff            	// #-1
  406cb4:	mov	x28, x24
  406cb8:	cbnz	w25, 406e18 <__fxstatat@plt+0x4b58>
  406cbc:	b	406e64 <__fxstatat@plt+0x4ba4>
  406cc0:	mov	w23, wzr
  406cc4:	and	w8, w19, #0x100
  406cc8:	tbz	w19, #6, 406ce0 <__fxstatat@plt+0x4a20>
  406ccc:	orr	w9, w23, w8
  406cd0:	cbz	w9, 406ce0 <__fxstatat@plt+0x4a20>
  406cd4:	add	x24, x20, #0x288
  406cd8:	mov	w9, #0x20                  	// #32
  406cdc:	strb	w9, [x20, #647]
  406ce0:	cbz	w23, 406d08 <__fxstatat@plt+0x4a48>
  406ce4:	tbnz	w19, #5, 406cf8 <__fxstatat@plt+0x4a38>
  406ce8:	cmp	w23, #0x1
  406cec:	b.ne	406cf8 <__fxstatat@plt+0x4a38>  // b.any
  406cf0:	mov	w9, #0x6b                  	// #107
  406cf4:	b	406d04 <__fxstatat@plt+0x4a44>
  406cf8:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  406cfc:	add	x9, x9, #0x5f8
  406d00:	ldrb	w9, [x9, w23, sxtw]
  406d04:	strb	w9, [x24], #1
  406d08:	cbz	w8, 406d24 <__fxstatat@plt+0x4a64>
  406d0c:	tbz	w19, #5, 406d1c <__fxstatat@plt+0x4a5c>
  406d10:	cbz	w23, 406d1c <__fxstatat@plt+0x4a5c>
  406d14:	mov	w8, #0x69                  	// #105
  406d18:	strb	w8, [x24], #1
  406d1c:	mov	w8, #0x42                  	// #66
  406d20:	strb	w8, [x24], #1
  406d24:	strb	wzr, [x24]
  406d28:	mov	x0, x25
  406d2c:	ldp	x20, x19, [sp, #144]
  406d30:	ldp	x22, x21, [sp, #128]
  406d34:	ldp	x24, x23, [sp, #112]
  406d38:	ldp	x26, x25, [sp, #96]
  406d3c:	ldp	x28, x27, [sp, #80]
  406d40:	ldp	x29, x30, [sp, #64]
  406d44:	add	sp, sp, #0xa0
  406d48:	ret
  406d4c:	mov	w12, wzr
  406d50:	mov	w10, #0xa                   	// #10
  406d54:	mov	w11, #0x2                   	// #2
  406d58:	mov	x13, x27
  406d5c:	udiv	x27, x27, x22
  406d60:	msub	w13, w27, w22, w13
  406d64:	madd	w13, w13, w10, w8
  406d68:	udiv	w8, w13, w22
  406d6c:	msub	w13, w8, w22, w13
  406d70:	lsl	w13, w13, #1
  406d74:	add	w13, w13, w9, asr #1
  406d78:	cmp	w13, w22
  406d7c:	b.cs	406d8c <__fxstatat@plt+0x4acc>  // b.hs, b.nlast
  406d80:	cmn	w13, w9
  406d84:	cset	w9, ne  // ne = any
  406d88:	b	406d98 <__fxstatat@plt+0x4ad8>
  406d8c:	add	w9, w13, w9
  406d90:	cmp	w22, w9
  406d94:	cinc	w9, w11, cc  // cc = lo, ul, last
  406d98:	cmp	w12, #0x6
  406d9c:	add	w23, w12, #0x1
  406da0:	b.hi	406db0 <__fxstatat@plt+0x4af0>  // b.pmore
  406da4:	cmp	x27, x22
  406da8:	mov	w12, w23
  406dac:	b.cs	406d58 <__fxstatat@plt+0x4a98>  // b.hs, b.nlast
  406db0:	cmp	x27, #0x9
  406db4:	b.hi	406e10 <__fxstatat@plt+0x4b50>  // b.pmore
  406db8:	cmp	w25, #0x1
  406dbc:	b.ne	406de4 <__fxstatat@plt+0x4b24>  // b.any
  406dc0:	and	w10, w8, #0x1
  406dc4:	add	w10, w9, w10
  406dc8:	cmp	w10, #0x2
  406dcc:	b.hi	406dec <__fxstatat@plt+0x4b2c>  // b.pmore
  406dd0:	b	406e00 <__fxstatat@plt+0x4b40>
  406dd4:	mov	w23, #0x8                   	// #8
  406dd8:	and	w8, w19, #0x100
  406ddc:	tbnz	w19, #6, 406ccc <__fxstatat@plt+0x4a0c>
  406de0:	b	406ce0 <__fxstatat@plt+0x4a20>
  406de4:	cbnz	w25, 406e00 <__fxstatat@plt+0x4b40>
  406de8:	cbz	w9, 406e00 <__fxstatat@plt+0x4b40>
  406dec:	add	w10, w8, #0x1
  406df0:	cmp	w10, #0xa
  406df4:	mov	w9, wzr
  406df8:	csinc	w8, wzr, w8, eq  // eq = none
  406dfc:	cinc	x27, x27, eq  // eq = none
  406e00:	cmp	x27, #0x9
  406e04:	b.hi	406e10 <__fxstatat@plt+0x4b50>  // b.pmore
  406e08:	tbz	w19, #3, 406e38 <__fxstatat@plt+0x4b78>
  406e0c:	cbnz	w8, 406e38 <__fxstatat@plt+0x4b78>
  406e10:	mov	x28, x24
  406e14:	cbz	w25, 406e64 <__fxstatat@plt+0x4ba4>
  406e18:	cmp	w25, #0x1
  406e1c:	b.ne	406eb0 <__fxstatat@plt+0x4bf0>  // b.any
  406e20:	and	x10, x27, #0x1
  406e24:	cmn	x10, w9, sxtw
  406e28:	cinc	w8, w8, ne  // ne = any
  406e2c:	cmp	w8, #0x5
  406e30:	b.gt	406e70 <__fxstatat@plt+0x4bb0>
  406e34:	b	406eb0 <__fxstatat@plt+0x4bf0>
  406e38:	ldur	x1, [x29, #-16]
  406e3c:	add	x9, x20, #0x286
  406e40:	sub	x28, x9, x26
  406e44:	add	w8, w8, #0x30
  406e48:	mov	x0, x28
  406e4c:	mov	x2, x26
  406e50:	strb	w8, [x20, #646]
  406e54:	bl	401d40 <memcpy@plt>
  406e58:	mov	w9, wzr
  406e5c:	mov	w8, wzr
  406e60:	cbnz	w25, 406e18 <__fxstatat@plt+0x4b58>
  406e64:	add	w8, w8, w9
  406e68:	cmp	w8, #0x1
  406e6c:	b.lt	406eb0 <__fxstatat@plt+0x4bf0>  // b.tstop
  406e70:	cmp	w23, #0x7
  406e74:	add	x27, x27, #0x1
  406e78:	b.gt	406eb0 <__fxstatat@plt+0x4bf0>
  406e7c:	tbz	w19, #4, 406eb0 <__fxstatat@plt+0x4bf0>
  406e80:	cmp	x27, x22
  406e84:	b.ne	406eb0 <__fxstatat@plt+0x4bf0>  // b.any
  406e88:	add	w23, w23, #0x1
  406e8c:	tbnz	w19, #3, 406eac <__fxstatat@plt+0x4bec>
  406e90:	mov	w8, #0x30                  	// #48
  406e94:	ldur	x1, [x29, #-16]
  406e98:	strb	w8, [x28, #-1]!
  406e9c:	sub	x28, x28, x26
  406ea0:	mov	x0, x28
  406ea4:	mov	x2, x26
  406ea8:	bl	401d40 <memcpy@plt>
  406eac:	mov	w27, #0x1                   	// #1
  406eb0:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406eb4:	movk	x8, #0xcccd
  406eb8:	mov	w9, #0xa                   	// #10
  406ebc:	mov	x25, x28
  406ec0:	umulh	x10, x27, x8
  406ec4:	lsr	x10, x10, #3
  406ec8:	msub	w11, w10, w9, w27
  406ecc:	orr	w11, w11, #0x30
  406ed0:	cmp	x27, #0x9
  406ed4:	strb	w11, [x25, #-1]!
  406ed8:	mov	x27, x10
  406edc:	b.hi	406ec0 <__fxstatat@plt+0x4c00>  // b.pmore
  406ee0:	ldr	x27, [sp, #32]
  406ee4:	tbnz	w19, #2, 406c50 <__fxstatat@plt+0x4990>
  406ee8:	b	406c68 <__fxstatat@plt+0x49a8>
  406eec:	sub	sp, sp, #0x30
  406ef0:	cmp	w0, #0x1
  406ef4:	stp	x29, x30, [sp, #16]
  406ef8:	stp	x20, x19, [sp, #32]
  406efc:	add	x29, sp, #0x10
  406f00:	b.eq	406f5c <__fxstatat@plt+0x4c9c>  // b.none
  406f04:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  406f08:	ldr	q1, [x8, #1472]
  406f0c:	mov	w19, w0
  406f10:	str	q0, [sp]
  406f14:	bl	40c490 <__fxstatat@plt+0xa1d0>
  406f18:	cmp	w0, #0x0
  406f1c:	b.ge	406f58 <__fxstatat@plt+0x4c98>  // b.tcont
  406f20:	ldr	q0, [sp]
  406f24:	bl	40ce20 <__fxstatat@plt+0xab60>
  406f28:	cmp	w19, #0x0
  406f2c:	mov	x20, x0
  406f30:	cset	w19, eq  // eq = none
  406f34:	bl	40cf40 <__fxstatat@plt+0xac80>
  406f38:	ldr	q1, [sp]
  406f3c:	bl	40c388 <__fxstatat@plt+0xa0c8>
  406f40:	cmp	w0, #0x0
  406f44:	cset	w8, ne  // ne = any
  406f48:	and	w8, w19, w8
  406f4c:	add	x0, x8, x20
  406f50:	bl	40cf40 <__fxstatat@plt+0xac80>
  406f54:	b	406f5c <__fxstatat@plt+0x4c9c>
  406f58:	ldr	q0, [sp]
  406f5c:	ldp	x20, x19, [sp, #32]
  406f60:	ldp	x29, x30, [sp, #16]
  406f64:	add	sp, sp, #0x30
  406f68:	ret
  406f6c:	sub	sp, sp, #0x90
  406f70:	stp	x24, x23, [sp, #96]
  406f74:	mov	x23, x0
  406f78:	mov	x0, x3
  406f7c:	stp	x29, x30, [sp, #48]
  406f80:	str	x27, [sp, #64]
  406f84:	stp	x26, x25, [sp, #80]
  406f88:	stp	x22, x21, [sp, #112]
  406f8c:	stp	x20, x19, [sp, #128]
  406f90:	add	x29, sp, #0x30
  406f94:	mov	x19, x3
  406f98:	mov	x20, x2
  406f9c:	mov	x21, x1
  406fa0:	bl	401d80 <strlen@plt>
  406fa4:	mov	x22, x0
  406fa8:	add	x0, sp, #0x4
  406fac:	mov	w3, #0x29                  	// #41
  406fb0:	mov	x1, x23
  406fb4:	mov	x2, x21
  406fb8:	add	x26, sp, #0x4
  406fbc:	bl	401e90 <__memcpy_chk@plt>
  406fc0:	add	x23, x23, x21
  406fc4:	neg	x27, x22
  406fc8:	mov	x24, #0xffffffffffffffff    	// #-1
  406fcc:	b	406fec <__fxstatat@plt+0x4d2c>
  406fd0:	add	x23, x23, x27
  406fd4:	mov	x0, x23
  406fd8:	mov	x1, x19
  406fdc:	mov	x2, x22
  406fe0:	bl	401d40 <memcpy@plt>
  406fe4:	mov	w8, #0x1                   	// #1
  406fe8:	tbz	w8, #0, 407038 <__fxstatat@plt+0x4d78>
  406fec:	mov	x8, x20
  406ff0:	ldrb	w9, [x8], #1
  406ff4:	cmp	w9, #0xff
  406ff8:	csel	x10, x21, x9, eq  // eq = none
  406ffc:	cmp	w9, #0x0
  407000:	csel	x9, x24, x10, eq  // eq = none
  407004:	csel	x20, x20, x8, eq  // eq = none
  407008:	cmp	x21, x9
  40700c:	csel	x24, x21, x9, cc  // cc = lo, ul, last
  407010:	sub	x23, x23, x24
  407014:	sub	x21, x21, x24
  407018:	add	x1, x26, x21
  40701c:	mov	x0, x23
  407020:	mov	x2, x24
  407024:	bl	401d40 <memcpy@plt>
  407028:	cbnz	x21, 406fd0 <__fxstatat@plt+0x4d10>
  40702c:	mov	w8, wzr
  407030:	mov	x25, x23
  407034:	tbnz	w8, #0, 406fec <__fxstatat@plt+0x4d2c>
  407038:	mov	x0, x25
  40703c:	ldp	x20, x19, [sp, #128]
  407040:	ldp	x22, x21, [sp, #112]
  407044:	ldp	x24, x23, [sp, #96]
  407048:	ldp	x26, x25, [sp, #80]
  40704c:	ldr	x27, [sp, #64]
  407050:	ldp	x29, x30, [sp, #48]
  407054:	add	sp, sp, #0x90
  407058:	ret
  40705c:	stp	x29, x30, [sp, #-32]!
  407060:	str	x19, [sp, #16]
  407064:	mov	x19, x2
  407068:	mov	x2, x1
  40706c:	mov	x1, x19
  407070:	mov	x29, sp
  407074:	bl	407098 <__fxstatat@plt+0x4dd8>
  407078:	ldr	x8, [x19]
  40707c:	cbnz	x8, 40708c <__fxstatat@plt+0x4dcc>
  407080:	bl	4071ec <__fxstatat@plt+0x4f2c>
  407084:	str	x0, [x19]
  407088:	mov	w0, #0x4                   	// #4
  40708c:	ldr	x19, [sp, #16]
  407090:	ldp	x29, x30, [sp], #32
  407094:	ret
  407098:	stp	x29, x30, [sp, #-64]!
  40709c:	stp	x20, x19, [sp, #48]
  4070a0:	mov	x19, x2
  4070a4:	mov	x20, x1
  4070a8:	str	x23, [sp, #16]
  4070ac:	stp	x22, x21, [sp, #32]
  4070b0:	mov	x29, sp
  4070b4:	cbnz	x0, 4070d8 <__fxstatat@plt+0x4e18>
  4070b8:	adrp	x0, 40d000 <__fxstatat@plt+0xad40>
  4070bc:	add	x0, x0, #0xcfc
  4070c0:	bl	402290 <getenv@plt>
  4070c4:	cbnz	x0, 4070d8 <__fxstatat@plt+0x4e18>
  4070c8:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  4070cc:	add	x0, x0, #0x5dc
  4070d0:	bl	402290 <getenv@plt>
  4070d4:	cbz	x0, 40718c <__fxstatat@plt+0x4ecc>
  4070d8:	mov	x8, x0
  4070dc:	ldrb	w9, [x8], #1
  4070e0:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  4070e4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4070e8:	add	x22, x22, #0x620
  4070ec:	cmp	w9, #0x27
  4070f0:	csel	x21, x8, x0, eq  // eq = none
  4070f4:	cset	w9, eq  // eq = none
  4070f8:	add	x1, x1, #0x608
  4070fc:	mov	w3, #0x4                   	// #4
  407100:	mov	x0, x21
  407104:	mov	x2, x22
  407108:	lsl	w23, w9, #2
  40710c:	bl	40af80 <__fxstatat@plt+0x8cc0>
  407110:	tbnz	w0, #31, 40712c <__fxstatat@plt+0x4e6c>
  407114:	sbfiz	x8, x0, #2, #32
  407118:	ldr	w8, [x22, x8]
  40711c:	mov	w0, #0x1                   	// #1
  407120:	str	x0, [x20]
  407124:	orr	w23, w8, w23
  407128:	b	4071d0 <__fxstatat@plt+0x4f10>
  40712c:	adrp	x4, 40e000 <__fxstatat@plt+0xbd40>
  407130:	add	x4, x4, #0x5e6
  407134:	add	x1, x29, #0x18
  407138:	mov	x0, x21
  40713c:	mov	w2, wzr
  407140:	mov	x3, x20
  407144:	bl	409dc8 <__fxstatat@plt+0x7b08>
  407148:	cbz	w0, 40715c <__fxstatat@plt+0x4e9c>
  40714c:	mov	w8, wzr
  407150:	str	wzr, [x19]
  407154:	tbnz	w8, #0, 4071d0 <__fxstatat@plt+0x4f10>
  407158:	b	4071d8 <__fxstatat@plt+0x4f18>
  40715c:	ldrb	w8, [x21]
  407160:	sub	w8, w8, #0x30
  407164:	cmp	w8, #0xa
  407168:	b.cc	4071c8 <__fxstatat@plt+0x4f08>  // b.lo, b.ul, b.last
  40716c:	ldr	x8, [x29, #24]
  407170:	cmp	x8, x21
  407174:	b.eq	40719c <__fxstatat@plt+0x4edc>  // b.none
  407178:	ldrb	w9, [x21, #1]!
  40717c:	sub	w9, w9, #0x30
  407180:	cmp	w9, #0xa
  407184:	b.cs	407170 <__fxstatat@plt+0x4eb0>  // b.hs, b.nlast
  407188:	b	4071c8 <__fxstatat@plt+0x4f08>
  40718c:	bl	4071ec <__fxstatat@plt+0x4f2c>
  407190:	mov	w23, wzr
  407194:	str	x0, [x20]
  407198:	b	4071d0 <__fxstatat@plt+0x4f10>
  40719c:	ldurb	w9, [x8, #-1]
  4071a0:	mov	w10, #0x80                  	// #128
  4071a4:	cmp	w9, #0x42
  4071a8:	mov	w9, #0x180                 	// #384
  4071ac:	csel	w9, w9, w10, eq  // eq = none
  4071b0:	orr	w23, w9, w23
  4071b4:	b.ne	4071c4 <__fxstatat@plt+0x4f04>  // b.any
  4071b8:	ldurb	w8, [x8, #-2]
  4071bc:	cmp	w8, #0x69
  4071c0:	b.ne	4071c8 <__fxstatat@plt+0x4f08>  // b.any
  4071c4:	orr	w23, w23, #0x20
  4071c8:	mov	w8, #0x1                   	// #1
  4071cc:	tbz	w8, #0, 4071d8 <__fxstatat@plt+0x4f18>
  4071d0:	mov	w0, wzr
  4071d4:	str	w23, [x19]
  4071d8:	ldp	x20, x19, [sp, #48]
  4071dc:	ldp	x22, x21, [sp, #32]
  4071e0:	ldr	x23, [sp, #16]
  4071e4:	ldp	x29, x30, [sp], #64
  4071e8:	ret
  4071ec:	stp	x29, x30, [sp, #-16]!
  4071f0:	adrp	x0, 40d000 <__fxstatat@plt+0xad40>
  4071f4:	add	x0, x0, #0xce9
  4071f8:	mov	x29, sp
  4071fc:	bl	402290 <getenv@plt>
  407200:	cmp	x0, #0x0
  407204:	mov	w8, #0x200                 	// #512
  407208:	mov	w9, #0x400                 	// #1024
  40720c:	csel	x0, x9, x8, eq  // eq = none
  407210:	ldp	x29, x30, [sp], #16
  407214:	ret
  407218:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  40721c:	movk	x8, #0xcccd
  407220:	strb	wzr, [x1, #20]!
  407224:	mov	w9, #0xa                   	// #10
  407228:	umulh	x10, x0, x8
  40722c:	lsr	x10, x10, #3
  407230:	msub	w11, w10, w9, w0
  407234:	orr	w11, w11, #0x30
  407238:	cmp	x0, #0x9
  40723c:	strb	w11, [x1, #-1]!
  407240:	mov	x0, x10
  407244:	b.hi	407228 <__fxstatat@plt+0x4f68>  // b.pmore
  407248:	mov	x0, x1
  40724c:	ret
  407250:	sub	sp, sp, #0x70
  407254:	stp	x29, x30, [sp, #16]
  407258:	stp	x28, x27, [sp, #32]
  40725c:	stp	x26, x25, [sp, #48]
  407260:	stp	x24, x23, [sp, #64]
  407264:	stp	x22, x21, [sp, #80]
  407268:	stp	x20, x19, [sp, #96]
  40726c:	add	x29, sp, #0x10
  407270:	mov	w22, w5
  407274:	mov	w24, w4
  407278:	mov	x25, x3
  40727c:	mov	x27, x2
  407280:	mov	x19, x1
  407284:	mov	x23, x0
  407288:	bl	401d80 <strlen@plt>
  40728c:	mov	x26, x0
  407290:	stp	x19, x27, [sp]
  407294:	tbnz	w22, #1, 407314 <__fxstatat@plt+0x5054>
  407298:	bl	402110 <__ctype_get_mb_cur_max@plt>
  40729c:	cmp	x0, #0x2
  4072a0:	b.cc	407314 <__fxstatat@plt+0x5054>  // b.lo, b.ul, b.last
  4072a4:	mov	x0, xzr
  4072a8:	mov	x1, x23
  4072ac:	mov	x2, xzr
  4072b0:	bl	401da0 <mbstowcs@plt>
  4072b4:	cmn	x0, #0x1
  4072b8:	b.eq	40747c <__fxstatat@plt+0x51bc>  // b.none
  4072bc:	add	x21, x0, #0x1
  4072c0:	mov	x20, x0
  4072c4:	lsl	x0, x21, #2
  4072c8:	bl	401ed0 <malloc@plt>
  4072cc:	mov	x19, x0
  4072d0:	cbz	x0, 407480 <__fxstatat@plt+0x51c0>
  4072d4:	mov	x0, x19
  4072d8:	mov	x1, x23
  4072dc:	mov	x2, x21
  4072e0:	bl	401da0 <mbstowcs@plt>
  4072e4:	cbz	x0, 407494 <__fxstatat@plt+0x51d4>
  4072e8:	mov	x0, x19
  4072ec:	str	wzr, [x19, x20, lsl #2]
  4072f0:	bl	4074c8 <__fxstatat@plt+0x5208>
  4072f4:	mov	w20, w0
  4072f8:	mov	x0, x19
  4072fc:	mov	x1, x21
  407300:	bl	401f00 <wcswidth@plt>
  407304:	mov	w9, wzr
  407308:	sxtw	x28, w0
  40730c:	mov	w8, #0x1                   	// #1
  407310:	b	4074a4 <__fxstatat@plt+0x51e4>
  407314:	mov	x19, xzr
  407318:	mov	w20, wzr
  40731c:	mov	w8, wzr
  407320:	mov	x28, x26
  407324:	cbz	w8, 407390 <__fxstatat@plt+0x50d0>
  407328:	tbnz	w20, #0, 407340 <__fxstatat@plt+0x5080>
  40732c:	ldr	x8, [x25]
  407330:	cmp	x28, x8
  407334:	b.ls	407390 <__fxstatat@plt+0x50d0>  // b.plast
  407338:	mov	x0, x26
  40733c:	tbz	w20, #0, 407350 <__fxstatat@plt+0x5090>
  407340:	mov	x0, xzr
  407344:	mov	x1, x19
  407348:	mov	x2, xzr
  40734c:	bl	4021c0 <wcstombs@plt>
  407350:	add	x20, x0, #0x1
  407354:	mov	x0, x20
  407358:	bl	401ed0 <malloc@plt>
  40735c:	mov	x27, x0
  407360:	cbz	x0, 407474 <__fxstatat@plt+0x51b4>
  407364:	ldr	x1, [x25]
  407368:	mov	x0, x19
  40736c:	bl	407528 <__fxstatat@plt+0x5268>
  407370:	mov	x28, x0
  407374:	mov	x0, x27
  407378:	mov	x1, x19
  40737c:	mov	x2, x20
  407380:	bl	4021c0 <wcstombs@plt>
  407384:	mov	x26, x0
  407388:	mov	x23, x27
  40738c:	b	407394 <__fxstatat@plt+0x50d4>
  407390:	mov	x27, xzr
  407394:	ldr	x8, [x25]
  407398:	cmp	x28, x8
  40739c:	csel	x9, x8, x28, hi  // hi = pmore
  4073a0:	csel	x26, x8, x26, hi  // hi = pmore
  4073a4:	cmp	x8, x28
  4073a8:	sub	x8, x8, x9
  4073ac:	csel	x8, x8, xzr, hi  // hi = pmore
  4073b0:	str	x9, [x25]
  4073b4:	cbz	w24, 4073d0 <__fxstatat@plt+0x5110>
  4073b8:	ldr	x10, [sp, #8]
  4073bc:	cmp	w24, #0x1
  4073c0:	b.ne	4073dc <__fxstatat@plt+0x511c>  // b.any
  4073c4:	mov	x9, x8
  4073c8:	mov	x8, xzr
  4073cc:	b	4073e8 <__fxstatat@plt+0x5128>
  4073d0:	ldr	x10, [sp, #8]
  4073d4:	mov	x9, xzr
  4073d8:	b	4073e8 <__fxstatat@plt+0x5128>
  4073dc:	and	x9, x8, #0x1
  4073e0:	lsr	x8, x8, #1
  4073e4:	add	x9, x8, x9
  4073e8:	tst	w22, #0x4
  4073ec:	csel	x20, x9, xzr, eq  // eq = none
  4073f0:	tst	w22, #0x8
  4073f4:	csel	x22, x8, xzr, eq  // eq = none
  4073f8:	cbz	x10, 407438 <__fxstatat@plt+0x5178>
  4073fc:	ldr	x0, [sp]
  407400:	mov	x2, x20
  407404:	add	x8, x0, x10
  407408:	sub	x21, x8, #0x1
  40740c:	mov	x1, x21
  407410:	bl	4075a4 <__fxstatat@plt+0x52e4>
  407414:	sub	x8, x21, x0
  407418:	cmp	x26, x8
  40741c:	csel	x2, x26, x8, cc  // cc = lo, ul, last
  407420:	mov	x3, #0xffffffffffffffff    	// #-1
  407424:	mov	x1, x23
  407428:	bl	4021d0 <__mempcpy_chk@plt>
  40742c:	mov	x1, x21
  407430:	mov	x2, x22
  407434:	bl	4075a4 <__fxstatat@plt+0x52e4>
  407438:	add	x8, x20, x26
  40743c:	add	x21, x8, x22
  407440:	mov	x0, x19
  407444:	bl	4020f0 <free@plt>
  407448:	mov	x0, x27
  40744c:	bl	4020f0 <free@plt>
  407450:	mov	x0, x21
  407454:	ldp	x20, x19, [sp, #96]
  407458:	ldp	x22, x21, [sp, #80]
  40745c:	ldp	x24, x23, [sp, #64]
  407460:	ldp	x26, x25, [sp, #48]
  407464:	ldp	x28, x27, [sp, #32]
  407468:	ldp	x29, x30, [sp, #16]
  40746c:	add	sp, sp, #0x70
  407470:	ret
  407474:	tbnz	w22, #0, 407394 <__fxstatat@plt+0x50d4>
  407478:	b	4074c0 <__fxstatat@plt+0x5200>
  40747c:	mov	x19, xzr
  407480:	and	w9, w22, #0x1
  407484:	mov	w20, wzr
  407488:	mov	w8, wzr
  40748c:	eor	w9, w9, #0x3
  407490:	b	4074a0 <__fxstatat@plt+0x51e0>
  407494:	mov	w20, wzr
  407498:	mov	w8, wzr
  40749c:	mov	w9, wzr
  4074a0:	mov	x28, x26
  4074a4:	cmp	w9, #0x3
  4074a8:	mov	x27, xzr
  4074ac:	b.eq	4074c0 <__fxstatat@plt+0x5200>  // b.none
  4074b0:	cmp	w9, #0x2
  4074b4:	b.eq	407394 <__fxstatat@plt+0x50d4>  // b.none
  4074b8:	cbz	w9, 407324 <__fxstatat@plt+0x5064>
  4074bc:	b	407450 <__fxstatat@plt+0x5190>
  4074c0:	mov	x21, #0xffffffffffffffff    	// #-1
  4074c4:	b	407440 <__fxstatat@plt+0x5180>
  4074c8:	stp	x29, x30, [sp, #-48]!
  4074cc:	stp	x20, x19, [sp, #32]
  4074d0:	mov	x8, x0
  4074d4:	ldr	w0, [x0]
  4074d8:	str	x21, [sp, #16]
  4074dc:	mov	x29, sp
  4074e0:	cbz	w0, 407510 <__fxstatat@plt+0x5250>
  4074e4:	mov	w19, wzr
  4074e8:	add	x20, x8, #0x4
  4074ec:	mov	w21, #0xfffd                	// #65533
  4074f0:	b	4074fc <__fxstatat@plt+0x523c>
  4074f4:	ldr	w0, [x20], #4
  4074f8:	cbz	w0, 407514 <__fxstatat@plt+0x5254>
  4074fc:	bl	402240 <iswprint@plt>
  407500:	cbnz	w0, 4074f4 <__fxstatat@plt+0x5234>
  407504:	mov	w19, #0x1                   	// #1
  407508:	stur	w21, [x20, #-4]
  40750c:	b	4074f4 <__fxstatat@plt+0x5234>
  407510:	mov	w19, wzr
  407514:	and	w0, w19, #0x1
  407518:	ldp	x20, x19, [sp, #32]
  40751c:	ldr	x21, [sp, #16]
  407520:	ldp	x29, x30, [sp], #48
  407524:	ret
  407528:	stp	x29, x30, [sp, #-48]!
  40752c:	stp	x22, x21, [sp, #16]
  407530:	stp	x20, x19, [sp, #32]
  407534:	mov	x19, x0
  407538:	ldr	w0, [x0]
  40753c:	mov	x29, sp
  407540:	cbz	w0, 407580 <__fxstatat@plt+0x52c0>
  407544:	mov	x20, x1
  407548:	mov	x22, xzr
  40754c:	mov	w21, #0xfffd                	// #65533
  407550:	bl	401ee0 <wcwidth@plt>
  407554:	cmn	w0, #0x1
  407558:	b.ne	407564 <__fxstatat@plt+0x52a4>  // b.any
  40755c:	mov	w0, #0x1                   	// #1
  407560:	str	w21, [x19]
  407564:	add	x8, x22, w0, sxtw
  407568:	cmp	x8, x20
  40756c:	b.hi	407588 <__fxstatat@plt+0x52c8>  // b.pmore
  407570:	ldr	w0, [x19, #4]!
  407574:	mov	x22, x8
  407578:	cbnz	w0, 407550 <__fxstatat@plt+0x5290>
  40757c:	b	40758c <__fxstatat@plt+0x52cc>
  407580:	mov	x8, xzr
  407584:	b	40758c <__fxstatat@plt+0x52cc>
  407588:	mov	x8, x22
  40758c:	str	wzr, [x19]
  407590:	ldp	x20, x19, [sp, #32]
  407594:	ldp	x22, x21, [sp, #16]
  407598:	mov	x0, x8
  40759c:	ldp	x29, x30, [sp], #48
  4075a0:	ret
  4075a4:	stp	x29, x30, [sp, #-48]!
  4075a8:	stp	x20, x19, [sp, #32]
  4075ac:	mov	x19, x0
  4075b0:	cmp	x0, x1
  4075b4:	str	x21, [sp, #16]
  4075b8:	mov	x29, sp
  4075bc:	b.cs	407604 <__fxstatat@plt+0x5344>  // b.hs, b.nlast
  4075c0:	cbz	x2, 407604 <__fxstatat@plt+0x5344>
  4075c4:	mvn	x8, x19
  4075c8:	add	x8, x1, x8
  4075cc:	sub	x21, x2, #0x1
  4075d0:	cmp	x21, x8
  4075d4:	csel	x8, x8, x21, hi  // hi = pmore
  4075d8:	mov	x20, x1
  4075dc:	add	x2, x8, #0x1
  4075e0:	mov	w1, #0x20                  	// #32
  4075e4:	mov	x0, x19
  4075e8:	bl	401f60 <memset@plt>
  4075ec:	add	x19, x19, #0x1
  4075f0:	subs	x21, x21, #0x1
  4075f4:	cset	w8, cs  // cs = hs, nlast
  4075f8:	cmp	x19, x20
  4075fc:	b.cs	407604 <__fxstatat@plt+0x5344>  // b.hs, b.nlast
  407600:	tbnz	w8, #0, 4075ec <__fxstatat@plt+0x532c>
  407604:	strb	wzr, [x19]
  407608:	mov	x0, x19
  40760c:	ldp	x20, x19, [sp, #32]
  407610:	ldr	x21, [sp, #16]
  407614:	ldp	x29, x30, [sp], #48
  407618:	ret
  40761c:	stp	x29, x30, [sp, #-96]!
  407620:	stp	x26, x25, [sp, #32]
  407624:	stp	x24, x23, [sp, #48]
  407628:	stp	x22, x21, [sp, #64]
  40762c:	stp	x20, x19, [sp, #80]
  407630:	str	x27, [sp, #16]
  407634:	ldr	x27, [x1]
  407638:	mov	w19, w3
  40763c:	mov	w20, w2
  407640:	mov	x21, x1
  407644:	mov	x22, x0
  407648:	mov	x26, xzr
  40764c:	mov	x24, x27
  407650:	mov	x23, x27
  407654:	mov	x29, sp
  407658:	b	407678 <__fxstatat@plt+0x53b8>
  40765c:	mov	x26, x25
  407660:	mov	x0, x26
  407664:	bl	4020f0 <free@plt>
  407668:	mov	x25, xzr
  40766c:	mov	w8, wzr
  407670:	mov	x26, x25
  407674:	tbz	w8, #0, 4076d8 <__fxstatat@plt+0x5418>
  407678:	cmp	x24, x23
  40767c:	b.cc	4076d4 <__fxstatat@plt+0x5414>  // b.lo, b.ul, b.last
  407680:	add	x23, x24, #0x1
  407684:	mov	x0, x26
  407688:	mov	x1, x23
  40768c:	bl	401fc0 <realloc@plt>
  407690:	cbz	x0, 407660 <__fxstatat@plt+0x53a0>
  407694:	mov	x25, x0
  407698:	mov	x0, x22
  40769c:	mov	x1, x25
  4076a0:	mov	x2, x23
  4076a4:	mov	x3, x21
  4076a8:	mov	w4, w20
  4076ac:	mov	w5, w19
  4076b0:	str	x27, [x21]
  4076b4:	bl	407250 <__fxstatat@plt+0x4f90>
  4076b8:	mov	x24, x0
  4076bc:	cmn	x0, #0x1
  4076c0:	b.eq	40765c <__fxstatat@plt+0x539c>  // b.none
  4076c4:	mov	w8, #0x1                   	// #1
  4076c8:	mov	x26, x25
  4076cc:	tbnz	w8, #0, 407678 <__fxstatat@plt+0x53b8>
  4076d0:	b	4076d8 <__fxstatat@plt+0x5418>
  4076d4:	mov	x25, x26
  4076d8:	mov	x0, x25
  4076dc:	ldp	x20, x19, [sp, #80]
  4076e0:	ldp	x22, x21, [sp, #64]
  4076e4:	ldp	x24, x23, [sp, #48]
  4076e8:	ldp	x26, x25, [sp, #32]
  4076ec:	ldr	x27, [sp, #16]
  4076f0:	ldp	x29, x30, [sp], #96
  4076f4:	ret
  4076f8:	stp	x29, x30, [sp, #-32]!
  4076fc:	stp	x20, x19, [sp, #16]
  407700:	mov	x29, sp
  407704:	mov	w19, w1
  407708:	mov	x20, x0
  40770c:	bl	401d80 <strlen@plt>
  407710:	mov	x1, x0
  407714:	mov	x0, x20
  407718:	mov	w2, w19
  40771c:	bl	40772c <__fxstatat@plt+0x546c>
  407720:	ldp	x20, x19, [sp, #16]
  407724:	ldp	x29, x30, [sp], #32
  407728:	ret
  40772c:	sub	sp, sp, #0x70
  407730:	stp	x29, x30, [sp, #16]
  407734:	stp	x28, x27, [sp, #32]
  407738:	stp	x26, x25, [sp, #48]
  40773c:	stp	x24, x23, [sp, #64]
  407740:	stp	x22, x21, [sp, #80]
  407744:	stp	x20, x19, [sp, #96]
  407748:	add	x29, sp, #0x10
  40774c:	mov	w20, w2
  407750:	mov	x19, x1
  407754:	mov	x21, x0
  407758:	add	x23, x0, x1
  40775c:	bl	402110 <__ctype_get_mb_cur_max@plt>
  407760:	cmp	x0, #0x1
  407764:	b.ls	4078d0 <__fxstatat@plt+0x5610>  // b.plast
  407768:	cmp	x19, #0x1
  40776c:	b.lt	407924 <__fxstatat@plt+0x5664>  // b.tstop
  407770:	and	w24, w20, #0x1
  407774:	tst	w20, #0x1
  407778:	mov	w8, #0x5                   	// #5
  40777c:	adrp	x28, 40e000 <__fxstatat@plt+0xbd40>
  407780:	mov	w19, wzr
  407784:	mov	w25, #0x7fffffff            	// #2147483647
  407788:	eor	w26, w24, #0x1
  40778c:	csinc	w27, w8, wzr, eq  // eq = none
  407790:	add	x28, x28, #0x628
  407794:	ldrb	w8, [x21]
  407798:	sub	w8, w8, #0x20
  40779c:	cmp	w8, #0x5e
  4077a0:	b.hi	4077c8 <__fxstatat@plt+0x5508>  // b.pmore
  4077a4:	adr	x9, 4077b4 <__fxstatat@plt+0x54f4>
  4077a8:	ldrb	w10, [x28, x8]
  4077ac:	add	x9, x9, x10, lsl #2
  4077b0:	br	x9
  4077b4:	add	x21, x21, #0x1
  4077b8:	add	w19, w19, #0x1
  4077bc:	cmp	x21, x23
  4077c0:	b.cc	407794 <__fxstatat@plt+0x54d4>  // b.lo, b.ul, b.last
  4077c4:	b	407930 <__fxstatat@plt+0x5670>
  4077c8:	str	xzr, [sp, #8]
  4077cc:	b	4077f0 <__fxstatat@plt+0x5530>
  4077d0:	cmp	w24, #0x0
  4077d4:	add	w19, w19, w26
  4077d8:	csel	x21, x23, x21, eq  // eq = none
  4077dc:	mov	w8, w27
  4077e0:	cbnz	w8, 4078b0 <__fxstatat@plt+0x55f0>
  4077e4:	add	x0, sp, #0x8
  4077e8:	bl	402040 <mbsinit@plt>
  4077ec:	cbnz	w0, 4078b8 <__fxstatat@plt+0x55f8>
  4077f0:	sub	x2, x23, x21
  4077f4:	add	x0, sp, #0x4
  4077f8:	add	x3, sp, #0x8
  4077fc:	mov	x1, x21
  407800:	bl	40a628 <__fxstatat@plt+0x8368>
  407804:	cmn	x0, #0x2
  407808:	b.eq	4077d0 <__fxstatat@plt+0x5510>  // b.none
  40780c:	mov	x22, x0
  407810:	cbz	x0, 407834 <__fxstatat@plt+0x5574>
  407814:	cmn	x22, #0x1
  407818:	b.ne	407838 <__fxstatat@plt+0x5578>  // b.any
  40781c:	tbnz	w20, #0, 407888 <__fxstatat@plt+0x55c8>
  407820:	add	x21, x21, #0x1
  407824:	add	w19, w19, #0x1
  407828:	mov	w8, #0x5                   	// #5
  40782c:	cbz	w8, 4077e4 <__fxstatat@plt+0x5524>
  407830:	b	4078b0 <__fxstatat@plt+0x55f0>
  407834:	mov	w22, #0x1                   	// #1
  407838:	ldr	w0, [sp, #4]
  40783c:	bl	401ee0 <wcwidth@plt>
  407840:	tbnz	w0, #31, 40785c <__fxstatat@plt+0x559c>
  407844:	sub	w8, w25, w19
  407848:	cmp	w0, w8
  40784c:	b.le	407894 <__fxstatat@plt+0x55d4>
  407850:	mov	w8, #0x7                   	// #7
  407854:	cbz	w8, 4077e4 <__fxstatat@plt+0x5524>
  407858:	b	4078b0 <__fxstatat@plt+0x55f0>
  40785c:	tbnz	w20, #1, 407888 <__fxstatat@plt+0x55c8>
  407860:	ldr	w0, [sp, #4]
  407864:	bl	401e10 <iswcntrl@plt>
  407868:	cbnz	w0, 407898 <__fxstatat@plt+0x55d8>
  40786c:	mov	w8, #0x7fffffff            	// #2147483647
  407870:	cmp	w19, w8
  407874:	b.ne	4078a8 <__fxstatat@plt+0x55e8>  // b.any
  407878:	mov	w8, #0x7                   	// #7
  40787c:	mov	w19, #0x7fffffff            	// #2147483647
  407880:	cbz	w8, 4077e4 <__fxstatat@plt+0x5524>
  407884:	b	4078b0 <__fxstatat@plt+0x55f0>
  407888:	mov	w8, #0x1                   	// #1
  40788c:	cbz	w8, 4077e4 <__fxstatat@plt+0x5524>
  407890:	b	4078b0 <__fxstatat@plt+0x55f0>
  407894:	add	w19, w0, w19
  407898:	mov	w8, wzr
  40789c:	add	x21, x21, x22
  4078a0:	cbz	w8, 4077e4 <__fxstatat@plt+0x5524>
  4078a4:	b	4078b0 <__fxstatat@plt+0x55f0>
  4078a8:	add	w19, w19, #0x1
  4078ac:	b	407898 <__fxstatat@plt+0x55d8>
  4078b0:	cmp	w8, #0x5
  4078b4:	b.ne	4078bc <__fxstatat@plt+0x55fc>  // b.any
  4078b8:	mov	w8, wzr
  4078bc:	cbz	w8, 4077bc <__fxstatat@plt+0x54fc>
  4078c0:	cmp	w8, #0x7
  4078c4:	b.ne	40792c <__fxstatat@plt+0x566c>  // b.any
  4078c8:	mov	w19, #0x7fffffff            	// #2147483647
  4078cc:	b	407930 <__fxstatat@plt+0x5670>
  4078d0:	mov	w19, wzr
  4078d4:	mov	w22, #0x7fffffff            	// #2147483647
  4078d8:	mov	w24, #0x7                   	// #7
  4078dc:	b	4078f0 <__fxstatat@plt+0x5630>
  4078e0:	cmp	w19, w22
  4078e4:	cinc	w19, w19, ne  // ne = any
  4078e8:	csel	w8, w24, wzr, eq  // eq = none
  4078ec:	cbnz	w8, 4078c0 <__fxstatat@plt+0x5600>
  4078f0:	cmp	x21, x23
  4078f4:	b.cs	407930 <__fxstatat@plt+0x5670>  // b.hs, b.nlast
  4078f8:	ldrb	w25, [x21], #1
  4078fc:	bl	4020b0 <__ctype_b_loc@plt>
  407900:	ldr	x8, [x0]
  407904:	ldrh	w8, [x8, x25, lsl #1]
  407908:	tbnz	w8, #14, 4078e0 <__fxstatat@plt+0x5620>
  40790c:	tbnz	w20, #1, 40791c <__fxstatat@plt+0x565c>
  407910:	tbz	w8, #1, 4078e0 <__fxstatat@plt+0x5620>
  407914:	mov	w8, wzr
  407918:	b	4078ec <__fxstatat@plt+0x562c>
  40791c:	mov	w8, #0x1                   	// #1
  407920:	b	4078ec <__fxstatat@plt+0x562c>
  407924:	mov	w19, wzr
  407928:	b	407930 <__fxstatat@plt+0x5670>
  40792c:	mov	w19, #0xffffffff            	// #-1
  407930:	mov	w0, w19
  407934:	ldp	x20, x19, [sp, #96]
  407938:	ldp	x22, x21, [sp, #80]
  40793c:	ldp	x24, x23, [sp, #64]
  407940:	ldp	x26, x25, [sp, #48]
  407944:	ldp	x28, x27, [sp, #32]
  407948:	ldp	x29, x30, [sp, #16]
  40794c:	add	sp, sp, #0x70
  407950:	ret
  407954:	stp	x29, x30, [sp, #-32]!
  407958:	stp	x20, x19, [sp, #16]
  40795c:	mov	x29, sp
  407960:	cbz	x0, 4079e0 <__fxstatat@plt+0x5720>
  407964:	mov	w1, #0x2f                  	// #47
  407968:	mov	x19, x0
  40796c:	bl	401ff0 <strrchr@plt>
  407970:	cmp	x0, #0x0
  407974:	csinc	x20, x19, x0, eq  // eq = none
  407978:	sub	x8, x20, x19
  40797c:	cmp	x8, #0x7
  407980:	b.lt	4079c4 <__fxstatat@plt+0x5704>  // b.tstop
  407984:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  407988:	sub	x0, x20, #0x7
  40798c:	add	x1, x1, #0x6bf
  407990:	mov	w2, #0x7                   	// #7
  407994:	bl	401f10 <strncmp@plt>
  407998:	cbnz	w0, 4079c4 <__fxstatat@plt+0x5704>
  40799c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4079a0:	add	x1, x1, #0x6c7
  4079a4:	mov	w2, #0x3                   	// #3
  4079a8:	mov	x0, x20
  4079ac:	bl	401f10 <strncmp@plt>
  4079b0:	mov	x19, x20
  4079b4:	cbnz	w0, 4079c4 <__fxstatat@plt+0x5704>
  4079b8:	add	x19, x20, #0x3
  4079bc:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4079c0:	str	x19, [x8, #1480]
  4079c4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4079c8:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  4079cc:	str	x19, [x8, #1664]
  4079d0:	str	x19, [x9, #1440]
  4079d4:	ldp	x20, x19, [sp, #16]
  4079d8:	ldp	x29, x30, [sp], #32
  4079dc:	ret
  4079e0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  4079e4:	ldr	x3, [x8, #1448]
  4079e8:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  4079ec:	add	x0, x0, #0x687
  4079f0:	mov	w1, #0x37                  	// #55
  4079f4:	mov	w2, #0x1                   	// #1
  4079f8:	bl	402160 <fwrite@plt>
  4079fc:	bl	402020 <abort@plt>
  407a00:	stp	x29, x30, [sp, #-48]!
  407a04:	str	x21, [sp, #16]
  407a08:	stp	x20, x19, [sp, #32]
  407a0c:	mov	x29, sp
  407a10:	mov	x19, x0
  407a14:	bl	402270 <__errno_location@plt>
  407a18:	ldr	w21, [x0]
  407a1c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  407a20:	add	x8, x8, #0x688
  407a24:	cmp	x19, #0x0
  407a28:	mov	x20, x0
  407a2c:	csel	x0, x8, x19, eq  // eq = none
  407a30:	mov	w1, #0x38                  	// #56
  407a34:	bl	409c0c <__fxstatat@plt+0x794c>
  407a38:	str	w21, [x20]
  407a3c:	ldp	x20, x19, [sp, #32]
  407a40:	ldr	x21, [sp, #16]
  407a44:	ldp	x29, x30, [sp], #48
  407a48:	ret
  407a4c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  407a50:	add	x8, x8, #0x688
  407a54:	cmp	x0, #0x0
  407a58:	csel	x8, x8, x0, eq  // eq = none
  407a5c:	ldr	w0, [x8]
  407a60:	ret
  407a64:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  407a68:	add	x8, x8, #0x688
  407a6c:	cmp	x0, #0x0
  407a70:	csel	x8, x8, x0, eq  // eq = none
  407a74:	str	w1, [x8]
  407a78:	ret
  407a7c:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  407a80:	add	x8, x8, #0x688
  407a84:	cmp	x0, #0x0
  407a88:	ubfx	w9, w1, #5, #3
  407a8c:	csel	x8, x8, x0, eq  // eq = none
  407a90:	add	x8, x8, w9, uxtw #2
  407a94:	ldr	w9, [x8, #8]
  407a98:	lsr	w10, w9, w1
  407a9c:	and	w0, w10, #0x1
  407aa0:	and	w10, w2, #0x1
  407aa4:	eor	w10, w0, w10
  407aa8:	lsl	w10, w10, w1
  407aac:	eor	w9, w10, w9
  407ab0:	str	w9, [x8, #8]
  407ab4:	ret
  407ab8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  407abc:	add	x8, x8, #0x688
  407ac0:	cmp	x0, #0x0
  407ac4:	csel	x8, x8, x0, eq  // eq = none
  407ac8:	ldr	w0, [x8, #4]
  407acc:	str	w1, [x8, #4]
  407ad0:	ret
  407ad4:	stp	x29, x30, [sp, #-16]!
  407ad8:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  407adc:	add	x8, x8, #0x688
  407ae0:	cmp	x0, #0x0
  407ae4:	csel	x8, x8, x0, eq  // eq = none
  407ae8:	mov	w9, #0xa                   	// #10
  407aec:	mov	x29, sp
  407af0:	str	w9, [x8]
  407af4:	cbz	x1, 407b08 <__fxstatat@plt+0x5848>
  407af8:	cbz	x2, 407b08 <__fxstatat@plt+0x5848>
  407afc:	stp	x1, x2, [x8, #40]
  407b00:	ldp	x29, x30, [sp], #16
  407b04:	ret
  407b08:	bl	402020 <abort@plt>
  407b0c:	sub	sp, sp, #0x60
  407b10:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  407b14:	add	x8, x8, #0x688
  407b18:	cmp	x4, #0x0
  407b1c:	stp	x29, x30, [sp, #16]
  407b20:	str	x25, [sp, #32]
  407b24:	stp	x24, x23, [sp, #48]
  407b28:	stp	x22, x21, [sp, #64]
  407b2c:	stp	x20, x19, [sp, #80]
  407b30:	add	x29, sp, #0x10
  407b34:	mov	x19, x3
  407b38:	mov	x20, x2
  407b3c:	mov	x21, x1
  407b40:	mov	x22, x0
  407b44:	csel	x24, x8, x4, eq  // eq = none
  407b48:	bl	402270 <__errno_location@plt>
  407b4c:	ldp	w4, w5, [x24]
  407b50:	ldp	x7, x8, [x24, #40]
  407b54:	ldr	w25, [x0]
  407b58:	mov	x23, x0
  407b5c:	add	x6, x24, #0x8
  407b60:	mov	x0, x22
  407b64:	mov	x1, x21
  407b68:	mov	x2, x20
  407b6c:	mov	x3, x19
  407b70:	str	x8, [sp]
  407b74:	bl	407b98 <__fxstatat@plt+0x58d8>
  407b78:	str	w25, [x23]
  407b7c:	ldp	x20, x19, [sp, #80]
  407b80:	ldp	x22, x21, [sp, #64]
  407b84:	ldp	x24, x23, [sp, #48]
  407b88:	ldr	x25, [sp, #32]
  407b8c:	ldp	x29, x30, [sp, #16]
  407b90:	add	sp, sp, #0x60
  407b94:	ret
  407b98:	sub	sp, sp, #0x120
  407b9c:	stp	x29, x30, [sp, #192]
  407ba0:	add	x29, sp, #0xc0
  407ba4:	ldr	x8, [x29, #96]
  407ba8:	stp	x28, x27, [sp, #208]
  407bac:	stp	x26, x25, [sp, #224]
  407bb0:	stp	x24, x23, [sp, #240]
  407bb4:	stp	x22, x21, [sp, #256]
  407bb8:	stp	x20, x19, [sp, #272]
  407bbc:	str	x7, [sp, #80]
  407bc0:	stur	x6, [x29, #-48]
  407bc4:	mov	w19, w5
  407bc8:	mov	w20, w4
  407bcc:	mov	x23, x3
  407bd0:	mov	x21, x2
  407bd4:	mov	x27, x1
  407bd8:	str	x8, [sp, #96]
  407bdc:	mov	x24, x0
  407be0:	bl	402110 <__ctype_get_mb_cur_max@plt>
  407be4:	mov	w1, w20
  407be8:	mov	x22, xzr
  407bec:	mov	w8, wzr
  407bf0:	mov	w28, wzr
  407bf4:	str	w19, [sp, #64]
  407bf8:	ubfx	w19, w19, #1, #1
  407bfc:	add	x9, x21, #0x1
  407c00:	mov	w15, #0x1                   	// #1
  407c04:	str	x0, [sp, #56]
  407c08:	stur	xzr, [x29, #-80]
  407c0c:	stur	xzr, [x29, #-56]
  407c10:	str	wzr, [sp, #88]
  407c14:	stur	x9, [x29, #-72]
  407c18:	cmp	w1, #0xa
  407c1c:	b.hi	4087f0 <__fxstatat@plt+0x6530>  // b.pmore
  407c20:	adrp	x12, 40e000 <__fxstatat@plt+0xbd40>
  407c24:	mov	w9, w1
  407c28:	add	x12, x12, #0x6d0
  407c2c:	adr	x10, 407c50 <__fxstatat@plt+0x5990>
  407c30:	ldrb	w11, [x12, x9]
  407c34:	add	x10, x10, x11, lsl #2
  407c38:	mov	x26, x27
  407c3c:	mov	x20, xzr
  407c40:	mov	w16, wzr
  407c44:	mov	w9, #0x1                   	// #1
  407c48:	mov	w27, w28
  407c4c:	br	x10
  407c50:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  407c54:	add	x0, x0, #0x82c
  407c58:	mov	w20, w1
  407c5c:	mov	w22, w15
  407c60:	bl	408f08 <__fxstatat@plt+0x6c48>
  407c64:	str	x0, [sp, #80]
  407c68:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  407c6c:	add	x0, x0, #0xce9
  407c70:	mov	w1, w20
  407c74:	bl	408f08 <__fxstatat@plt+0x6c48>
  407c78:	mov	w15, w22
  407c7c:	mov	w1, w20
  407c80:	str	x0, [sp, #96]
  407c84:	stur	w1, [x29, #-28]
  407c88:	tbnz	w19, #0, 407cc8 <__fxstatat@plt+0x5a08>
  407c8c:	ldr	x8, [sp, #80]
  407c90:	ldrb	w9, [x8]
  407c94:	cbz	w9, 407cc8 <__fxstatat@plt+0x5a08>
  407c98:	mov	w27, w15
  407c9c:	mov	x10, xzr
  407ca0:	add	x8, x8, #0x1
  407ca4:	b	407cb8 <__fxstatat@plt+0x59f8>
  407ca8:	ldrb	w9, [x8, x10]
  407cac:	add	x20, x10, #0x1
  407cb0:	mov	x10, x20
  407cb4:	cbz	w9, 407cd0 <__fxstatat@plt+0x5a10>
  407cb8:	cmp	x10, x26
  407cbc:	b.cs	407ca8 <__fxstatat@plt+0x59e8>  // b.hs, b.nlast
  407cc0:	strb	w9, [x24, x10]
  407cc4:	b	407ca8 <__fxstatat@plt+0x59e8>
  407cc8:	mov	w27, w15
  407ccc:	mov	x20, xzr
  407cd0:	ldr	x25, [sp, #96]
  407cd4:	mov	x0, x25
  407cd8:	bl	401d80 <strlen@plt>
  407cdc:	ldur	w1, [x29, #-28]
  407ce0:	mov	x22, x0
  407ce4:	stur	x25, [x29, #-56]
  407ce8:	mov	w9, #0x1                   	// #1
  407cec:	mov	w16, w19
  407cf0:	mov	w15, w27
  407cf4:	mov	w27, w28
  407cf8:	b	407da4 <__fxstatat@plt+0x5ae4>
  407cfc:	mov	w19, #0x1                   	// #1
  407d00:	mov	w1, #0x5                   	// #5
  407d04:	tbz	w19, #0, 407d30 <__fxstatat@plt+0x5a70>
  407d08:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  407d0c:	mov	x20, xzr
  407d10:	mov	w22, #0x1                   	// #1
  407d14:	add	x8, x8, #0x1cb
  407d18:	stur	x8, [x29, #-56]
  407d1c:	b	407d50 <__fxstatat@plt+0x5a90>
  407d20:	mov	x20, xzr
  407d24:	mov	w16, wzr
  407d28:	mov	w9, w8
  407d2c:	b	407da4 <__fxstatat@plt+0x5ae4>
  407d30:	cbz	x26, 407d3c <__fxstatat@plt+0x5a7c>
  407d34:	mov	w8, #0x22                  	// #34
  407d38:	strb	w8, [x24]
  407d3c:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  407d40:	add	x8, x8, #0x1cb
  407d44:	mov	w20, #0x1                   	// #1
  407d48:	stur	x8, [x29, #-56]
  407d4c:	mov	w22, #0x1                   	// #1
  407d50:	mov	w9, #0x1                   	// #1
  407d54:	b	407da0 <__fxstatat@plt+0x5ae0>
  407d58:	mov	w8, #0x1                   	// #1
  407d5c:	mov	w19, #0x1                   	// #1
  407d60:	eor	w9, w19, #0x1
  407d64:	orr	w8, w8, w9
  407d68:	tbz	w19, #0, 407d78 <__fxstatat@plt+0x5ab8>
  407d6c:	mov	x20, xzr
  407d70:	mov	w1, #0x2                   	// #2
  407d74:	b	407d8c <__fxstatat@plt+0x5acc>
  407d78:	cbz	x26, 407d84 <__fxstatat@plt+0x5ac4>
  407d7c:	mov	w9, #0x27                  	// #39
  407d80:	strb	w9, [x24]
  407d84:	mov	w1, #0x2                   	// #2
  407d88:	mov	w20, #0x1                   	// #1
  407d8c:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  407d90:	add	x9, x9, #0xce9
  407d94:	stur	x9, [x29, #-56]
  407d98:	mov	w22, #0x1                   	// #1
  407d9c:	mov	w9, w8
  407da0:	mov	w16, w19
  407da4:	ldur	x8, [x29, #-48]
  407da8:	mov	w14, w9
  407dac:	eor	w17, w16, #0x1
  407db0:	stur	w17, [x29, #-60]
  407db4:	cmp	x8, #0x0
  407db8:	cset	w8, eq  // eq = none
  407dbc:	cmp	x22, #0x0
  407dc0:	cset	w9, ne  // ne = any
  407dc4:	cmp	w1, #0x2
  407dc8:	cset	w10, ne  // ne = any
  407dcc:	and	w13, w10, w14
  407dd0:	and	w11, w9, w16
  407dd4:	orr	w10, w10, w17
  407dd8:	and	w17, w9, w13
  407ddc:	orr	w9, w13, w16
  407de0:	eor	w9, w9, #0x1
  407de4:	cset	w12, eq  // eq = none
  407de8:	orr	w8, w8, w9
  407dec:	mov	x25, xzr
  407df0:	and	w11, w14, w11
  407df4:	stur	w10, [x29, #-84]
  407df8:	and	w10, w12, w16
  407dfc:	stur	w8, [x29, #-24]
  407e00:	eor	w8, w14, #0x1
  407e04:	str	w11, [sp, #72]
  407e08:	str	w10, [sp, #92]
  407e0c:	stur	w14, [x29, #-64]
  407e10:	str	w8, [sp, #76]
  407e14:	stp	w16, w1, [x29, #-32]
  407e18:	stur	w17, [x29, #-36]
  407e1c:	b	407e24 <__fxstatat@plt+0x5b64>
  407e20:	add	x25, x25, #0x1
  407e24:	cmn	x23, #0x1
  407e28:	b.eq	407e3c <__fxstatat@plt+0x5b7c>  // b.none
  407e2c:	cmp	x25, x23
  407e30:	cset	w8, eq  // eq = none
  407e34:	tbz	w8, #0, 407e4c <__fxstatat@plt+0x5b8c>
  407e38:	b	4086a0 <__fxstatat@plt+0x63e0>
  407e3c:	ldrb	w8, [x21, x25]
  407e40:	cmp	w8, #0x0
  407e44:	cset	w8, eq  // eq = none
  407e48:	tbnz	w8, #0, 4086a0 <__fxstatat@plt+0x63e0>
  407e4c:	cbz	w17, 407e88 <__fxstatat@plt+0x5bc8>
  407e50:	cmp	x22, #0x2
  407e54:	add	x19, x25, x22
  407e58:	b.cc	407e80 <__fxstatat@plt+0x5bc0>  // b.lo, b.ul, b.last
  407e5c:	cmn	x23, #0x1
  407e60:	b.ne	407e80 <__fxstatat@plt+0x5bc0>  // b.any
  407e64:	mov	x0, x21
  407e68:	mov	w23, w15
  407e6c:	bl	401d80 <strlen@plt>
  407e70:	ldp	w17, w16, [x29, #-36]
  407e74:	ldur	w1, [x29, #-28]
  407e78:	mov	w15, w23
  407e7c:	mov	x23, x0
  407e80:	cmp	x19, x23
  407e84:	b.ls	407fc4 <__fxstatat@plt+0x5d04>  // b.plast
  407e88:	mov	w28, wzr
  407e8c:	ldrb	w19, [x21, x25]
  407e90:	cmp	w19, #0x7e
  407e94:	b.hi	4080f8 <__fxstatat@plt+0x5e38>  // b.pmore
  407e98:	adrp	x14, 40e000 <__fxstatat@plt+0xbd40>
  407e9c:	add	x14, x14, #0x6db
  407ea0:	adr	x13, 407ec4 <__fxstatat@plt+0x5c04>
  407ea4:	ldrb	w10, [x14, x19]
  407ea8:	add	x13, x13, x10, lsl #2
  407eac:	mov	w11, wzr
  407eb0:	mov	w9, wzr
  407eb4:	mov	w8, #0x1                   	// #1
  407eb8:	mov	w12, #0x6e                  	// #110
  407ebc:	mov	w10, #0x61                  	// #97
  407ec0:	br	x13
  407ec4:	ldur	w10, [x29, #-24]
  407ec8:	tbnz	w10, #0, 407ee8 <__fxstatat@plt+0x5c28>
  407ecc:	ldur	x11, [x29, #-48]
  407ed0:	ubfx	w10, w19, #5, #3
  407ed4:	ldr	w10, [x11, w10, uxtw #2]
  407ed8:	lsr	w10, w10, w19
  407edc:	tbz	w10, #0, 407ee8 <__fxstatat@plt+0x5c28>
  407ee0:	mov	w10, w19
  407ee4:	b	407ef0 <__fxstatat@plt+0x5c30>
  407ee8:	mov	w10, w19
  407eec:	tbz	w28, #0, 407f68 <__fxstatat@plt+0x5ca8>
  407ef0:	tbz	w16, #0, 407efc <__fxstatat@plt+0x5c3c>
  407ef4:	mov	w10, #0x10                  	// #16
  407ef8:	b	407fb4 <__fxstatat@plt+0x5cf4>
  407efc:	cmp	w1, #0x2
  407f00:	cset	w9, ne  // ne = any
  407f04:	orr	w9, w9, w27
  407f08:	tbnz	w9, #0, 407f4c <__fxstatat@plt+0x5c8c>
  407f0c:	cmp	x20, x26
  407f10:	b.cs	407f1c <__fxstatat@plt+0x5c5c>  // b.hs, b.nlast
  407f14:	mov	w9, #0x27                  	// #39
  407f18:	strb	w9, [x24, x20]
  407f1c:	add	x9, x20, #0x1
  407f20:	cmp	x9, x26
  407f24:	b.cs	407f30 <__fxstatat@plt+0x5c70>  // b.hs, b.nlast
  407f28:	mov	w11, #0x24                  	// #36
  407f2c:	strb	w11, [x24, x9]
  407f30:	add	x9, x20, #0x2
  407f34:	cmp	x9, x26
  407f38:	b.cs	407f44 <__fxstatat@plt+0x5c84>  // b.hs, b.nlast
  407f3c:	mov	w11, #0x27                  	// #39
  407f40:	strb	w11, [x24, x9]
  407f44:	add	x20, x20, #0x3
  407f48:	mov	w27, #0x1                   	// #1
  407f4c:	cmp	x20, x26
  407f50:	b.cs	407f5c <__fxstatat@plt+0x5c9c>  // b.hs, b.nlast
  407f54:	mov	w9, #0x5c                  	// #92
  407f58:	strb	w9, [x24, x20]
  407f5c:	add	x20, x20, #0x1
  407f60:	mov	w9, #0x1                   	// #1
  407f64:	mov	w19, w10
  407f68:	tbnz	w9, #0, 407f9c <__fxstatat@plt+0x5cdc>
  407f6c:	tbz	w27, #0, 407f9c <__fxstatat@plt+0x5cdc>
  407f70:	cmp	x20, x26
  407f74:	b.cs	407f80 <__fxstatat@plt+0x5cc0>  // b.hs, b.nlast
  407f78:	mov	w9, #0x27                  	// #39
  407f7c:	strb	w9, [x24, x20]
  407f80:	add	x9, x20, #0x1
  407f84:	cmp	x9, x26
  407f88:	b.cs	407f94 <__fxstatat@plt+0x5cd4>  // b.hs, b.nlast
  407f8c:	mov	w10, #0x27                  	// #39
  407f90:	strb	w10, [x24, x9]
  407f94:	mov	w27, wzr
  407f98:	add	x20, x20, #0x2
  407f9c:	cmp	x20, x26
  407fa0:	b.cs	407fa8 <__fxstatat@plt+0x5ce8>  // b.hs, b.nlast
  407fa4:	strb	w19, [x24, x20]
  407fa8:	mov	w10, wzr
  407fac:	add	x20, x20, #0x1
  407fb0:	and	w15, w15, w8
  407fb4:	cbz	w10, 407e20 <__fxstatat@plt+0x5b60>
  407fb8:	cmp	w10, #0xf
  407fbc:	b.eq	407e20 <__fxstatat@plt+0x5b60>  // b.none
  407fc0:	b	408724 <__fxstatat@plt+0x6464>
  407fc4:	ldur	x1, [x29, #-56]
  407fc8:	add	x0, x21, x25
  407fcc:	mov	x2, x22
  407fd0:	mov	w19, w15
  407fd4:	bl	401fb0 <bcmp@plt>
  407fd8:	ldur	w9, [x29, #-60]
  407fdc:	cmp	w0, #0x0
  407fe0:	cset	w8, ne  // ne = any
  407fe4:	cset	w28, eq  // eq = none
  407fe8:	orr	w8, w8, w9
  407fec:	tbz	w8, #0, 408000 <__fxstatat@plt+0x5d40>
  407ff0:	ldp	w16, w1, [x29, #-32]
  407ff4:	ldur	w17, [x29, #-36]
  407ff8:	mov	w15, w19
  407ffc:	b	407e8c <__fxstatat@plt+0x5bcc>
  408000:	ldp	w16, w1, [x29, #-32]
  408004:	ldur	w17, [x29, #-36]
  408008:	mov	w10, #0x10                  	// #16
  40800c:	mov	w15, w19
  408010:	b	407fb4 <__fxstatat@plt+0x5cf4>
  408014:	cmp	x23, #0x1
  408018:	b.eq	40803c <__fxstatat@plt+0x5d7c>  // b.none
  40801c:	cmn	x23, #0x1
  408020:	b.ne	408040 <__fxstatat@plt+0x5d80>  // b.any
  408024:	ldrb	w8, [x21, #1]
  408028:	cbz	w8, 40803c <__fxstatat@plt+0x5d7c>
  40802c:	mov	w9, wzr
  408030:	mov	w8, wzr
  408034:	mov	x23, #0xffffffffffffffff    	// #-1
  408038:	b	407ec4 <__fxstatat@plt+0x5c04>
  40803c:	cbz	x25, 40804c <__fxstatat@plt+0x5d8c>
  408040:	mov	w9, wzr
  408044:	mov	w8, wzr
  408048:	b	407ec4 <__fxstatat@plt+0x5c04>
  40804c:	mov	w11, #0x1                   	// #1
  408050:	cmp	w1, #0x2
  408054:	b.ne	40805c <__fxstatat@plt+0x5d9c>  // b.any
  408058:	tbnz	w16, #0, 407ef4 <__fxstatat@plt+0x5c34>
  40805c:	mov	w9, wzr
  408060:	mov	w8, w11
  408064:	b	407ec4 <__fxstatat@plt+0x5c04>
  408068:	cmp	w1, #0x2
  40806c:	b.ne	408128 <__fxstatat@plt+0x5e68>  // b.any
  408070:	tbnz	w16, #0, 407ef4 <__fxstatat@plt+0x5c34>
  408074:	b	408134 <__fxstatat@plt+0x5e74>
  408078:	mov	w10, #0x66                  	// #102
  40807c:	b	40814c <__fxstatat@plt+0x5e8c>
  408080:	mov	w12, #0x74                  	// #116
  408084:	b	408140 <__fxstatat@plt+0x5e80>
  408088:	mov	w10, #0x62                  	// #98
  40808c:	b	40814c <__fxstatat@plt+0x5e8c>
  408090:	mov	w12, #0x72                  	// #114
  408094:	b	408140 <__fxstatat@plt+0x5e80>
  408098:	ldur	w8, [x29, #-64]
  40809c:	tbz	w8, #0, 408160 <__fxstatat@plt+0x5ea0>
  4080a0:	tbnz	w16, #0, 407ef4 <__fxstatat@plt+0x5c34>
  4080a4:	cmp	w1, #0x2
  4080a8:	cset	w8, ne  // ne = any
  4080ac:	orr	w8, w8, w27
  4080b0:	tbz	w8, #0, 4085c0 <__fxstatat@plt+0x6300>
  4080b4:	mov	x9, x20
  4080b8:	b	408600 <__fxstatat@plt+0x6340>
  4080bc:	cmp	w1, #0x5
  4080c0:	b.eq	4082dc <__fxstatat@plt+0x601c>  // b.none
  4080c4:	cmp	w1, #0x2
  4080c8:	b.ne	408040 <__fxstatat@plt+0x5d80>  // b.any
  4080cc:	tbz	w16, #0, 408040 <__fxstatat@plt+0x5d80>
  4080d0:	b	407ef4 <__fxstatat@plt+0x5c34>
  4080d4:	mov	w10, #0x76                  	// #118
  4080d8:	b	40814c <__fxstatat@plt+0x5e8c>
  4080dc:	cmp	w1, #0x2
  4080e0:	b.ne	408170 <__fxstatat@plt+0x5eb0>  // b.any
  4080e4:	tbz	w16, #0, 4083c0 <__fxstatat@plt+0x6100>
  4080e8:	mov	w8, #0x1                   	// #1
  4080ec:	mov	w10, #0x10                  	// #16
  4080f0:	str	w8, [sp, #88]
  4080f4:	b	407fb4 <__fxstatat@plt+0x5cf4>
  4080f8:	ldr	x8, [sp, #56]
  4080fc:	str	w15, [sp, #52]
  408100:	str	x24, [sp, #40]
  408104:	cmp	x8, #0x1
  408108:	b.ne	408178 <__fxstatat@plt+0x5eb8>  // b.any
  40810c:	bl	4020b0 <__ctype_b_loc@plt>
  408110:	ldr	x8, [x0]
  408114:	ldur	w1, [x29, #-28]
  408118:	mov	w24, #0x1                   	// #1
  40811c:	ldrh	w8, [x8, x19, lsl #1]
  408120:	ubfx	w10, w8, #14, #1
  408124:	b	408440 <__fxstatat@plt+0x6180>
  408128:	ldr	w8, [sp, #72]
  40812c:	mov	w12, w19
  408130:	tbz	w8, #0, 408140 <__fxstatat@plt+0x5e80>
  408134:	mov	w9, wzr
  408138:	mov	w8, wzr
  40813c:	b	407f68 <__fxstatat@plt+0x5ca8>
  408140:	ldur	w8, [x29, #-84]
  408144:	mov	w10, w12
  408148:	tbz	w8, #0, 407ef4 <__fxstatat@plt+0x5c34>
  40814c:	ldur	w11, [x29, #-64]
  408150:	mov	w9, wzr
  408154:	mov	w8, wzr
  408158:	tbz	w11, #0, 407ec4 <__fxstatat@plt+0x5c04>
  40815c:	b	407ef0 <__fxstatat@plt+0x5c30>
  408160:	ldr	w8, [sp, #64]
  408164:	tbz	w8, #0, 408040 <__fxstatat@plt+0x5d80>
  408168:	mov	w10, #0xf                   	// #15
  40816c:	b	407fb4 <__fxstatat@plt+0x5cf4>
  408170:	mov	w9, wzr
  408174:	b	40842c <__fxstatat@plt+0x616c>
  408178:	cmn	x23, #0x1
  40817c:	str	x22, [sp, #16]
  408180:	stur	xzr, [x29, #-16]
  408184:	b.ne	408194 <__fxstatat@plt+0x5ed4>  // b.any
  408188:	mov	x0, x21
  40818c:	bl	401d80 <strlen@plt>
  408190:	mov	x23, x0
  408194:	sub	x8, x23, x25
  408198:	str	x8, [sp, #8]
  40819c:	add	x8, x21, x25
  4081a0:	str	x8, [sp, #32]
  4081a4:	ldur	x8, [x29, #-72]
  4081a8:	mov	x24, xzr
  4081ac:	add	x8, x8, x25
  4081b0:	str	x8, [sp, #24]
  4081b4:	mov	w8, #0x1                   	// #1
  4081b8:	str	w8, [sp, #68]
  4081bc:	add	x8, x24, x25
  4081c0:	add	x1, x21, x8
  4081c4:	sub	x2, x23, x8
  4081c8:	sub	x0, x29, #0x14
  4081cc:	sub	x3, x29, #0x10
  4081d0:	mov	w22, w27
  4081d4:	bl	40a628 <__fxstatat@plt+0x8368>
  4081d8:	cbz	x0, 408230 <__fxstatat@plt+0x5f70>
  4081dc:	mov	x27, x0
  4081e0:	cmn	x0, #0x1
  4081e4:	b.eq	40822c <__fxstatat@plt+0x5f6c>  // b.none
  4081e8:	cmn	x27, #0x2
  4081ec:	b.ne	408238 <__fxstatat@plt+0x5f78>  // b.any
  4081f0:	add	x8, x24, x25
  4081f4:	cmp	x8, x23
  4081f8:	mov	w27, w22
  4081fc:	b.cs	408220 <__fxstatat@plt+0x5f60>  // b.hs, b.nlast
  408200:	ldr	x9, [sp, #32]
  408204:	ldrb	w8, [x9, x24]
  408208:	cbz	w8, 408220 <__fxstatat@plt+0x5f60>
  40820c:	add	x24, x24, #0x1
  408210:	add	x8, x25, x24
  408214:	cmp	x8, x23
  408218:	b.cc	408204 <__fxstatat@plt+0x5f44>  // b.lo, b.ul, b.last
  40821c:	ldr	x24, [sp, #8]
  408220:	str	wzr, [sp, #68]
  408224:	mov	w10, #0x34                  	// #52
  408228:	b	4082c8 <__fxstatat@plt+0x6008>
  40822c:	str	wzr, [sp, #68]
  408230:	mov	w10, #0x34                  	// #52
  408234:	b	4082c4 <__fxstatat@plt+0x6004>
  408238:	ldr	w8, [sp, #92]
  40823c:	cbz	w8, 4082a0 <__fxstatat@plt+0x5fe0>
  408240:	cmp	x27, #0x2
  408244:	b.cc	408298 <__fxstatat@plt+0x5fd8>  // b.lo, b.ul, b.last
  408248:	ldr	x9, [sp, #24]
  40824c:	sub	x8, x27, #0x1
  408250:	add	x9, x9, x24
  408254:	b	408264 <__fxstatat@plt+0x5fa4>
  408258:	subs	x8, x8, #0x1
  40825c:	add	x9, x9, #0x1
  408260:	b.eq	408298 <__fxstatat@plt+0x5fd8>  // b.none
  408264:	ldrb	w10, [x9]
  408268:	sub	w10, w10, #0x5b
  40826c:	cmp	w10, #0x21
  408270:	b.hi	408258 <__fxstatat@plt+0x5f98>  // b.pmore
  408274:	mov	w11, #0x1                   	// #1
  408278:	lsl	x10, x11, x10
  40827c:	mov	x11, #0x2b                  	// #43
  408280:	movk	x11, #0x2, lsl #32
  408284:	tst	x10, x11
  408288:	b.eq	408258 <__fxstatat@plt+0x5f98>  // b.none
  40828c:	mov	w10, #0x10                  	// #16
  408290:	cbnz	w10, 4082c4 <__fxstatat@plt+0x6004>
  408294:	b	4082a0 <__fxstatat@plt+0x5fe0>
  408298:	mov	w10, wzr
  40829c:	cbnz	w10, 4082c4 <__fxstatat@plt+0x6004>
  4082a0:	ldur	w0, [x29, #-20]
  4082a4:	bl	402240 <iswprint@plt>
  4082a8:	ldr	w9, [sp, #68]
  4082ac:	cmp	w0, #0x0
  4082b0:	cset	w8, ne  // ne = any
  4082b4:	mov	w10, wzr
  4082b8:	and	w9, w9, w8
  4082bc:	add	x24, x27, x24
  4082c0:	str	w9, [sp, #68]
  4082c4:	mov	w27, w22
  4082c8:	cbnz	w10, 408390 <__fxstatat@plt+0x60d0>
  4082cc:	sub	x0, x29, #0x10
  4082d0:	bl	402040 <mbsinit@plt>
  4082d4:	cbz	w0, 4081bc <__fxstatat@plt+0x5efc>
  4082d8:	b	408398 <__fxstatat@plt+0x60d8>
  4082dc:	ldr	w8, [sp, #64]
  4082e0:	tbz	w8, #2, 408040 <__fxstatat@plt+0x5d80>
  4082e4:	add	x10, x25, #0x2
  4082e8:	cmp	x10, x23
  4082ec:	b.cs	408040 <__fxstatat@plt+0x5d80>  // b.hs, b.nlast
  4082f0:	add	x8, x25, x21
  4082f4:	ldrb	w8, [x8, #1]
  4082f8:	cmp	w8, #0x3f
  4082fc:	b.ne	408040 <__fxstatat@plt+0x5d80>  // b.any
  408300:	ldrb	w11, [x21, x10]
  408304:	mov	w9, wzr
  408308:	cmp	w11, #0x3e
  40830c:	b.hi	408698 <__fxstatat@plt+0x63d8>  // b.pmore
  408310:	mov	w8, #0x1                   	// #1
  408314:	mov	x12, #0xa38200000000        	// #179778741075968
  408318:	lsl	x8, x8, x11
  40831c:	movk	x12, #0x7000, lsl #48
  408320:	tst	x8, x12
  408324:	b.eq	408698 <__fxstatat@plt+0x63d8>  // b.none
  408328:	tbnz	w16, #0, 407ef4 <__fxstatat@plt+0x5c34>
  40832c:	cmp	x20, x26
  408330:	b.cs	40833c <__fxstatat@plt+0x607c>  // b.hs, b.nlast
  408334:	mov	w8, #0x3f                  	// #63
  408338:	strb	w8, [x24, x20]
  40833c:	add	x8, x20, #0x1
  408340:	cmp	x8, x26
  408344:	b.cs	408350 <__fxstatat@plt+0x6090>  // b.hs, b.nlast
  408348:	mov	w9, #0x22                  	// #34
  40834c:	strb	w9, [x24, x8]
  408350:	add	x8, x20, #0x2
  408354:	cmp	x8, x26
  408358:	b.cs	408364 <__fxstatat@plt+0x60a4>  // b.hs, b.nlast
  40835c:	mov	w9, #0x22                  	// #34
  408360:	strb	w9, [x24, x8]
  408364:	add	x8, x20, #0x3
  408368:	cmp	x8, x26
  40836c:	b.cs	408378 <__fxstatat@plt+0x60b8>  // b.hs, b.nlast
  408370:	mov	w9, #0x3f                  	// #63
  408374:	strb	w9, [x24, x8]
  408378:	mov	w9, wzr
  40837c:	mov	w8, wzr
  408380:	add	x20, x20, #0x4
  408384:	mov	x25, x10
  408388:	mov	w19, w11
  40838c:	b	407ec4 <__fxstatat@plt+0x5c04>
  408390:	cmp	w10, #0x34
  408394:	b.ne	40839c <__fxstatat@plt+0x60dc>  // b.any
  408398:	mov	w10, wzr
  40839c:	ldp	w16, w1, [x29, #-32]
  4083a0:	ldr	w15, [sp, #52]
  4083a4:	ldr	x22, [sp, #16]
  4083a8:	ldur	w17, [x29, #-36]
  4083ac:	cbz	w10, 40843c <__fxstatat@plt+0x617c>
  4083b0:	ldr	x24, [sp, #40]
  4083b4:	mov	w11, wzr
  4083b8:	mov	w8, wzr
  4083bc:	b	40867c <__fxstatat@plt+0x63bc>
  4083c0:	ldur	x10, [x29, #-80]
  4083c4:	cmp	x26, #0x0
  4083c8:	cset	w8, eq  // eq = none
  4083cc:	cmp	x10, #0x0
  4083d0:	cset	w9, ne  // ne = any
  4083d4:	orr	w8, w9, w8
  4083d8:	cmp	w8, #0x0
  4083dc:	csel	x10, x10, x26, ne  // ne = any
  4083e0:	csel	x26, x26, xzr, ne  // ne = any
  4083e4:	cmp	x20, x26
  4083e8:	stur	x10, [x29, #-80]
  4083ec:	b.cs	4083f8 <__fxstatat@plt+0x6138>  // b.hs, b.nlast
  4083f0:	mov	w8, #0x27                  	// #39
  4083f4:	strb	w8, [x24, x20]
  4083f8:	add	x8, x20, #0x1
  4083fc:	cmp	x8, x26
  408400:	b.cs	40840c <__fxstatat@plt+0x614c>  // b.hs, b.nlast
  408404:	mov	w9, #0x5c                  	// #92
  408408:	strb	w9, [x24, x8]
  40840c:	add	x8, x20, #0x2
  408410:	cmp	x8, x26
  408414:	b.cs	408420 <__fxstatat@plt+0x6160>  // b.hs, b.nlast
  408418:	mov	w9, #0x27                  	// #39
  40841c:	strb	w9, [x24, x8]
  408420:	mov	w27, wzr
  408424:	mov	w9, wzr
  408428:	add	x20, x20, #0x3
  40842c:	mov	w8, #0x1                   	// #1
  408430:	str	w8, [sp, #88]
  408434:	mov	w8, #0x1                   	// #1
  408438:	b	407ec4 <__fxstatat@plt+0x5c04>
  40843c:	ldr	w10, [sp, #68]
  408440:	ldr	w9, [sp, #76]
  408444:	and	w8, w10, #0x1
  408448:	cmp	x24, #0x1
  40844c:	orr	w9, w10, w9
  408450:	b.hi	408470 <__fxstatat@plt+0x61b0>  // b.pmore
  408454:	tbz	w9, #0, 408470 <__fxstatat@plt+0x61b0>
  408458:	ldr	x24, [sp, #40]
  40845c:	ldr	w15, [sp, #52]
  408460:	ldp	w17, w16, [x29, #-36]
  408464:	mov	w11, wzr
  408468:	mov	w10, wzr
  40846c:	b	40867c <__fxstatat@plt+0x63bc>
  408470:	add	x10, x24, x25
  408474:	ldr	x24, [sp, #40]
  408478:	ldr	w15, [sp, #52]
  40847c:	ldp	w17, w16, [x29, #-36]
  408480:	mov	w11, wzr
  408484:	b	408498 <__fxstatat@plt+0x61d8>
  408488:	ldur	x13, [x29, #-72]
  40848c:	add	x20, x20, #0x1
  408490:	ldrb	w19, [x13, x25]
  408494:	mov	x25, x12
  408498:	tbz	w9, #0, 4084bc <__fxstatat@plt+0x61fc>
  40849c:	tbz	w28, #0, 408564 <__fxstatat@plt+0x62a4>
  4084a0:	cmp	x20, x26
  4084a4:	b.cs	4084b0 <__fxstatat@plt+0x61f0>  // b.hs, b.nlast
  4084a8:	mov	w12, #0x5c                  	// #92
  4084ac:	strb	w12, [x24, x20]
  4084b0:	mov	w28, wzr
  4084b4:	add	x20, x20, #0x1
  4084b8:	b	408564 <__fxstatat@plt+0x62a4>
  4084bc:	tbnz	w16, #0, 408678 <__fxstatat@plt+0x63b8>
  4084c0:	cmp	w1, #0x2
  4084c4:	cset	w11, ne  // ne = any
  4084c8:	orr	w11, w11, w27
  4084cc:	tbnz	w11, #0, 408510 <__fxstatat@plt+0x6250>
  4084d0:	cmp	x20, x26
  4084d4:	b.cs	4084e0 <__fxstatat@plt+0x6220>  // b.hs, b.nlast
  4084d8:	mov	w11, #0x27                  	// #39
  4084dc:	strb	w11, [x24, x20]
  4084e0:	add	x11, x20, #0x1
  4084e4:	cmp	x11, x26
  4084e8:	b.cs	4084f4 <__fxstatat@plt+0x6234>  // b.hs, b.nlast
  4084ec:	mov	w12, #0x24                  	// #36
  4084f0:	strb	w12, [x24, x11]
  4084f4:	add	x11, x20, #0x2
  4084f8:	cmp	x11, x26
  4084fc:	b.cs	408508 <__fxstatat@plt+0x6248>  // b.hs, b.nlast
  408500:	mov	w12, #0x27                  	// #39
  408504:	strb	w12, [x24, x11]
  408508:	add	x20, x20, #0x3
  40850c:	mov	w27, #0x1                   	// #1
  408510:	cmp	x20, x26
  408514:	b.cs	408520 <__fxstatat@plt+0x6260>  // b.hs, b.nlast
  408518:	mov	w11, #0x5c                  	// #92
  40851c:	strb	w11, [x24, x20]
  408520:	add	x11, x20, #0x1
  408524:	cmp	x11, x26
  408528:	b.cs	408538 <__fxstatat@plt+0x6278>  // b.hs, b.nlast
  40852c:	mov	w12, #0x30                  	// #48
  408530:	bfxil	w12, w19, #6, #2
  408534:	strb	w12, [x24, x11]
  408538:	add	x11, x20, #0x2
  40853c:	cmp	x11, x26
  408540:	b.cs	408550 <__fxstatat@plt+0x6290>  // b.hs, b.nlast
  408544:	mov	w12, #0x30                  	// #48
  408548:	bfxil	w12, w19, #3, #3
  40854c:	strb	w12, [x24, x11]
  408550:	mov	w12, #0x30                  	// #48
  408554:	bfxil	w12, w19, #0, #3
  408558:	add	x20, x20, #0x3
  40855c:	mov	w11, #0x1                   	// #1
  408560:	mov	w19, w12
  408564:	add	x12, x25, #0x1
  408568:	cmp	x10, x12
  40856c:	b.ls	4085b8 <__fxstatat@plt+0x62f8>  // b.plast
  408570:	and	w13, w11, #0x1
  408574:	orn	w13, w13, w27
  408578:	tbnz	w13, #0, 4085a8 <__fxstatat@plt+0x62e8>
  40857c:	cmp	x20, x26
  408580:	b.cs	40858c <__fxstatat@plt+0x62cc>  // b.hs, b.nlast
  408584:	mov	w13, #0x27                  	// #39
  408588:	strb	w13, [x24, x20]
  40858c:	add	x13, x20, #0x1
  408590:	cmp	x13, x26
  408594:	b.cs	4085a0 <__fxstatat@plt+0x62e0>  // b.hs, b.nlast
  408598:	mov	w14, #0x27                  	// #39
  40859c:	strb	w14, [x24, x13]
  4085a0:	mov	w27, wzr
  4085a4:	add	x20, x20, #0x2
  4085a8:	cmp	x20, x26
  4085ac:	b.cs	408488 <__fxstatat@plt+0x61c8>  // b.hs, b.nlast
  4085b0:	strb	w19, [x24, x20]
  4085b4:	b	408488 <__fxstatat@plt+0x61c8>
  4085b8:	mov	w10, #0x2c                  	// #44
  4085bc:	b	40867c <__fxstatat@plt+0x63bc>
  4085c0:	cmp	x20, x26
  4085c4:	b.cs	4085d0 <__fxstatat@plt+0x6310>  // b.hs, b.nlast
  4085c8:	mov	w8, #0x27                  	// #39
  4085cc:	strb	w8, [x24, x20]
  4085d0:	add	x8, x20, #0x1
  4085d4:	cmp	x8, x26
  4085d8:	b.cs	4085e4 <__fxstatat@plt+0x6324>  // b.hs, b.nlast
  4085dc:	mov	w9, #0x24                  	// #36
  4085e0:	strb	w9, [x24, x8]
  4085e4:	add	x8, x20, #0x2
  4085e8:	cmp	x8, x26
  4085ec:	b.cs	4085f8 <__fxstatat@plt+0x6338>  // b.hs, b.nlast
  4085f0:	mov	w9, #0x27                  	// #39
  4085f4:	strb	w9, [x24, x8]
  4085f8:	add	x9, x20, #0x3
  4085fc:	mov	w27, #0x1                   	// #1
  408600:	cmp	x9, x26
  408604:	b.cs	408610 <__fxstatat@plt+0x6350>  // b.hs, b.nlast
  408608:	mov	w8, #0x5c                  	// #92
  40860c:	strb	w8, [x24, x9]
  408610:	cmp	w1, #0x2
  408614:	add	x20, x9, #0x1
  408618:	b.eq	408668 <__fxstatat@plt+0x63a8>  // b.none
  40861c:	add	x8, x25, #0x1
  408620:	cmp	x8, x23
  408624:	b.cs	408668 <__fxstatat@plt+0x63a8>  // b.hs, b.nlast
  408628:	ldrb	w8, [x21, x8]
  40862c:	sub	w8, w8, #0x30
  408630:	cmp	w8, #0x9
  408634:	b.hi	408668 <__fxstatat@plt+0x63a8>  // b.pmore
  408638:	cmp	x20, x26
  40863c:	b.cs	408648 <__fxstatat@plt+0x6388>  // b.hs, b.nlast
  408640:	mov	w8, #0x30                  	// #48
  408644:	strb	w8, [x24, x20]
  408648:	add	x8, x9, #0x2
  40864c:	cmp	x8, x26
  408650:	b.cs	40865c <__fxstatat@plt+0x639c>  // b.hs, b.nlast
  408654:	mov	w10, #0x30                  	// #48
  408658:	strb	w10, [x24, x8]
  40865c:	mov	w8, wzr
  408660:	add	x20, x9, #0x3
  408664:	b	40866c <__fxstatat@plt+0x63ac>
  408668:	mov	w8, wzr
  40866c:	mov	w9, #0x1                   	// #1
  408670:	mov	w19, #0x30                  	// #48
  408674:	b	407ec4 <__fxstatat@plt+0x5c04>
  408678:	mov	w10, #0x10                  	// #16
  40867c:	cmp	w8, #0x0
  408680:	cset	w8, ne  // ne = any
  408684:	cmp	w10, #0x2c
  408688:	and	w9, w11, #0x1
  40868c:	b.eq	407f68 <__fxstatat@plt+0x5ca8>  // b.none
  408690:	cbz	w10, 407ec4 <__fxstatat@plt+0x5c04>
  408694:	b	407fb4 <__fxstatat@plt+0x5cf4>
  408698:	mov	w8, w9
  40869c:	b	407ec4 <__fxstatat@plt+0x5c04>
  4086a0:	cmp	x20, #0x0
  4086a4:	cset	w8, eq  // eq = none
  4086a8:	cmp	w1, #0x2
  4086ac:	cset	w9, eq  // eq = none
  4086b0:	and	w8, w9, w8
  4086b4:	and	w8, w16, w8
  4086b8:	tbnz	w8, #0, 40872c <__fxstatat@plt+0x646c>
  4086bc:	ldur	w9, [x29, #-64]
  4086c0:	cmp	w1, #0x2
  4086c4:	cset	w8, ne  // ne = any
  4086c8:	orr	w8, w16, w8
  4086cc:	tbnz	w8, #0, 408700 <__fxstatat@plt+0x6440>
  4086d0:	ldr	w8, [sp, #88]
  4086d4:	eor	w8, w8, #0x1
  4086d8:	tbnz	w8, #0, 408700 <__fxstatat@plt+0x6440>
  4086dc:	tbnz	w15, #0, 4087cc <__fxstatat@plt+0x650c>
  4086e0:	ldur	x8, [x29, #-80]
  4086e4:	cbz	x8, 408700 <__fxstatat@plt+0x6440>
  4086e8:	mov	w28, w27
  4086ec:	ldur	x27, [x29, #-80]
  4086f0:	mov	w1, #0x2                   	// #2
  4086f4:	mov	w8, w9
  4086f8:	mov	w19, w16
  4086fc:	cbz	x26, 407c18 <__fxstatat@plt+0x5958>
  408700:	ldur	x10, [x29, #-56]
  408704:	cmp	x10, #0x0
  408708:	cset	w8, eq  // eq = none
  40870c:	orr	w8, w8, w16
  408710:	tbnz	w8, #0, 4087bc <__fxstatat@plt+0x64fc>
  408714:	ldrb	w9, [x10]
  408718:	cbz	w9, 4087bc <__fxstatat@plt+0x64fc>
  40871c:	add	x8, x10, #0x1
  408720:	b	408788 <__fxstatat@plt+0x64c8>
  408724:	cmp	w10, #0x10
  408728:	b.ne	408798 <__fxstatat@plt+0x64d8>  // b.any
  40872c:	ldur	w8, [x29, #-64]
  408730:	mov	w9, #0x4                   	// #4
  408734:	mov	x0, x24
  408738:	mov	x2, x21
  40873c:	tst	w8, #0x1
  408740:	mov	w8, #0x2                   	// #2
  408744:	csel	w8, w9, w8, ne  // ne = any
  408748:	cmp	w1, #0x2
  40874c:	csel	w4, w8, w1, eq  // eq = none
  408750:	ldr	w8, [sp, #64]
  408754:	mov	x1, x26
  408758:	mov	x3, x23
  40875c:	mov	x6, xzr
  408760:	and	w5, w8, #0xfffffffd
  408764:	ldr	x8, [sp, #96]
  408768:	str	x8, [sp]
  40876c:	ldr	x7, [sp, #80]
  408770:	bl	407b98 <__fxstatat@plt+0x58d8>
  408774:	mov	x20, x0
  408778:	b	408798 <__fxstatat@plt+0x64d8>
  40877c:	ldrb	w9, [x8], #1
  408780:	add	x20, x20, #0x1
  408784:	cbz	w9, 4087bc <__fxstatat@plt+0x64fc>
  408788:	cmp	x20, x26
  40878c:	b.cs	40877c <__fxstatat@plt+0x64bc>  // b.hs, b.nlast
  408790:	strb	w9, [x24, x20]
  408794:	b	40877c <__fxstatat@plt+0x64bc>
  408798:	mov	x0, x20
  40879c:	ldp	x20, x19, [sp, #272]
  4087a0:	ldp	x22, x21, [sp, #256]
  4087a4:	ldp	x24, x23, [sp, #240]
  4087a8:	ldp	x26, x25, [sp, #224]
  4087ac:	ldp	x28, x27, [sp, #208]
  4087b0:	ldp	x29, x30, [sp, #192]
  4087b4:	add	sp, sp, #0x120
  4087b8:	ret
  4087bc:	cmp	x20, x26
  4087c0:	b.cs	408798 <__fxstatat@plt+0x64d8>  // b.hs, b.nlast
  4087c4:	strb	wzr, [x24, x20]
  4087c8:	b	408798 <__fxstatat@plt+0x64d8>
  4087cc:	ldr	x8, [sp, #96]
  4087d0:	ldur	x1, [x29, #-80]
  4087d4:	ldr	w5, [sp, #64]
  4087d8:	ldur	x6, [x29, #-48]
  4087dc:	mov	w4, #0x5                   	// #5
  4087e0:	mov	x0, x24
  4087e4:	mov	x2, x21
  4087e8:	mov	x3, x23
  4087ec:	b	408768 <__fxstatat@plt+0x64a8>
  4087f0:	bl	402020 <abort@plt>
  4087f4:	stp	x29, x30, [sp, #-16]!
  4087f8:	mov	x3, x2
  4087fc:	mov	x2, xzr
  408800:	mov	x29, sp
  408804:	bl	408810 <__fxstatat@plt+0x6550>
  408808:	ldp	x29, x30, [sp], #16
  40880c:	ret
  408810:	sub	sp, sp, #0x70
  408814:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  408818:	add	x8, x8, #0x688
  40881c:	cmp	x3, #0x0
  408820:	stp	x29, x30, [sp, #16]
  408824:	stp	x28, x27, [sp, #32]
  408828:	stp	x26, x25, [sp, #48]
  40882c:	stp	x24, x23, [sp, #64]
  408830:	stp	x22, x21, [sp, #80]
  408834:	stp	x20, x19, [sp, #96]
  408838:	add	x29, sp, #0x10
  40883c:	mov	x19, x2
  408840:	mov	x22, x1
  408844:	mov	x23, x0
  408848:	csel	x21, x8, x3, eq  // eq = none
  40884c:	bl	402270 <__errno_location@plt>
  408850:	ldp	w4, w8, [x21]
  408854:	cmp	x19, #0x0
  408858:	ldp	x7, x9, [x21, #40]
  40885c:	ldr	w28, [x0]
  408860:	cset	w10, eq  // eq = none
  408864:	orr	w25, w8, w10
  408868:	add	x26, x21, #0x8
  40886c:	mov	x24, x0
  408870:	mov	x0, xzr
  408874:	mov	x1, xzr
  408878:	mov	x2, x23
  40887c:	mov	x3, x22
  408880:	mov	w5, w25
  408884:	mov	x6, x26
  408888:	str	x9, [sp]
  40888c:	bl	407b98 <__fxstatat@plt+0x58d8>
  408890:	add	x27, x0, #0x1
  408894:	mov	x20, x0
  408898:	mov	x0, x27
  40889c:	bl	409b80 <__fxstatat@plt+0x78c0>
  4088a0:	ldr	w4, [x21]
  4088a4:	ldp	x7, x8, [x21, #40]
  4088a8:	mov	x1, x27
  4088ac:	mov	x2, x23
  4088b0:	mov	x3, x22
  4088b4:	mov	w5, w25
  4088b8:	mov	x6, x26
  4088bc:	mov	x21, x0
  4088c0:	str	x8, [sp]
  4088c4:	bl	407b98 <__fxstatat@plt+0x58d8>
  4088c8:	str	w28, [x24]
  4088cc:	cbz	x19, 4088d4 <__fxstatat@plt+0x6614>
  4088d0:	str	x20, [x19]
  4088d4:	mov	x0, x21
  4088d8:	ldp	x20, x19, [sp, #96]
  4088dc:	ldp	x22, x21, [sp, #80]
  4088e0:	ldp	x24, x23, [sp, #64]
  4088e4:	ldp	x26, x25, [sp, #48]
  4088e8:	ldp	x28, x27, [sp, #32]
  4088ec:	ldp	x29, x30, [sp, #16]
  4088f0:	add	sp, sp, #0x70
  4088f4:	ret
  4088f8:	stp	x29, x30, [sp, #-64]!
  4088fc:	stp	x20, x19, [sp, #48]
  408900:	adrp	x20, 420000 <__fxstatat@plt+0x1dd40>
  408904:	stp	x22, x21, [sp, #32]
  408908:	ldr	w8, [x20, #1344]
  40890c:	adrp	x21, 420000 <__fxstatat@plt+0x1dd40>
  408910:	ldr	x19, [x21, #1336]
  408914:	str	x23, [sp, #16]
  408918:	cmp	w8, #0x2
  40891c:	mov	x29, sp
  408920:	b.lt	408944 <__fxstatat@plt+0x6684>  // b.tstop
  408924:	add	x22, x19, #0x18
  408928:	mov	w23, #0x1                   	// #1
  40892c:	ldr	x0, [x22], #16
  408930:	bl	4020f0 <free@plt>
  408934:	ldrsw	x8, [x20, #1344]
  408938:	add	x23, x23, #0x1
  40893c:	cmp	x23, x8
  408940:	b.lt	40892c <__fxstatat@plt+0x666c>  // b.tstop
  408944:	ldr	x0, [x19, #8]
  408948:	adrp	x23, 420000 <__fxstatat@plt+0x1dd40>
  40894c:	add	x23, x23, #0x6c0
  408950:	adrp	x22, 420000 <__fxstatat@plt+0x1dd40>
  408954:	cmp	x0, x23
  408958:	add	x22, x22, #0x548
  40895c:	b.eq	40896c <__fxstatat@plt+0x66ac>  // b.none
  408960:	bl	4020f0 <free@plt>
  408964:	mov	w8, #0x100                 	// #256
  408968:	stp	x8, x23, [x22]
  40896c:	cmp	x19, x22
  408970:	b.eq	408980 <__fxstatat@plt+0x66c0>  // b.none
  408974:	mov	x0, x19
  408978:	bl	4020f0 <free@plt>
  40897c:	str	x22, [x21, #1336]
  408980:	mov	w8, #0x1                   	// #1
  408984:	str	w8, [x20, #1344]
  408988:	ldp	x20, x19, [sp, #48]
  40898c:	ldp	x22, x21, [sp, #32]
  408990:	ldr	x23, [sp, #16]
  408994:	ldp	x29, x30, [sp], #64
  408998:	ret
  40899c:	stp	x29, x30, [sp, #-16]!
  4089a0:	adrp	x3, 420000 <__fxstatat@plt+0x1dd40>
  4089a4:	add	x3, x3, #0x688
  4089a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4089ac:	mov	x29, sp
  4089b0:	bl	4089bc <__fxstatat@plt+0x66fc>
  4089b4:	ldp	x29, x30, [sp], #16
  4089b8:	ret
  4089bc:	sub	sp, sp, #0x80
  4089c0:	stp	x29, x30, [sp, #32]
  4089c4:	add	x29, sp, #0x20
  4089c8:	stp	x28, x27, [sp, #48]
  4089cc:	stp	x26, x25, [sp, #64]
  4089d0:	stp	x24, x23, [sp, #80]
  4089d4:	stp	x22, x21, [sp, #96]
  4089d8:	stp	x20, x19, [sp, #112]
  4089dc:	mov	x22, x3
  4089e0:	stur	x2, [x29, #-8]
  4089e4:	mov	x21, x1
  4089e8:	mov	w23, w0
  4089ec:	bl	402270 <__errno_location@plt>
  4089f0:	tbnz	w23, #31, 408b40 <__fxstatat@plt+0x6880>
  4089f4:	adrp	x25, 420000 <__fxstatat@plt+0x1dd40>
  4089f8:	ldr	w8, [x25, #1344]
  4089fc:	adrp	x28, 420000 <__fxstatat@plt+0x1dd40>
  408a00:	ldr	w20, [x0]
  408a04:	ldr	x27, [x28, #1336]
  408a08:	mov	x19, x0
  408a0c:	cmp	w8, w23
  408a10:	b.gt	408a7c <__fxstatat@plt+0x67bc>
  408a14:	mov	w8, #0x7fffffff            	// #2147483647
  408a18:	cmp	w23, w8
  408a1c:	stur	w20, [x29, #-12]
  408a20:	b.eq	408b44 <__fxstatat@plt+0x6884>  // b.none
  408a24:	adrp	x20, 420000 <__fxstatat@plt+0x1dd40>
  408a28:	add	x20, x20, #0x548
  408a2c:	add	w26, w23, #0x1
  408a30:	cmp	x27, x20
  408a34:	csel	x0, xzr, x27, eq  // eq = none
  408a38:	sbfiz	x1, x26, #4, #32
  408a3c:	bl	409ad0 <__fxstatat@plt+0x7810>
  408a40:	mov	x24, x0
  408a44:	cmp	x27, x20
  408a48:	str	x0, [x28, #1336]
  408a4c:	b.ne	408a58 <__fxstatat@plt+0x6798>  // b.any
  408a50:	ldr	q0, [x20]
  408a54:	str	q0, [x24]
  408a58:	ldrsw	x8, [x25, #1344]
  408a5c:	mov	w1, wzr
  408a60:	add	x0, x24, x8, lsl #4
  408a64:	sub	w8, w26, w8
  408a68:	sbfiz	x2, x8, #4, #32
  408a6c:	bl	401f60 <memset@plt>
  408a70:	ldur	w20, [x29, #-12]
  408a74:	mov	x27, x24
  408a78:	str	w26, [x25, #1344]
  408a7c:	add	x28, x27, w23, sxtw #4
  408a80:	mov	x27, x28
  408a84:	ldr	x26, [x28]
  408a88:	ldr	x23, [x27, #8]!
  408a8c:	ldp	w4, w8, [x22]
  408a90:	ldp	x7, x9, [x22, #40]
  408a94:	ldur	x3, [x29, #-8]
  408a98:	add	x24, x22, #0x8
  408a9c:	orr	w25, w8, #0x1
  408aa0:	mov	x0, x23
  408aa4:	mov	x1, x26
  408aa8:	mov	x2, x21
  408aac:	mov	w5, w25
  408ab0:	mov	x6, x24
  408ab4:	str	x9, [sp]
  408ab8:	bl	407b98 <__fxstatat@plt+0x58d8>
  408abc:	cmp	x26, x0
  408ac0:	b.hi	408b18 <__fxstatat@plt+0x6858>  // b.pmore
  408ac4:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  408ac8:	add	x8, x8, #0x6c0
  408acc:	add	x26, x0, #0x1
  408ad0:	cmp	x23, x8
  408ad4:	str	x26, [x28]
  408ad8:	b.eq	408ae4 <__fxstatat@plt+0x6824>  // b.none
  408adc:	mov	x0, x23
  408ae0:	bl	4020f0 <free@plt>
  408ae4:	mov	x0, x26
  408ae8:	bl	409b80 <__fxstatat@plt+0x78c0>
  408aec:	str	x0, [x27]
  408af0:	ldr	w4, [x22]
  408af4:	ldp	x7, x8, [x22, #40]
  408af8:	ldur	x3, [x29, #-8]
  408afc:	mov	x1, x26
  408b00:	mov	x2, x21
  408b04:	mov	w5, w25
  408b08:	mov	x6, x24
  408b0c:	mov	x23, x0
  408b10:	str	x8, [sp]
  408b14:	bl	407b98 <__fxstatat@plt+0x58d8>
  408b18:	str	w20, [x19]
  408b1c:	mov	x0, x23
  408b20:	ldp	x20, x19, [sp, #112]
  408b24:	ldp	x22, x21, [sp, #96]
  408b28:	ldp	x24, x23, [sp, #80]
  408b2c:	ldp	x26, x25, [sp, #64]
  408b30:	ldp	x28, x27, [sp, #48]
  408b34:	ldp	x29, x30, [sp, #32]
  408b38:	add	sp, sp, #0x80
  408b3c:	ret
  408b40:	bl	402020 <abort@plt>
  408b44:	bl	409c7c <__fxstatat@plt+0x79bc>
  408b48:	stp	x29, x30, [sp, #-16]!
  408b4c:	adrp	x3, 420000 <__fxstatat@plt+0x1dd40>
  408b50:	add	x3, x3, #0x688
  408b54:	mov	x29, sp
  408b58:	bl	4089bc <__fxstatat@plt+0x66fc>
  408b5c:	ldp	x29, x30, [sp], #16
  408b60:	ret
  408b64:	stp	x29, x30, [sp, #-16]!
  408b68:	mov	x1, x0
  408b6c:	mov	w0, wzr
  408b70:	mov	x29, sp
  408b74:	bl	40899c <__fxstatat@plt+0x66dc>
  408b78:	ldp	x29, x30, [sp], #16
  408b7c:	ret
  408b80:	stp	x29, x30, [sp, #-16]!
  408b84:	mov	x2, x1
  408b88:	mov	x1, x0
  408b8c:	mov	w0, wzr
  408b90:	mov	x29, sp
  408b94:	bl	408b48 <__fxstatat@plt+0x6888>
  408b98:	ldp	x29, x30, [sp], #16
  408b9c:	ret
  408ba0:	sub	sp, sp, #0x60
  408ba4:	stp	x20, x19, [sp, #80]
  408ba8:	mov	w20, w0
  408bac:	add	x8, sp, #0x8
  408bb0:	mov	w0, w1
  408bb4:	stp	x29, x30, [sp, #64]
  408bb8:	add	x29, sp, #0x40
  408bbc:	mov	x19, x2
  408bc0:	bl	408be8 <__fxstatat@plt+0x6928>
  408bc4:	add	x3, sp, #0x8
  408bc8:	mov	x2, #0xffffffffffffffff    	// #-1
  408bcc:	mov	w0, w20
  408bd0:	mov	x1, x19
  408bd4:	bl	4089bc <__fxstatat@plt+0x66fc>
  408bd8:	ldp	x20, x19, [sp, #80]
  408bdc:	ldp	x29, x30, [sp, #64]
  408be0:	add	sp, sp, #0x60
  408be4:	ret
  408be8:	stp	x29, x30, [sp, #-16]!
  408bec:	movi	v0.2d, #0x0
  408bf0:	cmp	w0, #0xa
  408bf4:	mov	x29, sp
  408bf8:	str	xzr, [x8, #48]
  408bfc:	stp	q0, q0, [x8, #16]
  408c00:	str	q0, [x8]
  408c04:	b.eq	408c14 <__fxstatat@plt+0x6954>  // b.none
  408c08:	str	w0, [x8]
  408c0c:	ldp	x29, x30, [sp], #16
  408c10:	ret
  408c14:	bl	402020 <abort@plt>
  408c18:	sub	sp, sp, #0x70
  408c1c:	str	x21, [sp, #80]
  408c20:	mov	w21, w0
  408c24:	add	x8, sp, #0x8
  408c28:	mov	w0, w1
  408c2c:	stp	x29, x30, [sp, #64]
  408c30:	stp	x20, x19, [sp, #96]
  408c34:	add	x29, sp, #0x40
  408c38:	mov	x19, x3
  408c3c:	mov	x20, x2
  408c40:	bl	408be8 <__fxstatat@plt+0x6928>
  408c44:	add	x3, sp, #0x8
  408c48:	mov	w0, w21
  408c4c:	mov	x1, x20
  408c50:	mov	x2, x19
  408c54:	bl	4089bc <__fxstatat@plt+0x66fc>
  408c58:	ldp	x20, x19, [sp, #96]
  408c5c:	ldr	x21, [sp, #80]
  408c60:	ldp	x29, x30, [sp, #64]
  408c64:	add	sp, sp, #0x70
  408c68:	ret
  408c6c:	stp	x29, x30, [sp, #-16]!
  408c70:	mov	x2, x1
  408c74:	mov	w1, w0
  408c78:	mov	w0, wzr
  408c7c:	mov	x29, sp
  408c80:	bl	408ba0 <__fxstatat@plt+0x68e0>
  408c84:	ldp	x29, x30, [sp], #16
  408c88:	ret
  408c8c:	stp	x29, x30, [sp, #-16]!
  408c90:	mov	x3, x2
  408c94:	mov	x2, x1
  408c98:	mov	w1, w0
  408c9c:	mov	w0, wzr
  408ca0:	mov	x29, sp
  408ca4:	bl	408c18 <__fxstatat@plt+0x6958>
  408ca8:	ldp	x29, x30, [sp], #16
  408cac:	ret
  408cb0:	sub	sp, sp, #0x60
  408cb4:	adrp	x9, 420000 <__fxstatat@plt+0x1dd40>
  408cb8:	add	x9, x9, #0x688
  408cbc:	ldp	q0, q1, [x9]
  408cc0:	ldr	q2, [x9, #32]
  408cc4:	ldr	x9, [x9, #48]
  408cc8:	mov	w8, w2
  408ccc:	stp	x20, x19, [sp, #80]
  408cd0:	mov	x19, x1
  408cd4:	mov	x20, x0
  408cd8:	mov	x0, sp
  408cdc:	mov	w2, #0x1                   	// #1
  408ce0:	mov	w1, w8
  408ce4:	stp	x29, x30, [sp, #64]
  408ce8:	add	x29, sp, #0x40
  408cec:	stp	q0, q1, [sp]
  408cf0:	str	q2, [sp, #32]
  408cf4:	str	x9, [sp, #48]
  408cf8:	bl	407a7c <__fxstatat@plt+0x57bc>
  408cfc:	mov	x3, sp
  408d00:	mov	w0, wzr
  408d04:	mov	x1, x20
  408d08:	mov	x2, x19
  408d0c:	bl	4089bc <__fxstatat@plt+0x66fc>
  408d10:	ldp	x20, x19, [sp, #80]
  408d14:	ldp	x29, x30, [sp, #64]
  408d18:	add	sp, sp, #0x60
  408d1c:	ret
  408d20:	stp	x29, x30, [sp, #-16]!
  408d24:	mov	w2, w1
  408d28:	mov	x1, #0xffffffffffffffff    	// #-1
  408d2c:	mov	x29, sp
  408d30:	bl	408cb0 <__fxstatat@plt+0x69f0>
  408d34:	ldp	x29, x30, [sp], #16
  408d38:	ret
  408d3c:	stp	x29, x30, [sp, #-16]!
  408d40:	mov	w1, #0x3a                  	// #58
  408d44:	mov	x29, sp
  408d48:	bl	408d20 <__fxstatat@plt+0x6a60>
  408d4c:	ldp	x29, x30, [sp], #16
  408d50:	ret
  408d54:	stp	x29, x30, [sp, #-16]!
  408d58:	mov	w2, #0x3a                  	// #58
  408d5c:	mov	x29, sp
  408d60:	bl	408cb0 <__fxstatat@plt+0x69f0>
  408d64:	ldp	x29, x30, [sp], #16
  408d68:	ret
  408d6c:	sub	sp, sp, #0x60
  408d70:	stp	x20, x19, [sp, #80]
  408d74:	mov	w20, w0
  408d78:	add	x8, sp, #0x8
  408d7c:	mov	w0, w1
  408d80:	stp	x29, x30, [sp, #64]
  408d84:	add	x29, sp, #0x40
  408d88:	mov	x19, x2
  408d8c:	bl	408be8 <__fxstatat@plt+0x6928>
  408d90:	add	x0, sp, #0x8
  408d94:	mov	w1, #0x3a                  	// #58
  408d98:	mov	w2, #0x1                   	// #1
  408d9c:	bl	407a7c <__fxstatat@plt+0x57bc>
  408da0:	add	x3, sp, #0x8
  408da4:	mov	x2, #0xffffffffffffffff    	// #-1
  408da8:	mov	w0, w20
  408dac:	mov	x1, x19
  408db0:	bl	4089bc <__fxstatat@plt+0x66fc>
  408db4:	ldp	x20, x19, [sp, #80]
  408db8:	ldp	x29, x30, [sp, #64]
  408dbc:	add	sp, sp, #0x60
  408dc0:	ret
  408dc4:	stp	x29, x30, [sp, #-16]!
  408dc8:	mov	x4, #0xffffffffffffffff    	// #-1
  408dcc:	mov	x29, sp
  408dd0:	bl	408ddc <__fxstatat@plt+0x6b1c>
  408dd4:	ldp	x29, x30, [sp], #16
  408dd8:	ret
  408ddc:	sub	sp, sp, #0x70
  408de0:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  408de4:	add	x8, x8, #0x688
  408de8:	ldp	q0, q1, [x8]
  408dec:	ldr	q2, [x8, #32]
  408df0:	ldr	x8, [x8, #48]
  408df4:	str	x21, [sp, #80]
  408df8:	mov	w21, w0
  408dfc:	mov	x0, sp
  408e00:	stp	x29, x30, [sp, #64]
  408e04:	stp	x20, x19, [sp, #96]
  408e08:	add	x29, sp, #0x40
  408e0c:	mov	x19, x4
  408e10:	mov	x20, x3
  408e14:	stp	q0, q1, [sp]
  408e18:	str	q2, [sp, #32]
  408e1c:	str	x8, [sp, #48]
  408e20:	bl	407ad4 <__fxstatat@plt+0x5814>
  408e24:	mov	x3, sp
  408e28:	mov	w0, w21
  408e2c:	mov	x1, x20
  408e30:	mov	x2, x19
  408e34:	bl	4089bc <__fxstatat@plt+0x66fc>
  408e38:	ldp	x20, x19, [sp, #96]
  408e3c:	ldr	x21, [sp, #80]
  408e40:	ldp	x29, x30, [sp, #64]
  408e44:	add	sp, sp, #0x70
  408e48:	ret
  408e4c:	stp	x29, x30, [sp, #-16]!
  408e50:	mov	x3, x2
  408e54:	mov	x2, x1
  408e58:	mov	x1, x0
  408e5c:	mov	w0, wzr
  408e60:	mov	x29, sp
  408e64:	bl	408dc4 <__fxstatat@plt+0x6b04>
  408e68:	ldp	x29, x30, [sp], #16
  408e6c:	ret
  408e70:	stp	x29, x30, [sp, #-16]!
  408e74:	mov	x4, x3
  408e78:	mov	x3, x2
  408e7c:	mov	x2, x1
  408e80:	mov	x1, x0
  408e84:	mov	w0, wzr
  408e88:	mov	x29, sp
  408e8c:	bl	408ddc <__fxstatat@plt+0x6b1c>
  408e90:	ldp	x29, x30, [sp], #16
  408e94:	ret
  408e98:	stp	x29, x30, [sp, #-16]!
  408e9c:	adrp	x3, 420000 <__fxstatat@plt+0x1dd40>
  408ea0:	add	x3, x3, #0x558
  408ea4:	mov	x29, sp
  408ea8:	bl	4089bc <__fxstatat@plt+0x66fc>
  408eac:	ldp	x29, x30, [sp], #16
  408eb0:	ret
  408eb4:	stp	x29, x30, [sp, #-16]!
  408eb8:	mov	x2, x1
  408ebc:	mov	x1, x0
  408ec0:	mov	w0, wzr
  408ec4:	mov	x29, sp
  408ec8:	bl	408e98 <__fxstatat@plt+0x6bd8>
  408ecc:	ldp	x29, x30, [sp], #16
  408ed0:	ret
  408ed4:	stp	x29, x30, [sp, #-16]!
  408ed8:	mov	x2, #0xffffffffffffffff    	// #-1
  408edc:	mov	x29, sp
  408ee0:	bl	408e98 <__fxstatat@plt+0x6bd8>
  408ee4:	ldp	x29, x30, [sp], #16
  408ee8:	ret
  408eec:	stp	x29, x30, [sp, #-16]!
  408ef0:	mov	x1, x0
  408ef4:	mov	w0, wzr
  408ef8:	mov	x29, sp
  408efc:	bl	408ed4 <__fxstatat@plt+0x6c14>
  408f00:	ldp	x29, x30, [sp], #16
  408f04:	ret
  408f08:	stp	x29, x30, [sp, #-48]!
  408f0c:	stp	x20, x19, [sp, #32]
  408f10:	mov	x20, x0
  408f14:	mov	w19, w1
  408f18:	mov	w2, #0x5                   	// #5
  408f1c:	mov	x0, xzr
  408f20:	mov	x1, x20
  408f24:	str	x21, [sp, #16]
  408f28:	mov	x29, sp
  408f2c:	bl	4021f0 <dcgettext@plt>
  408f30:	cmp	x0, x20
  408f34:	b.ne	408fc0 <__fxstatat@plt+0x6d00>  // b.any
  408f38:	bl	40b574 <__fxstatat@plt+0x92b4>
  408f3c:	mov	w1, #0x55                  	// #85
  408f40:	mov	w2, #0x54                  	// #84
  408f44:	mov	w3, #0x46                  	// #70
  408f48:	mov	w4, #0x2d                  	// #45
  408f4c:	mov	w5, #0x38                  	// #56
  408f50:	mov	w6, wzr
  408f54:	mov	w7, wzr
  408f58:	mov	x21, x0
  408f5c:	bl	408fec <__fxstatat@plt+0x6d2c>
  408f60:	cbz	w0, 408f7c <__fxstatat@plt+0x6cbc>
  408f64:	ldrb	w8, [x20]
  408f68:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  408f6c:	adrp	x10, 40e000 <__fxstatat@plt+0xbd40>
  408f70:	add	x9, x9, #0x832
  408f74:	add	x10, x10, #0x82e
  408f78:	b	408fb8 <__fxstatat@plt+0x6cf8>
  408f7c:	mov	w1, #0x47                  	// #71
  408f80:	mov	w2, #0x42                  	// #66
  408f84:	mov	w3, #0x31                  	// #49
  408f88:	mov	w4, #0x38                  	// #56
  408f8c:	mov	w5, #0x30                  	// #48
  408f90:	mov	w6, #0x33                  	// #51
  408f94:	mov	w7, #0x30                  	// #48
  408f98:	mov	x0, x21
  408f9c:	bl	408fec <__fxstatat@plt+0x6d2c>
  408fa0:	cbz	w0, 408fd0 <__fxstatat@plt+0x6d10>
  408fa4:	ldrb	w8, [x20]
  408fa8:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  408fac:	adrp	x10, 40e000 <__fxstatat@plt+0xbd40>
  408fb0:	add	x9, x9, #0x83a
  408fb4:	add	x10, x10, #0x836
  408fb8:	cmp	w8, #0x60
  408fbc:	csel	x0, x10, x9, eq  // eq = none
  408fc0:	ldp	x20, x19, [sp, #32]
  408fc4:	ldr	x21, [sp, #16]
  408fc8:	ldp	x29, x30, [sp], #48
  408fcc:	ret
  408fd0:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  408fd4:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  408fd8:	add	x8, x8, #0xce9
  408fdc:	add	x9, x9, #0x1cb
  408fe0:	cmp	w19, #0x9
  408fe4:	csel	x0, x9, x8, eq  // eq = none
  408fe8:	b	408fc0 <__fxstatat@plt+0x6d00>
  408fec:	stp	x29, x30, [sp, #-80]!
  408ff0:	stp	x26, x25, [sp, #16]
  408ff4:	mov	x25, x0
  408ff8:	and	w0, w1, #0xff
  408ffc:	stp	x24, x23, [sp, #32]
  409000:	stp	x22, x21, [sp, #48]
  409004:	stp	x20, x19, [sp, #64]
  409008:	mov	x29, sp
  40900c:	mov	w19, w7
  409010:	mov	w20, w6
  409014:	mov	w21, w5
  409018:	mov	w22, w4
  40901c:	mov	w23, w3
  409020:	mov	w24, w2
  409024:	mov	w26, w1
  409028:	bl	40508c <__fxstatat@plt+0x2dcc>
  40902c:	ldrb	w8, [x25]
  409030:	tbz	w0, #0, 409048 <__fxstatat@plt+0x6d88>
  409034:	and	w8, w8, #0xffffffdf
  409038:	cmp	w8, w26, uxtb
  40903c:	b.eq	409050 <__fxstatat@plt+0x6d90>  // b.none
  409040:	mov	w0, wzr
  409044:	b	409080 <__fxstatat@plt+0x6dc0>
  409048:	cmp	w8, w26, uxtb
  40904c:	b.ne	409040 <__fxstatat@plt+0x6d80>  // b.any
  409050:	tst	w26, #0xff
  409054:	b.eq	40907c <__fxstatat@plt+0x6dbc>  // b.none
  409058:	mov	x0, x25
  40905c:	mov	w1, w24
  409060:	mov	w2, w23
  409064:	mov	w3, w22
  409068:	mov	w4, w21
  40906c:	mov	w5, w20
  409070:	mov	w6, w19
  409074:	bl	409098 <__fxstatat@plt+0x6dd8>
  409078:	b	409080 <__fxstatat@plt+0x6dc0>
  40907c:	mov	w0, #0x1                   	// #1
  409080:	ldp	x20, x19, [sp, #64]
  409084:	ldp	x22, x21, [sp, #48]
  409088:	ldp	x24, x23, [sp, #32]
  40908c:	ldp	x26, x25, [sp, #16]
  409090:	ldp	x29, x30, [sp], #80
  409094:	ret
  409098:	stp	x29, x30, [sp, #-80]!
  40909c:	stp	x24, x23, [sp, #32]
  4090a0:	mov	x24, x0
  4090a4:	and	w0, w1, #0xff
  4090a8:	str	x25, [sp, #16]
  4090ac:	stp	x22, x21, [sp, #48]
  4090b0:	stp	x20, x19, [sp, #64]
  4090b4:	mov	x29, sp
  4090b8:	mov	w19, w6
  4090bc:	mov	w20, w5
  4090c0:	mov	w21, w4
  4090c4:	mov	w22, w3
  4090c8:	mov	w23, w2
  4090cc:	mov	w25, w1
  4090d0:	bl	40508c <__fxstatat@plt+0x2dcc>
  4090d4:	ldrb	w8, [x24, #1]
  4090d8:	tbz	w0, #0, 4090f0 <__fxstatat@plt+0x6e30>
  4090dc:	and	w8, w8, #0xffffffdf
  4090e0:	cmp	w8, w25, uxtb
  4090e4:	b.eq	4090f8 <__fxstatat@plt+0x6e38>  // b.none
  4090e8:	mov	w0, wzr
  4090ec:	b	409124 <__fxstatat@plt+0x6e64>
  4090f0:	cmp	w8, w25, uxtb
  4090f4:	b.ne	4090e8 <__fxstatat@plt+0x6e28>  // b.any
  4090f8:	tst	w25, #0xff
  4090fc:	b.eq	409120 <__fxstatat@plt+0x6e60>  // b.none
  409100:	mov	x0, x24
  409104:	mov	w1, w23
  409108:	mov	w2, w22
  40910c:	mov	w3, w21
  409110:	mov	w4, w20
  409114:	mov	w5, w19
  409118:	bl	40913c <__fxstatat@plt+0x6e7c>
  40911c:	b	409124 <__fxstatat@plt+0x6e64>
  409120:	mov	w0, #0x1                   	// #1
  409124:	ldp	x20, x19, [sp, #64]
  409128:	ldp	x22, x21, [sp, #48]
  40912c:	ldp	x24, x23, [sp, #32]
  409130:	ldr	x25, [sp, #16]
  409134:	ldp	x29, x30, [sp], #80
  409138:	ret
  40913c:	stp	x29, x30, [sp, #-64]!
  409140:	stp	x24, x23, [sp, #16]
  409144:	mov	x23, x0
  409148:	and	w0, w1, #0xff
  40914c:	stp	x22, x21, [sp, #32]
  409150:	stp	x20, x19, [sp, #48]
  409154:	mov	x29, sp
  409158:	mov	w19, w5
  40915c:	mov	w20, w4
  409160:	mov	w21, w3
  409164:	mov	w22, w2
  409168:	mov	w24, w1
  40916c:	bl	40508c <__fxstatat@plt+0x2dcc>
  409170:	ldrb	w8, [x23, #2]
  409174:	tbz	w0, #0, 40918c <__fxstatat@plt+0x6ecc>
  409178:	and	w8, w8, #0xffffffdf
  40917c:	cmp	w8, w24, uxtb
  409180:	b.eq	409194 <__fxstatat@plt+0x6ed4>  // b.none
  409184:	mov	w0, wzr
  409188:	b	4091bc <__fxstatat@plt+0x6efc>
  40918c:	cmp	w8, w24, uxtb
  409190:	b.ne	409184 <__fxstatat@plt+0x6ec4>  // b.any
  409194:	tst	w24, #0xff
  409198:	b.eq	4091b8 <__fxstatat@plt+0x6ef8>  // b.none
  40919c:	mov	x0, x23
  4091a0:	mov	w1, w22
  4091a4:	mov	w2, w21
  4091a8:	mov	w3, w20
  4091ac:	mov	w4, w19
  4091b0:	bl	4091d0 <__fxstatat@plt+0x6f10>
  4091b4:	b	4091bc <__fxstatat@plt+0x6efc>
  4091b8:	mov	w0, #0x1                   	// #1
  4091bc:	ldp	x20, x19, [sp, #48]
  4091c0:	ldp	x22, x21, [sp, #32]
  4091c4:	ldp	x24, x23, [sp, #16]
  4091c8:	ldp	x29, x30, [sp], #64
  4091cc:	ret
  4091d0:	stp	x29, x30, [sp, #-64]!
  4091d4:	stp	x22, x21, [sp, #32]
  4091d8:	mov	x22, x0
  4091dc:	and	w0, w1, #0xff
  4091e0:	str	x23, [sp, #16]
  4091e4:	stp	x20, x19, [sp, #48]
  4091e8:	mov	x29, sp
  4091ec:	mov	w19, w4
  4091f0:	mov	w20, w3
  4091f4:	mov	w21, w2
  4091f8:	mov	w23, w1
  4091fc:	bl	40508c <__fxstatat@plt+0x2dcc>
  409200:	ldrb	w8, [x22, #3]
  409204:	tbz	w0, #0, 40921c <__fxstatat@plt+0x6f5c>
  409208:	and	w8, w8, #0xffffffdf
  40920c:	cmp	w8, w23, uxtb
  409210:	b.eq	409224 <__fxstatat@plt+0x6f64>  // b.none
  409214:	mov	w0, wzr
  409218:	b	409248 <__fxstatat@plt+0x6f88>
  40921c:	cmp	w8, w23, uxtb
  409220:	b.ne	409214 <__fxstatat@plt+0x6f54>  // b.any
  409224:	tst	w23, #0xff
  409228:	b.eq	409244 <__fxstatat@plt+0x6f84>  // b.none
  40922c:	mov	x0, x22
  409230:	mov	w1, w21
  409234:	mov	w2, w20
  409238:	mov	w3, w19
  40923c:	bl	40925c <__fxstatat@plt+0x6f9c>
  409240:	b	409248 <__fxstatat@plt+0x6f88>
  409244:	mov	w0, #0x1                   	// #1
  409248:	ldp	x20, x19, [sp, #48]
  40924c:	ldp	x22, x21, [sp, #32]
  409250:	ldr	x23, [sp, #16]
  409254:	ldp	x29, x30, [sp], #64
  409258:	ret
  40925c:	stp	x29, x30, [sp, #-48]!
  409260:	stp	x22, x21, [sp, #16]
  409264:	mov	x21, x0
  409268:	and	w0, w1, #0xff
  40926c:	stp	x20, x19, [sp, #32]
  409270:	mov	x29, sp
  409274:	mov	w19, w3
  409278:	mov	w20, w2
  40927c:	mov	w22, w1
  409280:	bl	40508c <__fxstatat@plt+0x2dcc>
  409284:	ldrb	w8, [x21, #4]
  409288:	tbz	w0, #0, 4092a0 <__fxstatat@plt+0x6fe0>
  40928c:	and	w8, w8, #0xffffffdf
  409290:	cmp	w8, w22, uxtb
  409294:	b.eq	4092a8 <__fxstatat@plt+0x6fe8>  // b.none
  409298:	mov	w0, wzr
  40929c:	b	4092c8 <__fxstatat@plt+0x7008>
  4092a0:	cmp	w8, w22, uxtb
  4092a4:	b.ne	409298 <__fxstatat@plt+0x6fd8>  // b.any
  4092a8:	tst	w22, #0xff
  4092ac:	b.eq	4092c4 <__fxstatat@plt+0x7004>  // b.none
  4092b0:	mov	x0, x21
  4092b4:	mov	w1, w20
  4092b8:	mov	w2, w19
  4092bc:	bl	4092d8 <__fxstatat@plt+0x7018>
  4092c0:	b	4092c8 <__fxstatat@plt+0x7008>
  4092c4:	mov	w0, #0x1                   	// #1
  4092c8:	ldp	x20, x19, [sp, #32]
  4092cc:	ldp	x22, x21, [sp, #16]
  4092d0:	ldp	x29, x30, [sp], #48
  4092d4:	ret
  4092d8:	stp	x29, x30, [sp, #-48]!
  4092dc:	stp	x20, x19, [sp, #32]
  4092e0:	mov	x20, x0
  4092e4:	and	w0, w1, #0xff
  4092e8:	str	x21, [sp, #16]
  4092ec:	mov	x29, sp
  4092f0:	mov	w19, w2
  4092f4:	mov	w21, w1
  4092f8:	bl	40508c <__fxstatat@plt+0x2dcc>
  4092fc:	ldrb	w8, [x20, #5]
  409300:	tbz	w0, #0, 409318 <__fxstatat@plt+0x7058>
  409304:	and	w8, w8, #0xffffffdf
  409308:	cmp	w8, w21, uxtb
  40930c:	b.eq	409320 <__fxstatat@plt+0x7060>  // b.none
  409310:	mov	w0, wzr
  409314:	b	40933c <__fxstatat@plt+0x707c>
  409318:	cmp	w8, w21, uxtb
  40931c:	b.ne	409310 <__fxstatat@plt+0x7050>  // b.any
  409320:	tst	w21, #0xff
  409324:	b.eq	409338 <__fxstatat@plt+0x7078>  // b.none
  409328:	mov	x0, x20
  40932c:	mov	w1, w19
  409330:	bl	40934c <__fxstatat@plt+0x708c>
  409334:	b	40933c <__fxstatat@plt+0x707c>
  409338:	mov	w0, #0x1                   	// #1
  40933c:	ldp	x20, x19, [sp, #32]
  409340:	ldr	x21, [sp, #16]
  409344:	ldp	x29, x30, [sp], #48
  409348:	ret
  40934c:	stp	x29, x30, [sp, #-32]!
  409350:	stp	x20, x19, [sp, #16]
  409354:	mov	x19, x0
  409358:	and	w0, w1, #0xff
  40935c:	mov	x29, sp
  409360:	mov	w20, w1
  409364:	bl	40508c <__fxstatat@plt+0x2dcc>
  409368:	ldrb	w8, [x19, #6]
  40936c:	tbz	w0, #0, 409384 <__fxstatat@plt+0x70c4>
  409370:	and	w8, w8, #0xffffffdf
  409374:	cmp	w8, w20, uxtb
  409378:	b.eq	40938c <__fxstatat@plt+0x70cc>  // b.none
  40937c:	mov	w0, wzr
  409380:	b	4093a4 <__fxstatat@plt+0x70e4>
  409384:	cmp	w8, w20, uxtb
  409388:	b.ne	40937c <__fxstatat@plt+0x70bc>  // b.any
  40938c:	tst	w20, #0xff
  409390:	b.eq	4093a0 <__fxstatat@plt+0x70e0>  // b.none
  409394:	mov	x0, x19
  409398:	bl	4093b0 <__fxstatat@plt+0x70f0>
  40939c:	b	4093a4 <__fxstatat@plt+0x70e4>
  4093a0:	mov	w0, #0x1                   	// #1
  4093a4:	ldp	x20, x19, [sp, #16]
  4093a8:	ldp	x29, x30, [sp], #32
  4093ac:	ret
  4093b0:	stp	x29, x30, [sp, #-32]!
  4093b4:	str	x19, [sp, #16]
  4093b8:	mov	x19, x0
  4093bc:	mov	w0, wzr
  4093c0:	mov	x29, sp
  4093c4:	bl	40508c <__fxstatat@plt+0x2dcc>
  4093c8:	ldrb	w8, [x19, #7]
  4093cc:	tbz	w0, #0, 4093e0 <__fxstatat@plt+0x7120>
  4093d0:	tst	w8, #0xffffffdf
  4093d4:	b.eq	4093e4 <__fxstatat@plt+0x7124>  // b.none
  4093d8:	mov	w0, wzr
  4093dc:	b	4093e8 <__fxstatat@plt+0x7128>
  4093e0:	cbnz	w8, 4093d8 <__fxstatat@plt+0x7118>
  4093e4:	mov	w0, #0x1                   	// #1
  4093e8:	ldr	x19, [sp, #16]
  4093ec:	ldp	x29, x30, [sp], #32
  4093f0:	ret
  4093f4:	stp	x29, x30, [sp, #-16]!
  4093f8:	mov	x3, x1
  4093fc:	mov	x1, x0
  409400:	mov	w0, #0xffffff9c            	// #-100
  409404:	mov	w2, #0xffffff9c            	// #-100
  409408:	mov	x29, sp
  40940c:	bl	40941c <__fxstatat@plt+0x715c>
  409410:	and	w0, w0, #0x1
  409414:	ldp	x29, x30, [sp], #16
  409418:	ret
  40941c:	sub	sp, sp, #0x150
  409420:	stp	x22, x21, [sp, #304]
  409424:	mov	w21, w0
  409428:	mov	x0, x1
  40942c:	stp	x29, x30, [sp, #256]
  409430:	stp	x28, x25, [sp, #272]
  409434:	stp	x24, x23, [sp, #288]
  409438:	stp	x20, x19, [sp, #320]
  40943c:	add	x29, sp, #0x100
  409440:	mov	x20, x3
  409444:	mov	w19, w2
  409448:	mov	x22, x1
  40944c:	bl	405898 <__fxstatat@plt+0x35d8>
  409450:	mov	x23, x0
  409454:	mov	x0, x20
  409458:	bl	405898 <__fxstatat@plt+0x35d8>
  40945c:	mov	x24, x0
  409460:	mov	x0, x23
  409464:	bl	4058e4 <__fxstatat@plt+0x3624>
  409468:	mov	x25, x0
  40946c:	mov	x0, x24
  409470:	bl	4058e4 <__fxstatat@plt+0x3624>
  409474:	cmp	x25, x0
  409478:	b.ne	409490 <__fxstatat@plt+0x71d0>  // b.any
  40947c:	mov	x2, x0
  409480:	mov	x0, x23
  409484:	mov	x1, x24
  409488:	bl	401fb0 <bcmp@plt>
  40948c:	cbz	w0, 4094b4 <__fxstatat@plt+0x71f4>
  409490:	mov	w19, wzr
  409494:	mov	w0, w19
  409498:	ldp	x20, x19, [sp, #320]
  40949c:	ldp	x22, x21, [sp, #304]
  4094a0:	ldp	x24, x23, [sp, #288]
  4094a4:	ldp	x28, x25, [sp, #272]
  4094a8:	ldp	x29, x30, [sp, #256]
  4094ac:	add	sp, sp, #0x150
  4094b0:	ret
  4094b4:	mov	x0, x22
  4094b8:	bl	4057b8 <__fxstatat@plt+0x34f8>
  4094bc:	mov	x22, x0
  4094c0:	add	x2, sp, #0x80
  4094c4:	mov	w3, #0x100                 	// #256
  4094c8:	mov	w0, w21
  4094cc:	mov	x1, x22
  4094d0:	bl	40d108 <__fxstatat@plt+0xae48>
  4094d4:	cbz	w0, 4094f4 <__fxstatat@plt+0x7234>
  4094d8:	bl	402270 <__errno_location@plt>
  4094dc:	ldr	w1, [x0]
  4094e0:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  4094e4:	add	x2, x2, #0xe67
  4094e8:	mov	w0, #0x1                   	// #1
  4094ec:	mov	x3, x22
  4094f0:	bl	401dc0 <error@plt>
  4094f4:	mov	x0, x22
  4094f8:	bl	4020f0 <free@plt>
  4094fc:	mov	x0, x20
  409500:	bl	4057b8 <__fxstatat@plt+0x34f8>
  409504:	mov	x20, x0
  409508:	mov	x2, sp
  40950c:	mov	w3, #0x100                 	// #256
  409510:	mov	w0, w19
  409514:	mov	x1, x20
  409518:	bl	40d108 <__fxstatat@plt+0xae48>
  40951c:	cbz	w0, 40953c <__fxstatat@plt+0x727c>
  409520:	bl	402270 <__errno_location@plt>
  409524:	ldr	w1, [x0]
  409528:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  40952c:	add	x2, x2, #0xe67
  409530:	mov	w0, #0x1                   	// #1
  409534:	mov	x3, x20
  409538:	bl	401dc0 <error@plt>
  40953c:	ldp	x11, x8, [sp]
  409540:	ldp	x10, x9, [sp, #128]
  409544:	mov	x0, x20
  409548:	cmp	x9, x8
  40954c:	cset	w8, eq  // eq = none
  409550:	cmp	x10, x11
  409554:	cset	w9, eq  // eq = none
  409558:	and	w19, w8, w9
  40955c:	bl	4020f0 <free@plt>
  409560:	b	409494 <__fxstatat@plt+0x71d4>
  409564:	stp	x29, x30, [sp, #-32]!
  409568:	str	x19, [sp, #16]
  40956c:	mov	x19, x0
  409570:	str	xzr, [x0, #8]
  409574:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  409578:	add	x0, x0, #0x460
  40957c:	mov	w1, #0x80000               	// #524288
  409580:	mov	x29, sp
  409584:	bl	40b444 <__fxstatat@plt+0x9184>
  409588:	str	w0, [x19]
  40958c:	tbnz	w0, #31, 409598 <__fxstatat@plt+0x72d8>
  409590:	mov	w0, wzr
  409594:	b	4095b0 <__fxstatat@plt+0x72f0>
  409598:	mov	x0, xzr
  40959c:	mov	x1, xzr
  4095a0:	bl	401d70 <getcwd@plt>
  4095a4:	cmp	x0, #0x0
  4095a8:	str	x0, [x19, #8]
  4095ac:	csetm	w0, eq  // eq = none
  4095b0:	ldr	x19, [sp, #16]
  4095b4:	ldp	x29, x30, [sp], #32
  4095b8:	ret
  4095bc:	stp	x29, x30, [sp, #-16]!
  4095c0:	mov	x8, x0
  4095c4:	ldr	w0, [x0]
  4095c8:	mov	x29, sp
  4095cc:	tbnz	w0, #31, 4095dc <__fxstatat@plt+0x731c>
  4095d0:	bl	401dd0 <fchdir@plt>
  4095d4:	ldp	x29, x30, [sp], #16
  4095d8:	ret
  4095dc:	ldr	x0, [x8, #8]
  4095e0:	bl	40a18c <__fxstatat@plt+0x7ecc>
  4095e4:	ldp	x29, x30, [sp], #16
  4095e8:	ret
  4095ec:	stp	x29, x30, [sp, #-32]!
  4095f0:	str	x19, [sp, #16]
  4095f4:	mov	x19, x0
  4095f8:	ldr	w0, [x0]
  4095fc:	mov	x29, sp
  409600:	tbnz	w0, #31, 409608 <__fxstatat@plt+0x7348>
  409604:	bl	401fe0 <close@plt>
  409608:	ldr	x0, [x19, #8]
  40960c:	bl	4020f0 <free@plt>
  409610:	ldr	x19, [sp, #16]
  409614:	ldp	x29, x30, [sp], #32
  409618:	ret
  40961c:	sub	sp, sp, #0x50
  409620:	str	x21, [sp, #48]
  409624:	stp	x20, x19, [sp, #64]
  409628:	mov	x21, x5
  40962c:	mov	x20, x4
  409630:	mov	x5, x3
  409634:	mov	x4, x2
  409638:	mov	x19, x0
  40963c:	stp	x29, x30, [sp, #32]
  409640:	add	x29, sp, #0x20
  409644:	cbz	x1, 409664 <__fxstatat@plt+0x73a4>
  409648:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  40964c:	mov	x3, x1
  409650:	add	x2, x2, #0x847
  409654:	mov	w1, #0x1                   	// #1
  409658:	mov	x0, x19
  40965c:	bl	402090 <__fprintf_chk@plt>
  409660:	b	409680 <__fxstatat@plt+0x73c0>
  409664:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  409668:	add	x2, x2, #0x853
  40966c:	mov	w1, #0x1                   	// #1
  409670:	mov	x0, x19
  409674:	mov	x3, x4
  409678:	mov	x4, x5
  40967c:	bl	402090 <__fprintf_chk@plt>
  409680:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409684:	add	x1, x1, #0x85a
  409688:	mov	w2, #0x5                   	// #5
  40968c:	mov	x0, xzr
  409690:	bl	4021f0 <dcgettext@plt>
  409694:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  409698:	mov	x3, x0
  40969c:	add	x2, x2, #0xb25
  4096a0:	mov	w1, #0x1                   	// #1
  4096a4:	mov	w4, #0x7e3                 	// #2019
  4096a8:	mov	x0, x19
  4096ac:	bl	402090 <__fprintf_chk@plt>
  4096b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4096b4:	add	x1, x1, #0x85e
  4096b8:	mov	w2, #0x5                   	// #5
  4096bc:	mov	x0, xzr
  4096c0:	bl	4021f0 <dcgettext@plt>
  4096c4:	mov	x1, x19
  4096c8:	bl	402210 <fputs_unlocked@plt>
  4096cc:	cmp	x21, #0x9
  4096d0:	b.hi	409718 <__fxstatat@plt+0x7458>  // b.pmore
  4096d4:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  4096d8:	add	x8, x8, #0x83d
  4096dc:	adr	x9, 4096ec <__fxstatat@plt+0x742c>
  4096e0:	ldrb	w10, [x8, x21]
  4096e4:	add	x9, x9, x10, lsl #2
  4096e8:	br	x9
  4096ec:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4096f0:	add	x1, x1, #0x92a
  4096f4:	mov	w2, #0x5                   	// #5
  4096f8:	mov	x0, xzr
  4096fc:	bl	4021f0 <dcgettext@plt>
  409700:	ldr	x3, [x20]
  409704:	mov	x2, x0
  409708:	mov	w1, #0x1                   	// #1
  40970c:	mov	x0, x19
  409710:	bl	402090 <__fprintf_chk@plt>
  409714:	b	4098b0 <__fxstatat@plt+0x75f0>
  409718:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40971c:	add	x1, x1, #0xa69
  409720:	b	409844 <__fxstatat@plt+0x7584>
  409724:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409728:	add	x1, x1, #0x93a
  40972c:	mov	w2, #0x5                   	// #5
  409730:	mov	x0, xzr
  409734:	bl	4021f0 <dcgettext@plt>
  409738:	ldp	x3, x4, [x20]
  40973c:	mov	x2, x0
  409740:	mov	w1, #0x1                   	// #1
  409744:	mov	x0, x19
  409748:	bl	402090 <__fprintf_chk@plt>
  40974c:	b	4098b0 <__fxstatat@plt+0x75f0>
  409750:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409754:	add	x1, x1, #0x951
  409758:	mov	w2, #0x5                   	// #5
  40975c:	mov	x0, xzr
  409760:	bl	4021f0 <dcgettext@plt>
  409764:	ldp	x3, x4, [x20]
  409768:	ldr	x5, [x20, #16]
  40976c:	mov	x2, x0
  409770:	mov	w1, #0x1                   	// #1
  409774:	mov	x0, x19
  409778:	bl	402090 <__fprintf_chk@plt>
  40977c:	b	4098b0 <__fxstatat@plt+0x75f0>
  409780:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409784:	add	x1, x1, #0x96d
  409788:	mov	w2, #0x5                   	// #5
  40978c:	mov	x0, xzr
  409790:	bl	4021f0 <dcgettext@plt>
  409794:	ldp	x3, x4, [x20]
  409798:	ldp	x5, x6, [x20, #16]
  40979c:	mov	x2, x0
  4097a0:	mov	w1, #0x1                   	// #1
  4097a4:	mov	x0, x19
  4097a8:	bl	402090 <__fprintf_chk@plt>
  4097ac:	b	4098b0 <__fxstatat@plt+0x75f0>
  4097b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4097b4:	add	x1, x1, #0x98d
  4097b8:	mov	w2, #0x5                   	// #5
  4097bc:	mov	x0, xzr
  4097c0:	bl	4021f0 <dcgettext@plt>
  4097c4:	ldp	x3, x4, [x20]
  4097c8:	ldp	x5, x6, [x20, #16]
  4097cc:	ldr	x7, [x20, #32]
  4097d0:	mov	x2, x0
  4097d4:	mov	w1, #0x1                   	// #1
  4097d8:	b	4098a8 <__fxstatat@plt+0x75e8>
  4097dc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4097e0:	add	x1, x1, #0x9b1
  4097e4:	mov	w2, #0x5                   	// #5
  4097e8:	mov	x0, xzr
  4097ec:	bl	4021f0 <dcgettext@plt>
  4097f0:	ldp	x3, x4, [x20]
  4097f4:	ldp	x5, x6, [x20, #16]
  4097f8:	ldp	x7, x8, [x20, #32]
  4097fc:	mov	x2, x0
  409800:	b	409830 <__fxstatat@plt+0x7570>
  409804:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409808:	add	x1, x1, #0x9d9
  40980c:	mov	w2, #0x5                   	// #5
  409810:	mov	x0, xzr
  409814:	bl	4021f0 <dcgettext@plt>
  409818:	ldr	x9, [x20, #48]
  40981c:	ldp	x3, x4, [x20]
  409820:	ldp	x5, x6, [x20, #16]
  409824:	ldp	x7, x8, [x20, #32]
  409828:	mov	x2, x0
  40982c:	str	x9, [sp, #8]
  409830:	mov	w1, #0x1                   	// #1
  409834:	str	x8, [sp]
  409838:	b	4098a8 <__fxstatat@plt+0x75e8>
  40983c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409840:	add	x1, x1, #0xa35
  409844:	mov	w2, #0x5                   	// #5
  409848:	mov	x0, xzr
  40984c:	bl	4021f0 <dcgettext@plt>
  409850:	ldp	x3, x4, [x20]
  409854:	ldp	x5, x6, [x20, #16]
  409858:	ldr	x7, [x20, #32]
  40985c:	ldur	q0, [x20, #40]
  409860:	ldp	x8, x9, [x20, #56]
  409864:	mov	x2, x0
  409868:	str	x9, [sp, #24]
  40986c:	b	40989c <__fxstatat@plt+0x75dc>
  409870:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409874:	add	x1, x1, #0xa05
  409878:	mov	w2, #0x5                   	// #5
  40987c:	mov	x0, xzr
  409880:	bl	4021f0 <dcgettext@plt>
  409884:	ldp	x3, x4, [x20]
  409888:	ldp	x5, x6, [x20, #16]
  40988c:	ldr	x7, [x20, #32]
  409890:	ldur	q0, [x20, #40]
  409894:	ldr	x8, [x20, #56]
  409898:	mov	x2, x0
  40989c:	mov	w1, #0x1                   	// #1
  4098a0:	str	x8, [sp, #16]
  4098a4:	str	q0, [sp]
  4098a8:	mov	x0, x19
  4098ac:	bl	402090 <__fprintf_chk@plt>
  4098b0:	ldp	x20, x19, [sp, #64]
  4098b4:	ldr	x21, [sp, #48]
  4098b8:	ldp	x29, x30, [sp, #32]
  4098bc:	add	sp, sp, #0x50
  4098c0:	ret
  4098c4:	stp	x29, x30, [sp, #-16]!
  4098c8:	mov	x8, xzr
  4098cc:	mov	x29, sp
  4098d0:	ldr	x9, [x4, x8, lsl #3]
  4098d4:	add	x8, x8, #0x1
  4098d8:	cbnz	x9, 4098d0 <__fxstatat@plt+0x7610>
  4098dc:	sub	x5, x8, #0x1
  4098e0:	bl	40961c <__fxstatat@plt+0x735c>
  4098e4:	ldp	x29, x30, [sp], #16
  4098e8:	ret
  4098ec:	sub	sp, sp, #0x60
  4098f0:	mov	x5, xzr
  4098f4:	mov	x8, sp
  4098f8:	stp	x29, x30, [sp, #80]
  4098fc:	add	x29, sp, #0x50
  409900:	ldrsw	x9, [x4, #24]
  409904:	tbz	w9, #31, 409918 <__fxstatat@plt+0x7658>
  409908:	add	w10, w9, #0x8
  40990c:	cmp	w10, #0x0
  409910:	str	w10, [x4, #24]
  409914:	b.le	409940 <__fxstatat@plt+0x7680>
  409918:	ldr	x9, [x4]
  40991c:	add	x10, x9, #0x8
  409920:	str	x10, [x4]
  409924:	ldr	x9, [x9]
  409928:	str	x9, [x8, x5, lsl #3]
  40992c:	cbz	x9, 40994c <__fxstatat@plt+0x768c>
  409930:	add	x5, x5, #0x1
  409934:	cmp	x5, #0xa
  409938:	b.ne	409900 <__fxstatat@plt+0x7640>  // b.any
  40993c:	b	40994c <__fxstatat@plt+0x768c>
  409940:	ldr	x10, [x4, #8]
  409944:	add	x9, x10, x9
  409948:	b	409924 <__fxstatat@plt+0x7664>
  40994c:	mov	x4, sp
  409950:	bl	40961c <__fxstatat@plt+0x735c>
  409954:	ldp	x29, x30, [sp, #80]
  409958:	add	sp, sp, #0x60
  40995c:	ret
  409960:	sub	sp, sp, #0xf0
  409964:	stp	x29, x30, [sp, #224]
  409968:	add	x29, sp, #0xe0
  40996c:	mov	x8, #0xffffffffffffffe0    	// #-32
  409970:	mov	x9, sp
  409974:	sub	x10, x29, #0x60
  409978:	movk	x8, #0xff80, lsl #32
  40997c:	add	x11, x29, #0x10
  409980:	add	x9, x9, #0x80
  409984:	add	x10, x10, #0x20
  409988:	stp	x9, x8, [x29, #-16]
  40998c:	stp	x11, x10, [x29, #-32]
  409990:	stp	x4, x5, [x29, #-96]
  409994:	stp	x6, x7, [x29, #-80]
  409998:	stp	q0, q1, [sp]
  40999c:	ldp	q0, q1, [x29, #-32]
  4099a0:	sub	x4, x29, #0x40
  4099a4:	stp	q2, q3, [sp, #32]
  4099a8:	stp	q4, q5, [sp, #64]
  4099ac:	stp	q6, q7, [sp, #96]
  4099b0:	stp	q0, q1, [x29, #-64]
  4099b4:	bl	4098ec <__fxstatat@plt+0x762c>
  4099b8:	ldp	x29, x30, [sp, #224]
  4099bc:	add	sp, sp, #0xf0
  4099c0:	ret
  4099c4:	stp	x29, x30, [sp, #-16]!
  4099c8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4099cc:	add	x1, x1, #0xaa5
  4099d0:	mov	w2, #0x5                   	// #5
  4099d4:	mov	x0, xzr
  4099d8:	mov	x29, sp
  4099dc:	bl	4021f0 <dcgettext@plt>
  4099e0:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  4099e4:	mov	x1, x0
  4099e8:	add	x2, x2, #0xaba
  4099ec:	mov	w0, #0x1                   	// #1
  4099f0:	bl	401f50 <__printf_chk@plt>
  4099f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  4099f8:	add	x1, x1, #0xad0
  4099fc:	mov	w2, #0x5                   	// #5
  409a00:	mov	x0, xzr
  409a04:	bl	4021f0 <dcgettext@plt>
  409a08:	adrp	x2, 40d000 <__fxstatat@plt+0xad40>
  409a0c:	adrp	x3, 40d000 <__fxstatat@plt+0xad40>
  409a10:	mov	x1, x0
  409a14:	add	x2, x2, #0xcad
  409a18:	add	x3, x3, #0xffd
  409a1c:	mov	w0, #0x1                   	// #1
  409a20:	bl	401f50 <__printf_chk@plt>
  409a24:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409a28:	add	x1, x1, #0xae4
  409a2c:	mov	w2, #0x5                   	// #5
  409a30:	mov	x0, xzr
  409a34:	bl	4021f0 <dcgettext@plt>
  409a38:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  409a3c:	ldr	x1, [x8, #1472]
  409a40:	bl	402210 <fputs_unlocked@plt>
  409a44:	ldp	x29, x30, [sp], #16
  409a48:	ret
  409a4c:	stp	x29, x30, [sp, #-16]!
  409a50:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409a54:	udiv	x8, x8, x1
  409a58:	cmp	x8, x0
  409a5c:	mov	x29, sp
  409a60:	b.cc	409a74 <__fxstatat@plt+0x77b4>  // b.lo, b.ul, b.last
  409a64:	mul	x0, x1, x0
  409a68:	bl	409a78 <__fxstatat@plt+0x77b8>
  409a6c:	ldp	x29, x30, [sp], #16
  409a70:	ret
  409a74:	bl	409c7c <__fxstatat@plt+0x79bc>
  409a78:	stp	x29, x30, [sp, #-32]!
  409a7c:	str	x19, [sp, #16]
  409a80:	mov	x29, sp
  409a84:	mov	x19, x0
  409a88:	bl	401ed0 <malloc@plt>
  409a8c:	cbz	x19, 409a94 <__fxstatat@plt+0x77d4>
  409a90:	cbz	x0, 409aa0 <__fxstatat@plt+0x77e0>
  409a94:	ldr	x19, [sp, #16]
  409a98:	ldp	x29, x30, [sp], #32
  409a9c:	ret
  409aa0:	bl	409c7c <__fxstatat@plt+0x79bc>
  409aa4:	stp	x29, x30, [sp, #-16]!
  409aa8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409aac:	udiv	x8, x8, x2
  409ab0:	cmp	x8, x1
  409ab4:	mov	x29, sp
  409ab8:	b.cc	409acc <__fxstatat@plt+0x780c>  // b.lo, b.ul, b.last
  409abc:	mul	x1, x2, x1
  409ac0:	bl	409ad0 <__fxstatat@plt+0x7810>
  409ac4:	ldp	x29, x30, [sp], #16
  409ac8:	ret
  409acc:	bl	409c7c <__fxstatat@plt+0x79bc>
  409ad0:	stp	x29, x30, [sp, #-32]!
  409ad4:	str	x19, [sp, #16]
  409ad8:	mov	x19, x1
  409adc:	mov	x29, sp
  409ae0:	cbz	x0, 409af4 <__fxstatat@plt+0x7834>
  409ae4:	cbnz	x19, 409af4 <__fxstatat@plt+0x7834>
  409ae8:	bl	4020f0 <free@plt>
  409aec:	mov	x0, xzr
  409af0:	b	409b04 <__fxstatat@plt+0x7844>
  409af4:	mov	x1, x19
  409af8:	bl	401fc0 <realloc@plt>
  409afc:	cbz	x19, 409b04 <__fxstatat@plt+0x7844>
  409b00:	cbz	x0, 409b10 <__fxstatat@plt+0x7850>
  409b04:	ldr	x19, [sp, #16]
  409b08:	ldp	x29, x30, [sp], #32
  409b0c:	ret
  409b10:	bl	409c7c <__fxstatat@plt+0x79bc>
  409b14:	stp	x29, x30, [sp, #-16]!
  409b18:	ldr	x8, [x1]
  409b1c:	mov	x29, sp
  409b20:	cbz	x0, 409b44 <__fxstatat@plt+0x7884>
  409b24:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  409b28:	movk	x9, #0x5554
  409b2c:	udiv	x9, x9, x2
  409b30:	cmp	x9, x8
  409b34:	b.ls	409b7c <__fxstatat@plt+0x78bc>  // b.plast
  409b38:	add	x8, x8, x8, lsr #1
  409b3c:	add	x8, x8, #0x1
  409b40:	b	409b68 <__fxstatat@plt+0x78a8>
  409b44:	cbnz	x8, 409b58 <__fxstatat@plt+0x7898>
  409b48:	mov	w8, #0x80                  	// #128
  409b4c:	udiv	x8, x8, x2
  409b50:	cmp	x2, #0x80
  409b54:	cinc	x8, x8, hi  // hi = pmore
  409b58:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  409b5c:	udiv	x9, x9, x2
  409b60:	cmp	x9, x8
  409b64:	b.cc	409b7c <__fxstatat@plt+0x78bc>  // b.lo, b.ul, b.last
  409b68:	str	x8, [x1]
  409b6c:	mul	x1, x8, x2
  409b70:	bl	409ad0 <__fxstatat@plt+0x7810>
  409b74:	ldp	x29, x30, [sp], #16
  409b78:	ret
  409b7c:	bl	409c7c <__fxstatat@plt+0x79bc>
  409b80:	stp	x29, x30, [sp, #-16]!
  409b84:	mov	x29, sp
  409b88:	bl	409a78 <__fxstatat@plt+0x77b8>
  409b8c:	ldp	x29, x30, [sp], #16
  409b90:	ret
  409b94:	stp	x29, x30, [sp, #-16]!
  409b98:	mov	w2, #0x1                   	// #1
  409b9c:	mov	x29, sp
  409ba0:	bl	409b14 <__fxstatat@plt+0x7854>
  409ba4:	ldp	x29, x30, [sp], #16
  409ba8:	ret
  409bac:	stp	x29, x30, [sp, #-32]!
  409bb0:	stp	x20, x19, [sp, #16]
  409bb4:	mov	x29, sp
  409bb8:	mov	x19, x0
  409bbc:	bl	409a78 <__fxstatat@plt+0x77b8>
  409bc0:	mov	w1, wzr
  409bc4:	mov	x2, x19
  409bc8:	mov	x20, x0
  409bcc:	bl	401f60 <memset@plt>
  409bd0:	mov	x0, x20
  409bd4:	ldp	x20, x19, [sp, #16]
  409bd8:	ldp	x29, x30, [sp], #32
  409bdc:	ret
  409be0:	stp	x29, x30, [sp, #-16]!
  409be4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409be8:	udiv	x8, x8, x1
  409bec:	cmp	x8, x0
  409bf0:	mov	x29, sp
  409bf4:	b.cc	409c08 <__fxstatat@plt+0x7948>  // b.lo, b.ul, b.last
  409bf8:	bl	40a134 <__fxstatat@plt+0x7e74>
  409bfc:	cbz	x0, 409c08 <__fxstatat@plt+0x7948>
  409c00:	ldp	x29, x30, [sp], #16
  409c04:	ret
  409c08:	bl	409c7c <__fxstatat@plt+0x79bc>
  409c0c:	stp	x29, x30, [sp, #-48]!
  409c10:	stp	x20, x19, [sp, #32]
  409c14:	mov	x20, x0
  409c18:	mov	x0, x1
  409c1c:	str	x21, [sp, #16]
  409c20:	mov	x29, sp
  409c24:	mov	x19, x1
  409c28:	bl	409a78 <__fxstatat@plt+0x77b8>
  409c2c:	mov	x1, x20
  409c30:	mov	x2, x19
  409c34:	mov	x21, x0
  409c38:	bl	401d40 <memcpy@plt>
  409c3c:	mov	x0, x21
  409c40:	ldp	x20, x19, [sp, #32]
  409c44:	ldr	x21, [sp, #16]
  409c48:	ldp	x29, x30, [sp], #48
  409c4c:	ret
  409c50:	stp	x29, x30, [sp, #-32]!
  409c54:	str	x19, [sp, #16]
  409c58:	mov	x29, sp
  409c5c:	mov	x19, x0
  409c60:	bl	401d80 <strlen@plt>
  409c64:	add	x1, x0, #0x1
  409c68:	mov	x0, x19
  409c6c:	bl	409c0c <__fxstatat@plt+0x794c>
  409c70:	ldr	x19, [sp, #16]
  409c74:	ldp	x29, x30, [sp], #32
  409c78:	ret
  409c7c:	stp	x29, x30, [sp, #-32]!
  409c80:	str	x19, [sp, #16]
  409c84:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  409c88:	ldr	w19, [x8, #1328]
  409c8c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  409c90:	add	x1, x1, #0xb54
  409c94:	mov	w2, #0x5                   	// #5
  409c98:	mov	x0, xzr
  409c9c:	mov	x29, sp
  409ca0:	bl	4021f0 <dcgettext@plt>
  409ca4:	adrp	x2, 40e000 <__fxstatat@plt+0xbd40>
  409ca8:	mov	x3, x0
  409cac:	add	x2, x2, #0xe67
  409cb0:	mov	w0, w19
  409cb4:	mov	w1, wzr
  409cb8:	bl	401dc0 <error@plt>
  409cbc:	bl	402020 <abort@plt>
  409cc0:	stp	x29, x30, [sp, #-32]!
  409cc4:	mov	x0, xzr
  409cc8:	mov	x1, xzr
  409ccc:	str	x19, [sp, #16]
  409cd0:	mov	x29, sp
  409cd4:	bl	401d70 <getcwd@plt>
  409cd8:	mov	x19, x0
  409cdc:	cbnz	x0, 409cf0 <__fxstatat@plt+0x7a30>
  409ce0:	bl	402270 <__errno_location@plt>
  409ce4:	ldr	w8, [x0]
  409ce8:	cmp	w8, #0xc
  409cec:	b.eq	409d00 <__fxstatat@plt+0x7a40>  // b.none
  409cf0:	mov	x0, x19
  409cf4:	ldr	x19, [sp, #16]
  409cf8:	ldp	x29, x30, [sp], #32
  409cfc:	ret
  409d00:	bl	409c7c <__fxstatat@plt+0x79bc>
  409d04:	stp	x29, x30, [sp, #-16]!
  409d08:	adrp	x8, 420000 <__fxstatat@plt+0x1dd40>
  409d0c:	ldr	w5, [x8, #1328]
  409d10:	mov	x29, sp
  409d14:	bl	409d1c <__fxstatat@plt+0x7a5c>
  409d18:	bl	402020 <abort@plt>
  409d1c:	sub	sp, sp, #0x40
  409d20:	sub	w9, w0, #0x1
  409d24:	cmp	w9, #0x4
  409d28:	stp	x29, x30, [sp, #16]
  409d2c:	stp	x22, x21, [sp, #32]
  409d30:	stp	x20, x19, [sp, #48]
  409d34:	add	x29, sp, #0x10
  409d38:	b.cs	409dc4 <__fxstatat@plt+0x7b04>  // b.hs, b.nlast
  409d3c:	adrp	x10, 40e000 <__fxstatat@plt+0xbd40>
  409d40:	add	x10, x10, #0xbc8
  409d44:	mov	w8, w1
  409d48:	ldr	x1, [x10, w9, sxtw #3]
  409d4c:	mov	w20, w5
  409d50:	mov	x19, x4
  409d54:	sxtw	x9, w8
  409d58:	tbnz	w8, #31, 409d70 <__fxstatat@plt+0x7ab0>
  409d5c:	lsl	x8, x9, #5
  409d60:	ldr	x21, [x3, x8]
  409d64:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  409d68:	add	x22, x22, #0xb65
  409d6c:	b	409d88 <__fxstatat@plt+0x7ac8>
  409d70:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  409d74:	add	x8, x8, #0xb65
  409d78:	sub	x21, x29, #0x4
  409d7c:	sturb	w2, [x29, #-4]
  409d80:	sub	x22, x8, x9
  409d84:	sturb	wzr, [x29, #-3]
  409d88:	mov	w2, #0x5                   	// #5
  409d8c:	mov	x0, xzr
  409d90:	bl	4021f0 <dcgettext@plt>
  409d94:	mov	x2, x0
  409d98:	mov	w0, w20
  409d9c:	mov	w1, wzr
  409da0:	mov	x3, x22
  409da4:	mov	x4, x21
  409da8:	mov	x5, x19
  409dac:	bl	401dc0 <error@plt>
  409db0:	ldp	x20, x19, [sp, #48]
  409db4:	ldp	x22, x21, [sp, #32]
  409db8:	ldp	x29, x30, [sp, #16]
  409dbc:	add	sp, sp, #0x40
  409dc0:	ret
  409dc4:	bl	402020 <abort@plt>
  409dc8:	sub	sp, sp, #0x60
  409dcc:	cmp	w2, #0x25
  409dd0:	stp	x29, x30, [sp, #16]
  409dd4:	str	x25, [sp, #32]
  409dd8:	stp	x24, x23, [sp, #48]
  409ddc:	stp	x22, x21, [sp, #64]
  409de0:	stp	x20, x19, [sp, #80]
  409de4:	add	x29, sp, #0x10
  409de8:	b.cs	40a094 <__fxstatat@plt+0x7dd4>  // b.hs, b.nlast
  409dec:	mov	x22, x4
  409df0:	mov	x19, x3
  409df4:	mov	w24, w2
  409df8:	mov	x21, x1
  409dfc:	mov	x20, x0
  409e00:	bl	402270 <__errno_location@plt>
  409e04:	mov	x23, x0
  409e08:	str	wzr, [x0]
  409e0c:	bl	4020b0 <__ctype_b_loc@plt>
  409e10:	ldr	x8, [x0]
  409e14:	mov	x10, x20
  409e18:	ldrb	w9, [x10], #1
  409e1c:	ldrh	w11, [x8, x9, lsl #1]
  409e20:	tbnz	w11, #13, 409e18 <__fxstatat@plt+0x7b58>
  409e24:	cmp	x21, #0x0
  409e28:	add	x8, x29, #0x18
  409e2c:	csel	x21, x8, x21, eq  // eq = none
  409e30:	cmp	w9, #0x2d
  409e34:	b.ne	409e5c <__fxstatat@plt+0x7b9c>  // b.any
  409e38:	mov	w20, #0x4                   	// #4
  409e3c:	mov	w0, w20
  409e40:	ldp	x20, x19, [sp, #80]
  409e44:	ldp	x22, x21, [sp, #64]
  409e48:	ldp	x24, x23, [sp, #48]
  409e4c:	ldr	x25, [sp, #32]
  409e50:	ldp	x29, x30, [sp, #16]
  409e54:	add	sp, sp, #0x60
  409e58:	ret
  409e5c:	mov	x0, x20
  409e60:	mov	x1, x21
  409e64:	mov	w2, w24
  409e68:	bl	402010 <strtoumax@plt>
  409e6c:	str	x0, [sp, #8]
  409e70:	ldr	x25, [x21]
  409e74:	cmp	x25, x20
  409e78:	b.eq	409f20 <__fxstatat@plt+0x7c60>  // b.none
  409e7c:	ldr	w20, [x23]
  409e80:	cbz	w20, 409e90 <__fxstatat@plt+0x7bd0>
  409e84:	cmp	w20, #0x22
  409e88:	b.ne	409e38 <__fxstatat@plt+0x7b78>  // b.any
  409e8c:	mov	w20, #0x1                   	// #1
  409e90:	cbz	x22, 409f48 <__fxstatat@plt+0x7c88>
  409e94:	ldrb	w23, [x25]
  409e98:	cbz	w23, 409f54 <__fxstatat@plt+0x7c94>
  409e9c:	mov	x0, x22
  409ea0:	mov	w1, w23
  409ea4:	bl	402140 <strchr@plt>
  409ea8:	cbz	x0, 409fa8 <__fxstatat@plt+0x7ce8>
  409eac:	sub	w8, w23, #0x45
  409eb0:	mov	w1, #0x400                 	// #1024
  409eb4:	cmp	w8, #0x2f
  409eb8:	mov	w24, #0x1                   	// #1
  409ebc:	b.hi	409f70 <__fxstatat@plt+0x7cb0>  // b.pmore
  409ec0:	mov	w9, #0x1                   	// #1
  409ec4:	lsl	x8, x9, x8
  409ec8:	mov	x9, #0x8945                	// #35141
  409ecc:	movk	x9, #0x30, lsl #16
  409ed0:	movk	x9, #0x8144, lsl #32
  409ed4:	tst	x8, x9
  409ed8:	b.eq	409f70 <__fxstatat@plt+0x7cb0>  // b.none
  409edc:	mov	w1, #0x30                  	// #48
  409ee0:	mov	x0, x22
  409ee4:	bl	402140 <strchr@plt>
  409ee8:	cbz	x0, 409f5c <__fxstatat@plt+0x7c9c>
  409eec:	ldrb	w8, [x25, #1]
  409ef0:	cmp	w8, #0x42
  409ef4:	b.eq	409f68 <__fxstatat@plt+0x7ca8>  // b.none
  409ef8:	cmp	w8, #0x44
  409efc:	b.eq	409f68 <__fxstatat@plt+0x7ca8>  // b.none
  409f00:	cmp	w8, #0x69
  409f04:	b.ne	409f5c <__fxstatat@plt+0x7c9c>  // b.any
  409f08:	ldrb	w8, [x25, #2]
  409f0c:	mov	w9, #0x3                   	// #3
  409f10:	mov	w1, #0x400                 	// #1024
  409f14:	cmp	w8, #0x42
  409f18:	csinc	x24, x9, xzr, eq  // eq = none
  409f1c:	b	409f70 <__fxstatat@plt+0x7cb0>
  409f20:	cbz	x22, 409e38 <__fxstatat@plt+0x7b78>
  409f24:	ldrb	w1, [x25]
  409f28:	cbz	w1, 409e38 <__fxstatat@plt+0x7b78>
  409f2c:	mov	x0, x22
  409f30:	bl	402140 <strchr@plt>
  409f34:	cbz	x0, 409e38 <__fxstatat@plt+0x7b78>
  409f38:	mov	w8, #0x1                   	// #1
  409f3c:	mov	w20, wzr
  409f40:	str	x8, [sp, #8]
  409f44:	cbnz	x22, 409e94 <__fxstatat@plt+0x7bd4>
  409f48:	ldr	x8, [sp, #8]
  409f4c:	str	x8, [x19]
  409f50:	b	409e3c <__fxstatat@plt+0x7b7c>
  409f54:	mov	w0, w20
  409f58:	b	40a084 <__fxstatat@plt+0x7dc4>
  409f5c:	mov	w1, #0x400                 	// #1024
  409f60:	mov	w24, #0x1                   	// #1
  409f64:	b	409f70 <__fxstatat@plt+0x7cb0>
  409f68:	mov	w1, #0x3e8                 	// #1000
  409f6c:	mov	w24, #0x2                   	// #2
  409f70:	sub	w8, w23, #0x42
  409f74:	cmp	w8, #0x35
  409f78:	b.hi	409fa8 <__fxstatat@plt+0x7ce8>  // b.pmore
  409f7c:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  409f80:	add	x9, x9, #0xbe8
  409f84:	adr	x10, 409f98 <__fxstatat@plt+0x7cd8>
  409f88:	ldrb	w11, [x9, x8]
  409f8c:	add	x10, x10, x11, lsl #2
  409f90:	mov	w0, wzr
  409f94:	br	x10
  409f98:	add	x0, sp, #0x8
  409f9c:	mov	w2, #0x3                   	// #3
  409fa0:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  409fa4:	b	40a050 <__fxstatat@plt+0x7d90>
  409fa8:	ldr	x9, [sp, #8]
  409fac:	mov	w8, wzr
  409fb0:	str	x9, [x19]
  409fb4:	orr	w9, w20, #0x2
  409fb8:	b	40a078 <__fxstatat@plt+0x7db8>
  409fbc:	add	x0, sp, #0x8
  409fc0:	mov	w2, #0x1                   	// #1
  409fc4:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  409fc8:	b	40a050 <__fxstatat@plt+0x7d90>
  409fcc:	add	x0, sp, #0x8
  409fd0:	mov	w2, #0x2                   	// #2
  409fd4:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  409fd8:	b	40a050 <__fxstatat@plt+0x7d90>
  409fdc:	add	x0, sp, #0x8
  409fe0:	mov	w2, #0x4                   	// #4
  409fe4:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  409fe8:	b	40a050 <__fxstatat@plt+0x7d90>
  409fec:	add	x0, sp, #0x8
  409ff0:	mov	w1, #0x400                 	// #1024
  409ff4:	b	40a04c <__fxstatat@plt+0x7d8c>
  409ff8:	add	x0, sp, #0x8
  409ffc:	mov	w2, #0x6                   	// #6
  40a000:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  40a004:	b	40a050 <__fxstatat@plt+0x7d90>
  40a008:	add	x0, sp, #0x8
  40a00c:	mov	w2, #0x5                   	// #5
  40a010:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  40a014:	b	40a050 <__fxstatat@plt+0x7d90>
  40a018:	add	x0, sp, #0x8
  40a01c:	mov	w2, #0x8                   	// #8
  40a020:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  40a024:	b	40a050 <__fxstatat@plt+0x7d90>
  40a028:	add	x0, sp, #0x8
  40a02c:	mov	w2, #0x7                   	// #7
  40a030:	bl	40a0dc <__fxstatat@plt+0x7e1c>
  40a034:	b	40a050 <__fxstatat@plt+0x7d90>
  40a038:	add	x0, sp, #0x8
  40a03c:	mov	w1, #0x200                 	// #512
  40a040:	b	40a04c <__fxstatat@plt+0x7d8c>
  40a044:	add	x0, sp, #0x8
  40a048:	mov	w1, #0x2                   	// #2
  40a04c:	bl	40a0b4 <__fxstatat@plt+0x7df4>
  40a050:	ldr	x8, [x21]
  40a054:	orr	w10, w0, w20
  40a058:	orr	w11, w10, #0x2
  40a05c:	add	x9, x8, x24
  40a060:	str	x9, [x21]
  40a064:	ldrb	w9, [x8, x24]
  40a068:	mov	w8, #0x1                   	// #1
  40a06c:	cmp	w9, #0x0
  40a070:	csel	w20, w10, w11, eq  // eq = none
  40a074:	mov	w9, #0x4                   	// #4
  40a078:	mov	w0, w20
  40a07c:	mov	w20, w9
  40a080:	cbz	w8, 409e3c <__fxstatat@plt+0x7b7c>
  40a084:	ldr	x8, [sp, #8]
  40a088:	mov	w20, w0
  40a08c:	str	x8, [x19]
  40a090:	b	409e3c <__fxstatat@plt+0x7b7c>
  40a094:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a098:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a09c:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  40a0a0:	add	x0, x0, #0xc1e
  40a0a4:	add	x1, x1, #0xc44
  40a0a8:	add	x3, x3, #0xc54
  40a0ac:	mov	w2, #0x54                  	// #84
  40a0b0:	bl	402260 <__assert_fail@plt>
  40a0b4:	ldr	x8, [x0]
  40a0b8:	sxtw	x9, w1
  40a0bc:	umulh	x10, x9, x8
  40a0c0:	mul	x9, x8, x9
  40a0c4:	cmp	xzr, x10
  40a0c8:	cset	w8, ne  // ne = any
  40a0cc:	csinv	x9, x9, xzr, eq  // eq = none
  40a0d0:	str	x9, [x0]
  40a0d4:	mov	w0, w8
  40a0d8:	ret
  40a0dc:	stp	x29, x30, [sp, #-48]!
  40a0e0:	stp	x22, x21, [sp, #16]
  40a0e4:	stp	x20, x19, [sp, #32]
  40a0e8:	mov	x29, sp
  40a0ec:	cbz	w2, 40a11c <__fxstatat@plt+0x7e5c>
  40a0f0:	mov	w19, w2
  40a0f4:	mov	w20, w1
  40a0f8:	mov	x21, x0
  40a0fc:	mov	w22, wzr
  40a100:	mov	x0, x21
  40a104:	mov	w1, w20
  40a108:	sub	w19, w19, #0x1
  40a10c:	bl	40a0b4 <__fxstatat@plt+0x7df4>
  40a110:	orr	w22, w0, w22
  40a114:	cbnz	w19, 40a100 <__fxstatat@plt+0x7e40>
  40a118:	b	40a120 <__fxstatat@plt+0x7e60>
  40a11c:	mov	w22, wzr
  40a120:	mov	w0, w22
  40a124:	ldp	x20, x19, [sp, #32]
  40a128:	ldp	x22, x21, [sp, #16]
  40a12c:	ldp	x29, x30, [sp], #48
  40a130:	ret
  40a134:	stp	x29, x30, [sp, #-16]!
  40a138:	mov	x8, x1
  40a13c:	mov	w1, #0x1                   	// #1
  40a140:	mov	w9, #0x1                   	// #1
  40a144:	mov	x29, sp
  40a148:	cbz	x0, 40a17c <__fxstatat@plt+0x7ebc>
  40a14c:	cbz	x8, 40a17c <__fxstatat@plt+0x7ebc>
  40a150:	umulh	x10, x8, x0
  40a154:	mov	x1, x8
  40a158:	mov	x9, x0
  40a15c:	cbz	x10, 40a17c <__fxstatat@plt+0x7ebc>
  40a160:	bl	402270 <__errno_location@plt>
  40a164:	mov	x8, x0
  40a168:	mov	w9, #0xc                   	// #12
  40a16c:	mov	x0, xzr
  40a170:	str	w9, [x8]
  40a174:	ldp	x29, x30, [sp], #16
  40a178:	ret
  40a17c:	mov	x0, x9
  40a180:	bl	401f80 <calloc@plt>
  40a184:	ldp	x29, x30, [sp], #16
  40a188:	ret
  40a18c:	sub	sp, sp, #0x50
  40a190:	stp	x29, x30, [sp, #16]
  40a194:	stp	x24, x23, [sp, #32]
  40a198:	stp	x22, x21, [sp, #48]
  40a19c:	stp	x20, x19, [sp, #64]
  40a1a0:	add	x29, sp, #0x10
  40a1a4:	mov	x20, x0
  40a1a8:	bl	4020e0 <chdir@plt>
  40a1ac:	mov	w21, w0
  40a1b0:	cbz	w0, 40a374 <__fxstatat@plt+0x80b4>
  40a1b4:	bl	402270 <__errno_location@plt>
  40a1b8:	ldr	w8, [x0]
  40a1bc:	cmp	w8, #0x24
  40a1c0:	b.ne	40a374 <__fxstatat@plt+0x80b4>  // b.any
  40a1c4:	mov	x19, x0
  40a1c8:	mov	x0, x20
  40a1cc:	bl	401d80 <strlen@plt>
  40a1d0:	mov	x21, x0
  40a1d4:	add	x0, sp, #0x8
  40a1d8:	bl	40a440 <__fxstatat@plt+0x8180>
  40a1dc:	cbz	x21, 40a3c0 <__fxstatat@plt+0x8100>
  40a1e0:	cmp	x21, #0xfff
  40a1e4:	b.ls	40a3e0 <__fxstatat@plt+0x8120>  // b.plast
  40a1e8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a1ec:	add	x1, x1, #0x6c5
  40a1f0:	mov	x0, x20
  40a1f4:	bl	402130 <strspn@plt>
  40a1f8:	mov	x22, x20
  40a1fc:	cbz	x0, 40a298 <__fxstatat@plt+0x7fd8>
  40a200:	mov	x23, x0
  40a204:	cmp	x0, #0x2
  40a208:	b.ne	40a250 <__fxstatat@plt+0x7f90>  // b.any
  40a20c:	add	x0, x20, #0x3
  40a210:	sub	x2, x21, #0x3
  40a214:	mov	w1, #0x2f                  	// #47
  40a218:	mov	w23, #0x2f                  	// #47
  40a21c:	bl	4021a0 <memchr@plt>
  40a220:	cbz	x0, 40a26c <__fxstatat@plt+0x7fac>
  40a224:	mov	x22, x0
  40a228:	strb	wzr, [x0]
  40a22c:	add	x0, sp, #0x8
  40a230:	mov	x1, x20
  40a234:	bl	40a44c <__fxstatat@plt+0x818c>
  40a238:	strb	w23, [x22]
  40a23c:	cbz	w0, 40a284 <__fxstatat@plt+0x7fc4>
  40a240:	mov	w8, #0x2                   	// #2
  40a244:	mov	x22, x20
  40a248:	cbnz	w8, 40a330 <__fxstatat@plt+0x8070>
  40a24c:	b	40a298 <__fxstatat@plt+0x7fd8>
  40a250:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a254:	add	x1, x1, #0x6c5
  40a258:	add	x0, sp, #0x8
  40a25c:	bl	40a44c <__fxstatat@plt+0x818c>
  40a260:	cbnz	w0, 40a360 <__fxstatat@plt+0x80a0>
  40a264:	add	x22, x20, x23
  40a268:	b	40a298 <__fxstatat@plt+0x7fd8>
  40a26c:	mov	w8, #0x24                  	// #36
  40a270:	str	w8, [x19]
  40a274:	mov	w8, #0x1                   	// #1
  40a278:	mov	x22, x20
  40a27c:	cbnz	w8, 40a330 <__fxstatat@plt+0x8070>
  40a280:	b	40a298 <__fxstatat@plt+0x7fd8>
  40a284:	add	x0, x22, #0x1
  40a288:	bl	40a494 <__fxstatat@plt+0x81d4>
  40a28c:	mov	x22, x0
  40a290:	mov	w8, wzr
  40a294:	cbnz	w8, 40a330 <__fxstatat@plt+0x8070>
  40a298:	ldrb	w8, [x22]
  40a29c:	cmp	w8, #0x2f
  40a2a0:	b.eq	40a400 <__fxstatat@plt+0x8140>  // b.none
  40a2a4:	add	x21, x20, x21
  40a2a8:	cmp	x22, x21
  40a2ac:	b.hi	40a420 <__fxstatat@plt+0x8160>  // b.pmore
  40a2b0:	mov	w23, #0x2f                  	// #47
  40a2b4:	mov	w24, #0x24                  	// #36
  40a2b8:	b	40a2c8 <__fxstatat@plt+0x8008>
  40a2bc:	mov	w8, #0x1                   	// #1
  40a2c0:	str	w24, [x19]
  40a2c4:	cbnz	w8, 40a330 <__fxstatat@plt+0x8070>
  40a2c8:	sub	x8, x21, x22
  40a2cc:	cmp	x8, #0x1, lsl #12
  40a2d0:	b.lt	40a33c <__fxstatat@plt+0x807c>  // b.tstop
  40a2d4:	mov	w1, #0x2f                  	// #47
  40a2d8:	mov	w2, #0x1000                	// #4096
  40a2dc:	mov	x0, x22
  40a2e0:	bl	402150 <memrchr@plt>
  40a2e4:	cbz	x0, 40a2bc <__fxstatat@plt+0x7ffc>
  40a2e8:	sub	x8, x0, x22
  40a2ec:	mov	x20, x0
  40a2f0:	cmp	x8, #0x1, lsl #12
  40a2f4:	strb	wzr, [x0]
  40a2f8:	b.ge	40a3a0 <__fxstatat@plt+0x80e0>  // b.tcont
  40a2fc:	add	x0, sp, #0x8
  40a300:	mov	x1, x22
  40a304:	bl	40a44c <__fxstatat@plt+0x818c>
  40a308:	strb	w23, [x20]
  40a30c:	cbz	w0, 40a31c <__fxstatat@plt+0x805c>
  40a310:	mov	w8, #0x2                   	// #2
  40a314:	cbz	w8, 40a2c8 <__fxstatat@plt+0x8008>
  40a318:	b	40a330 <__fxstatat@plt+0x8070>
  40a31c:	add	x0, x20, #0x1
  40a320:	bl	40a494 <__fxstatat@plt+0x81d4>
  40a324:	mov	x22, x0
  40a328:	mov	w8, wzr
  40a32c:	cbz	wzr, 40a2c8 <__fxstatat@plt+0x8008>
  40a330:	cmp	w8, #0x2
  40a334:	b.eq	40a360 <__fxstatat@plt+0x80a0>  // b.none
  40a338:	b	40a370 <__fxstatat@plt+0x80b0>
  40a33c:	cmp	x22, x21
  40a340:	b.cs	40a354 <__fxstatat@plt+0x8094>  // b.hs, b.nlast
  40a344:	add	x0, sp, #0x8
  40a348:	mov	x1, x22
  40a34c:	bl	40a44c <__fxstatat@plt+0x818c>
  40a350:	cbnz	w0, 40a360 <__fxstatat@plt+0x80a0>
  40a354:	add	x0, sp, #0x8
  40a358:	bl	40a4c0 <__fxstatat@plt+0x8200>
  40a35c:	cbz	w0, 40a390 <__fxstatat@plt+0x80d0>
  40a360:	ldr	w20, [x19]
  40a364:	add	x0, sp, #0x8
  40a368:	bl	40a4d8 <__fxstatat@plt+0x8218>
  40a36c:	str	w20, [x19]
  40a370:	mov	w21, #0xffffffff            	// #-1
  40a374:	mov	w0, w21
  40a378:	ldp	x20, x19, [sp, #64]
  40a37c:	ldp	x22, x21, [sp, #48]
  40a380:	ldp	x24, x23, [sp, #32]
  40a384:	ldp	x29, x30, [sp, #16]
  40a388:	add	sp, sp, #0x50
  40a38c:	ret
  40a390:	add	x0, sp, #0x8
  40a394:	bl	40a4d8 <__fxstatat@plt+0x8218>
  40a398:	mov	w21, wzr
  40a39c:	b	40a374 <__fxstatat@plt+0x80b4>
  40a3a0:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a3a4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a3a8:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  40a3ac:	add	x0, x0, #0xcfa
  40a3b0:	add	x1, x1, #0xcab
  40a3b4:	add	x3, x3, #0xcbc
  40a3b8:	mov	w2, #0xb3                  	// #179
  40a3bc:	bl	402260 <__assert_fail@plt>
  40a3c0:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a3c4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a3c8:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  40a3cc:	add	x0, x0, #0xca3
  40a3d0:	add	x1, x1, #0xcab
  40a3d4:	add	x3, x3, #0xcbc
  40a3d8:	mov	w2, #0x7e                  	// #126
  40a3dc:	bl	402260 <__assert_fail@plt>
  40a3e0:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a3e4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a3e8:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  40a3ec:	add	x0, x0, #0xcd3
  40a3f0:	add	x1, x1, #0xcab
  40a3f4:	add	x3, x3, #0xcbc
  40a3f8:	mov	w2, #0x7f                  	// #127
  40a3fc:	bl	402260 <__assert_fail@plt>
  40a400:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a404:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a408:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  40a40c:	add	x0, x0, #0xcdf
  40a410:	add	x1, x1, #0xcab
  40a414:	add	x3, x3, #0xcbc
  40a418:	mov	w2, #0xa2                  	// #162
  40a41c:	bl	402260 <__assert_fail@plt>
  40a420:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a424:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a428:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  40a42c:	add	x0, x0, #0xceb
  40a430:	add	x1, x1, #0xcab
  40a434:	add	x3, x3, #0xcbc
  40a438:	mov	w2, #0xa3                  	// #163
  40a43c:	bl	402260 <__assert_fail@plt>
  40a440:	mov	w8, #0xffffff9c            	// #-100
  40a444:	str	w8, [x0]
  40a448:	ret
  40a44c:	stp	x29, x30, [sp, #-32]!
  40a450:	stp	x20, x19, [sp, #16]
  40a454:	mov	x19, x0
  40a458:	ldr	w0, [x0]
  40a45c:	mov	w2, #0x4900                	// #18688
  40a460:	mov	x29, sp
  40a464:	bl	402250 <openat@plt>
  40a468:	tbnz	w0, #31, 40a484 <__fxstatat@plt+0x81c4>
  40a46c:	mov	w20, w0
  40a470:	mov	x0, x19
  40a474:	bl	40a4d8 <__fxstatat@plt+0x8218>
  40a478:	mov	w0, wzr
  40a47c:	str	w20, [x19]
  40a480:	b	40a488 <__fxstatat@plt+0x81c8>
  40a484:	mov	w0, #0xffffffff            	// #-1
  40a488:	ldp	x20, x19, [sp, #16]
  40a48c:	ldp	x29, x30, [sp], #32
  40a490:	ret
  40a494:	stp	x29, x30, [sp, #-32]!
  40a498:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a49c:	add	x1, x1, #0x6c5
  40a4a0:	str	x19, [sp, #16]
  40a4a4:	mov	x29, sp
  40a4a8:	mov	x19, x0
  40a4ac:	bl	402130 <strspn@plt>
  40a4b0:	add	x0, x19, x0
  40a4b4:	ldr	x19, [sp, #16]
  40a4b8:	ldp	x29, x30, [sp], #32
  40a4bc:	ret
  40a4c0:	stp	x29, x30, [sp, #-16]!
  40a4c4:	ldr	w0, [x0]
  40a4c8:	mov	x29, sp
  40a4cc:	bl	401dd0 <fchdir@plt>
  40a4d0:	ldp	x29, x30, [sp], #16
  40a4d4:	ret
  40a4d8:	stp	x29, x30, [sp, #-16]!
  40a4dc:	ldr	w0, [x0]
  40a4e0:	mov	x29, sp
  40a4e4:	tbnz	w0, #31, 40a4f0 <__fxstatat@plt+0x8230>
  40a4e8:	bl	401fe0 <close@plt>
  40a4ec:	cbnz	w0, 40a4f8 <__fxstatat@plt+0x8238>
  40a4f0:	ldp	x29, x30, [sp], #16
  40a4f4:	ret
  40a4f8:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a4fc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a500:	adrp	x3, 40e000 <__fxstatat@plt+0xbd40>
  40a504:	add	x0, x0, #0xd0d
  40a508:	add	x1, x1, #0xcab
  40a50c:	add	x3, x3, #0xd1a
  40a510:	mov	w2, #0x40                  	// #64
  40a514:	bl	402260 <__assert_fail@plt>
  40a518:	sub	sp, sp, #0xa0
  40a51c:	stp	x29, x30, [sp, #128]
  40a520:	stp	x20, x19, [sp, #144]
  40a524:	add	x29, sp, #0x80
  40a528:	mov	x19, x2
  40a52c:	mov	x20, x0
  40a530:	bl	40a5bc <__fxstatat@plt+0x82fc>
  40a534:	add	x1, sp, #0x8
  40a538:	cbz	w0, 40a55c <__fxstatat@plt+0x829c>
  40a53c:	mov	x0, x20
  40a540:	bl	402030 <statvfs@plt>
  40a544:	tbnz	w0, #31, 40a5a8 <__fxstatat@plt+0x82e8>
  40a548:	ldp	x9, x8, [sp, #8]
  40a54c:	mov	w0, wzr
  40a550:	cmp	x8, #0x0
  40a554:	csel	x8, x9, x8, eq  // eq = none
  40a558:	b	40a570 <__fxstatat@plt+0x82b0>
  40a55c:	mov	x0, x20
  40a560:	bl	401e20 <statfs@plt>
  40a564:	tbnz	w0, #31, 40a5a8 <__fxstatat@plt+0x82e8>
  40a568:	ldr	x8, [sp, #80]
  40a56c:	mov	w0, wzr
  40a570:	str	x8, [x19]
  40a574:	ldr	x8, [sp, #24]
  40a578:	str	x8, [x19, #8]
  40a57c:	ldr	x8, [sp, #32]
  40a580:	str	x8, [x19, #16]
  40a584:	ldr	x8, [sp, #40]
  40a588:	str	x8, [x19, #24]
  40a58c:	lsr	x8, x8, #63
  40a590:	strb	w8, [x19, #32]
  40a594:	ldr	x8, [sp, #48]
  40a598:	str	x8, [x19, #40]
  40a59c:	ldr	x8, [sp, #56]
  40a5a0:	str	x8, [x19, #48]
  40a5a4:	b	40a5ac <__fxstatat@plt+0x82ec>
  40a5a8:	mov	w0, #0xffffffff            	// #-1
  40a5ac:	ldp	x20, x19, [sp, #144]
  40a5b0:	ldp	x29, x30, [sp, #128]
  40a5b4:	add	sp, sp, #0xa0
  40a5b8:	ret
  40a5bc:	sub	sp, sp, #0x1c0
  40a5c0:	stp	x20, x19, [sp, #432]
  40a5c4:	adrp	x19, 420000 <__fxstatat@plt+0x1dd40>
  40a5c8:	ldr	w8, [x19, #1424]
  40a5cc:	stp	x29, x30, [sp, #400]
  40a5d0:	str	x28, [sp, #416]
  40a5d4:	add	x29, sp, #0x190
  40a5d8:	tbz	w8, #31, 40a610 <__fxstatat@plt+0x8350>
  40a5dc:	add	x0, sp, #0x8
  40a5e0:	add	x20, sp, #0x8
  40a5e4:	bl	402280 <uname@plt>
  40a5e8:	cbz	w0, 40a5f4 <__fxstatat@plt+0x8334>
  40a5ec:	mov	w8, wzr
  40a5f0:	b	40a60c <__fxstatat@plt+0x834c>
  40a5f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a5f8:	add	x0, x20, #0x82
  40a5fc:	add	x1, x1, #0xd3f
  40a600:	bl	401f40 <strverscmp@plt>
  40a604:	mvn	w8, w0
  40a608:	lsr	w8, w8, #31
  40a60c:	str	w8, [x19, #1424]
  40a610:	ldr	w0, [x19, #1424]
  40a614:	ldp	x20, x19, [sp, #432]
  40a618:	ldr	x28, [sp, #416]
  40a61c:	ldp	x29, x30, [sp, #400]
  40a620:	add	sp, sp, #0x1c0
  40a624:	ret
  40a628:	sub	sp, sp, #0x40
  40a62c:	stp	x29, x30, [sp, #16]
  40a630:	add	x29, sp, #0x10
  40a634:	cmp	x0, #0x0
  40a638:	sub	x8, x29, #0x4
  40a63c:	stp	x20, x19, [sp, #48]
  40a640:	csel	x20, x8, x0, eq  // eq = none
  40a644:	mov	x0, x20
  40a648:	stp	x22, x21, [sp, #32]
  40a64c:	mov	x22, x2
  40a650:	mov	x19, x1
  40a654:	bl	401d30 <mbrtowc@plt>
  40a658:	mov	x21, x0
  40a65c:	cbz	x22, 40a680 <__fxstatat@plt+0x83c0>
  40a660:	cmn	x21, #0x2
  40a664:	b.cc	40a680 <__fxstatat@plt+0x83c0>  // b.lo, b.ul, b.last
  40a668:	mov	w0, wzr
  40a66c:	bl	40b4e8 <__fxstatat@plt+0x9228>
  40a670:	tbnz	w0, #0, 40a680 <__fxstatat@plt+0x83c0>
  40a674:	ldrb	w8, [x19]
  40a678:	mov	w21, #0x1                   	// #1
  40a67c:	str	w8, [x20]
  40a680:	mov	x0, x21
  40a684:	ldp	x20, x19, [sp, #48]
  40a688:	ldp	x22, x21, [sp, #32]
  40a68c:	ldp	x29, x30, [sp, #16]
  40a690:	add	sp, sp, #0x40
  40a694:	ret
  40a698:	sub	sp, sp, #0xb0
  40a69c:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40a6a0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a6a4:	add	x0, x0, #0xd46
  40a6a8:	add	x1, x1, #0x50c
  40a6ac:	stp	x29, x30, [sp, #80]
  40a6b0:	stp	x28, x27, [sp, #96]
  40a6b4:	stp	x26, x25, [sp, #112]
  40a6b8:	stp	x24, x23, [sp, #128]
  40a6bc:	stp	x22, x21, [sp, #144]
  40a6c0:	stp	x20, x19, [sp, #160]
  40a6c4:	add	x29, sp, #0x50
  40a6c8:	bl	401ec0 <fopen@plt>
  40a6cc:	cbz	x0, 40aa50 <__fxstatat@plt+0x8790>
  40a6d0:	mov	x19, x0
  40a6d4:	sub	x0, x29, #0x10
  40a6d8:	sub	x1, x29, #0x18
  40a6dc:	mov	x2, x19
  40a6e0:	stp	xzr, xzr, [x29, #-24]
  40a6e4:	bl	4020d0 <getline@plt>
  40a6e8:	sub	x27, x29, #0x8
  40a6ec:	cmn	x0, #0x1
  40a6f0:	b.eq	40aa18 <__fxstatat@plt+0x8758>  // b.none
  40a6f4:	adrp	x20, 40e000 <__fxstatat@plt+0xbd40>
  40a6f8:	adrp	x21, 40e000 <__fxstatat@plt+0xbd40>
  40a6fc:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  40a700:	add	x28, sp, #0xc
  40a704:	add	x20, x20, #0xd5b
  40a708:	add	x21, x21, #0xd7b
  40a70c:	add	x22, x22, #0xd7f
  40a710:	b	40a750 <__fxstatat@plt+0x8490>
  40a714:	mov	w8, #0x1                   	// #1
  40a718:	cmp	w8, #0x0
  40a71c:	mov	w9, #0x2                   	// #2
  40a720:	and	w8, w23, #0xfffffffd
  40a724:	csel	w9, w9, wzr, ne  // ne = any
  40a728:	orr	w8, w9, w8
  40a72c:	strb	w8, [x24, #40]
  40a730:	str	x24, [x27]
  40a734:	add	x27, x24, #0x30
  40a738:	sub	x0, x29, #0x10
  40a73c:	sub	x1, x29, #0x18
  40a740:	mov	x2, x19
  40a744:	bl	4020d0 <getline@plt>
  40a748:	cmn	x0, #0x1
  40a74c:	b.eq	40aa18 <__fxstatat@plt+0x8758>  // b.none
  40a750:	ldur	x0, [x29, #-16]
  40a754:	sub	x2, x29, #0x1c
  40a758:	sub	x3, x29, #0x20
  40a75c:	add	x4, sp, #0x14
  40a760:	add	x5, sp, #0x10
  40a764:	sub	x6, x29, #0x24
  40a768:	add	x7, sp, #0x28
  40a76c:	mov	x1, x20
  40a770:	str	x28, [sp]
  40a774:	bl	402200 <__isoc99_sscanf@plt>
  40a778:	orr	w8, w0, #0x4
  40a77c:	cmp	w8, #0x7
  40a780:	b.ne	40a738 <__fxstatat@plt+0x8478>  // b.any
  40a784:	ldur	x8, [x29, #-16]
  40a788:	ldrsw	x9, [sp, #40]
  40a78c:	mov	x1, x21
  40a790:	add	x0, x8, x9
  40a794:	bl	4021e0 <strstr@plt>
  40a798:	cbz	x0, 40a738 <__fxstatat@plt+0x8478>
  40a79c:	add	x2, sp, #0x24
  40a7a0:	add	x3, sp, #0x20
  40a7a4:	add	x4, sp, #0x1c
  40a7a8:	add	x5, sp, #0x18
  40a7ac:	add	x6, sp, #0xc
  40a7b0:	mov	x1, x22
  40a7b4:	mov	x25, x0
  40a7b8:	bl	402200 <__isoc99_sscanf@plt>
  40a7bc:	orr	w8, w0, #0x4
  40a7c0:	cmp	w8, #0x5
  40a7c4:	b.ne	40a738 <__fxstatat@plt+0x8478>  // b.any
  40a7c8:	ldur	x8, [x29, #-16]
  40a7cc:	ldrsw	x9, [sp, #16]
  40a7d0:	strb	wzr, [x8, x9]
  40a7d4:	ldur	x8, [x29, #-16]
  40a7d8:	ldrsw	x9, [sp, #40]
  40a7dc:	strb	wzr, [x8, x9]
  40a7e0:	ldrsw	x8, [sp, #32]
  40a7e4:	strb	wzr, [x25, x8]
  40a7e8:	ldrsw	x8, [sp, #24]
  40a7ec:	strb	wzr, [x25, x8]
  40a7f0:	ldrsw	x8, [sp, #28]
  40a7f4:	add	x0, x25, x8
  40a7f8:	bl	40ad64 <__fxstatat@plt+0x8aa4>
  40a7fc:	ldur	x8, [x29, #-16]
  40a800:	ldursw	x9, [x29, #-36]
  40a804:	add	x0, x8, x9
  40a808:	bl	40ad64 <__fxstatat@plt+0x8aa4>
  40a80c:	ldur	x8, [x29, #-16]
  40a810:	ldrsw	x9, [sp, #20]
  40a814:	add	x0, x8, x9
  40a818:	bl	40ad64 <__fxstatat@plt+0x8aa4>
  40a81c:	mov	w0, #0x38                  	// #56
  40a820:	bl	409a78 <__fxstatat@plt+0x77b8>
  40a824:	ldrsw	x8, [sp, #28]
  40a828:	mov	x24, x0
  40a82c:	add	x0, x25, x8
  40a830:	bl	409c50 <__fxstatat@plt+0x7990>
  40a834:	ldur	x8, [x29, #-16]
  40a838:	ldursw	x9, [x29, #-36]
  40a83c:	str	x0, [x24]
  40a840:	add	x0, x8, x9
  40a844:	bl	409c50 <__fxstatat@plt+0x7990>
  40a848:	ldur	x8, [x29, #-16]
  40a84c:	ldrsw	x9, [sp, #20]
  40a850:	str	x0, [x24, #8]
  40a854:	add	x0, x8, x9
  40a858:	bl	409c50 <__fxstatat@plt+0x7990>
  40a85c:	ldrsw	x8, [sp, #36]
  40a860:	str	x0, [x24, #16]
  40a864:	add	x0, x25, x8
  40a868:	bl	409c50 <__fxstatat@plt+0x7990>
  40a86c:	ldrb	w8, [x24, #40]
  40a870:	mov	x25, x0
  40a874:	ldp	w1, w0, [x29, #-32]
  40a878:	str	x25, [x24, #24]
  40a87c:	orr	w23, w8, #0x4
  40a880:	strb	w23, [x24, #40]
  40a884:	bl	401e50 <gnu_dev_makedev@plt>
  40a888:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a88c:	str	x0, [x24, #32]
  40a890:	mov	x0, x25
  40a894:	add	x1, x1, #0xd95
  40a898:	bl	4020a0 <strcmp@plt>
  40a89c:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a8a0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a8a4:	mov	x0, x25
  40a8a8:	add	x1, x1, #0xd9c
  40a8ac:	bl	4020a0 <strcmp@plt>
  40a8b0:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a8b4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a8b8:	mov	x0, x25
  40a8bc:	add	x1, x1, #0xda1
  40a8c0:	bl	4020a0 <strcmp@plt>
  40a8c4:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a8c8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a8cc:	mov	x0, x25
  40a8d0:	add	x1, x1, #0xda7
  40a8d4:	bl	4020a0 <strcmp@plt>
  40a8d8:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a8dc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a8e0:	mov	x0, x25
  40a8e4:	add	x1, x1, #0xdaf
  40a8e8:	bl	4020a0 <strcmp@plt>
  40a8ec:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a8f0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a8f4:	mov	x0, x25
  40a8f8:	add	x1, x1, #0xdb6
  40a8fc:	bl	4020a0 <strcmp@plt>
  40a900:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a904:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a908:	mov	x0, x25
  40a90c:	add	x1, x1, #0xdbe
  40a910:	bl	4020a0 <strcmp@plt>
  40a914:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a918:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a91c:	mov	x0, x25
  40a920:	add	x1, x1, #0xdc5
  40a924:	bl	4020a0 <strcmp@plt>
  40a928:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a92c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a930:	mov	x0, x25
  40a934:	add	x1, x1, #0xdd0
  40a938:	bl	4020a0 <strcmp@plt>
  40a93c:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a940:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a944:	mov	x0, x25
  40a948:	add	x1, x1, #0xdd6
  40a94c:	bl	4020a0 <strcmp@plt>
  40a950:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a954:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a958:	mov	x0, x25
  40a95c:	add	x1, x1, #0xddc
  40a960:	bl	4020a0 <strcmp@plt>
  40a964:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a968:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a96c:	mov	x0, x25
  40a970:	add	x1, x1, #0xde3
  40a974:	bl	4020a0 <strcmp@plt>
  40a978:	cbz	w0, 40a998 <__fxstatat@plt+0x86d8>
  40a97c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a980:	mov	x0, x25
  40a984:	add	x1, x1, #0xdea
  40a988:	bl	4020a0 <strcmp@plt>
  40a98c:	cmp	w0, #0x0
  40a990:	cset	w8, eq  // eq = none
  40a994:	b	40a99c <__fxstatat@plt+0x86dc>
  40a998:	mov	w8, #0x1                   	// #1
  40a99c:	ldr	x26, [x24]
  40a9a0:	and	w9, w23, #0xfffffffe
  40a9a4:	orr	w23, w9, w8
  40a9a8:	mov	w1, #0x3a                  	// #58
  40a9ac:	mov	x0, x26
  40a9b0:	strb	w23, [x24, #40]
  40a9b4:	bl	402140 <strchr@plt>
  40a9b8:	cbnz	x0, 40a714 <__fxstatat@plt+0x8454>
  40a9bc:	ldrb	w8, [x26]
  40a9c0:	cmp	w8, #0x2f
  40a9c4:	b.ne	40a9fc <__fxstatat@plt+0x873c>  // b.any
  40a9c8:	ldrb	w8, [x26, #1]
  40a9cc:	cmp	w8, #0x2f
  40a9d0:	b.ne	40a9fc <__fxstatat@plt+0x873c>  // b.any
  40a9d4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a9d8:	mov	x0, x25
  40a9dc:	add	x1, x1, #0xdef
  40a9e0:	bl	4020a0 <strcmp@plt>
  40a9e4:	cbz	w0, 40a714 <__fxstatat@plt+0x8454>
  40a9e8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40a9ec:	mov	x0, x25
  40a9f0:	add	x1, x1, #0xdf5
  40a9f4:	bl	4020a0 <strcmp@plt>
  40a9f8:	cbz	w0, 40a714 <__fxstatat@plt+0x8454>
  40a9fc:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40aa00:	add	x0, x0, #0xdfa
  40aa04:	mov	x1, x26
  40aa08:	bl	4020a0 <strcmp@plt>
  40aa0c:	cmp	w0, #0x0
  40aa10:	cset	w8, eq  // eq = none
  40aa14:	b	40a718 <__fxstatat@plt+0x8458>
  40aa18:	ldur	x0, [x29, #-16]
  40aa1c:	bl	4020f0 <free@plt>
  40aa20:	mov	x0, x19
  40aa24:	bl	401df0 <ferror_unlocked@plt>
  40aa28:	cbz	w0, 40acb0 <__fxstatat@plt+0x89f0>
  40aa2c:	bl	402270 <__errno_location@plt>
  40aa30:	ldr	w21, [x0]
  40aa34:	mov	x20, x0
  40aa38:	mov	x0, x19
  40aa3c:	bl	40b608 <__fxstatat@plt+0x9348>
  40aa40:	mov	w8, #0x4                   	// #4
  40aa44:	str	w21, [x20]
  40aa48:	cbnz	w8, 40acf0 <__fxstatat@plt+0x8a30>
  40aa4c:	b	40acec <__fxstatat@plt+0x8a2c>
  40aa50:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40aa54:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40aa58:	add	x0, x0, #0xe01
  40aa5c:	add	x1, x1, #0x50c
  40aa60:	bl	401f90 <setmntent@plt>
  40aa64:	cbz	x0, 40acc0 <__fxstatat@plt+0x8a00>
  40aa68:	mov	x19, x0
  40aa6c:	bl	402230 <getmntent@plt>
  40aa70:	cbz	x0, 40acd0 <__fxstatat@plt+0x8a10>
  40aa74:	adrp	x20, 40e000 <__fxstatat@plt+0xbd40>
  40aa78:	adrp	x21, 40e000 <__fxstatat@plt+0xbd40>
  40aa7c:	mov	x23, x0
  40aa80:	sub	x27, x29, #0x8
  40aa84:	add	x20, x20, #0xe0b
  40aa88:	add	x21, x21, #0xd95
  40aa8c:	mov	w24, #0x2                   	// #2
  40aa90:	mov	x26, #0xffffffffffffffff    	// #-1
  40aa94:	b	40aacc <__fxstatat@plt+0x880c>
  40aa98:	mov	w8, #0x1                   	// #1
  40aa9c:	cmp	w8, #0x0
  40aaa0:	and	w8, w25, #0xfffffffd
  40aaa4:	csel	w9, w24, wzr, ne  // ne = any
  40aaa8:	orr	w8, w9, w8
  40aaac:	mov	x0, x19
  40aab0:	str	x26, [x22, #32]
  40aab4:	strb	w8, [x22, #40]
  40aab8:	str	x22, [x27]
  40aabc:	add	x27, x22, #0x30
  40aac0:	bl	402230 <getmntent@plt>
  40aac4:	mov	x23, x0
  40aac8:	cbz	x0, 40acd4 <__fxstatat@plt+0x8a14>
  40aacc:	mov	x0, x23
  40aad0:	mov	x1, x20
  40aad4:	bl	402120 <hasmntopt@plt>
  40aad8:	mov	x28, x0
  40aadc:	mov	w0, #0x38                  	// #56
  40aae0:	bl	409a78 <__fxstatat@plt+0x77b8>
  40aae4:	ldr	x8, [x23]
  40aae8:	mov	x22, x0
  40aaec:	mov	x0, x8
  40aaf0:	bl	409c50 <__fxstatat@plt+0x7990>
  40aaf4:	str	x0, [x22]
  40aaf8:	ldr	x0, [x23, #8]
  40aafc:	bl	409c50 <__fxstatat@plt+0x7990>
  40ab00:	stp	x0, xzr, [x22, #8]
  40ab04:	ldr	x0, [x23, #16]
  40ab08:	bl	409c50 <__fxstatat@plt+0x7990>
  40ab0c:	ldrb	w8, [x22, #40]
  40ab10:	mov	x1, x21
  40ab14:	mov	x23, x0
  40ab18:	str	x0, [x22, #24]
  40ab1c:	orr	w25, w8, #0x4
  40ab20:	strb	w25, [x22, #40]
  40ab24:	bl	4020a0 <strcmp@plt>
  40ab28:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40ab2c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ab30:	mov	x0, x23
  40ab34:	add	x1, x1, #0xd9c
  40ab38:	bl	4020a0 <strcmp@plt>
  40ab3c:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40ab40:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ab44:	mov	x0, x23
  40ab48:	add	x1, x1, #0xda1
  40ab4c:	bl	4020a0 <strcmp@plt>
  40ab50:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40ab54:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ab58:	mov	x0, x23
  40ab5c:	add	x1, x1, #0xda7
  40ab60:	bl	4020a0 <strcmp@plt>
  40ab64:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40ab68:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ab6c:	mov	x0, x23
  40ab70:	add	x1, x1, #0xdaf
  40ab74:	bl	4020a0 <strcmp@plt>
  40ab78:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40ab7c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ab80:	mov	x0, x23
  40ab84:	add	x1, x1, #0xdb6
  40ab88:	bl	4020a0 <strcmp@plt>
  40ab8c:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40ab90:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ab94:	mov	x0, x23
  40ab98:	add	x1, x1, #0xdbe
  40ab9c:	bl	4020a0 <strcmp@plt>
  40aba0:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40aba4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40aba8:	mov	x0, x23
  40abac:	add	x1, x1, #0xdc5
  40abb0:	bl	4020a0 <strcmp@plt>
  40abb4:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40abb8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40abbc:	mov	x0, x23
  40abc0:	add	x1, x1, #0xdd0
  40abc4:	bl	4020a0 <strcmp@plt>
  40abc8:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40abcc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40abd0:	mov	x0, x23
  40abd4:	add	x1, x1, #0xdd6
  40abd8:	bl	4020a0 <strcmp@plt>
  40abdc:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40abe0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40abe4:	mov	x0, x23
  40abe8:	add	x1, x1, #0xddc
  40abec:	bl	4020a0 <strcmp@plt>
  40abf0:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40abf4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40abf8:	mov	x0, x23
  40abfc:	add	x1, x1, #0xde3
  40ac00:	bl	4020a0 <strcmp@plt>
  40ac04:	cbz	w0, 40ac30 <__fxstatat@plt+0x8970>
  40ac08:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ac0c:	cmp	x28, #0x0
  40ac10:	mov	x0, x23
  40ac14:	add	x1, x1, #0xdea
  40ac18:	cset	w28, eq  // eq = none
  40ac1c:	bl	4020a0 <strcmp@plt>
  40ac20:	cmp	w0, #0x0
  40ac24:	cset	w8, eq  // eq = none
  40ac28:	and	w8, w28, w8
  40ac2c:	b	40ac34 <__fxstatat@plt+0x8974>
  40ac30:	mov	w8, #0x1                   	// #1
  40ac34:	ldr	x28, [x22]
  40ac38:	and	w9, w25, #0xfffffffe
  40ac3c:	orr	w25, w9, w8
  40ac40:	mov	w1, #0x3a                  	// #58
  40ac44:	mov	x0, x28
  40ac48:	strb	w25, [x22, #40]
  40ac4c:	bl	402140 <strchr@plt>
  40ac50:	cbnz	x0, 40aa98 <__fxstatat@plt+0x87d8>
  40ac54:	ldrb	w8, [x28]
  40ac58:	cmp	w8, #0x2f
  40ac5c:	b.ne	40ac94 <__fxstatat@plt+0x89d4>  // b.any
  40ac60:	ldrb	w8, [x28, #1]
  40ac64:	cmp	w8, #0x2f
  40ac68:	b.ne	40ac94 <__fxstatat@plt+0x89d4>  // b.any
  40ac6c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ac70:	mov	x0, x23
  40ac74:	add	x1, x1, #0xdef
  40ac78:	bl	4020a0 <strcmp@plt>
  40ac7c:	cbz	w0, 40aa98 <__fxstatat@plt+0x87d8>
  40ac80:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40ac84:	mov	x0, x23
  40ac88:	add	x1, x1, #0xdf5
  40ac8c:	bl	4020a0 <strcmp@plt>
  40ac90:	cbz	w0, 40aa98 <__fxstatat@plt+0x87d8>
  40ac94:	adrp	x0, 40e000 <__fxstatat@plt+0xbd40>
  40ac98:	add	x0, x0, #0xdfa
  40ac9c:	mov	x1, x28
  40aca0:	bl	4020a0 <strcmp@plt>
  40aca4:	cmp	w0, #0x0
  40aca8:	cset	w8, eq  // eq = none
  40acac:	b	40aa9c <__fxstatat@plt+0x87dc>
  40acb0:	mov	x0, x19
  40acb4:	bl	40b608 <__fxstatat@plt+0x9348>
  40acb8:	cmn	w0, #0x1
  40acbc:	b	40ace0 <__fxstatat@plt+0x8a20>
  40acc0:	sub	x27, x29, #0x8
  40acc4:	mov	w8, #0x1                   	// #1
  40acc8:	cbnz	w8, 40acf0 <__fxstatat@plt+0x8a30>
  40accc:	b	40acec <__fxstatat@plt+0x8a2c>
  40acd0:	sub	x27, x29, #0x8
  40acd4:	mov	x0, x19
  40acd8:	bl	401fa0 <endmntent@plt>
  40acdc:	cmp	w0, #0x0
  40ace0:	cset	w8, eq  // eq = none
  40ace4:	lsl	w8, w8, #2
  40ace8:	cbnz	w8, 40acf0 <__fxstatat@plt+0x8a30>
  40acec:	mov	w8, wzr
  40acf0:	cmp	w8, #0x4
  40acf4:	b.eq	40ad08 <__fxstatat@plt+0x8a48>  // b.none
  40acf8:	cbnz	w8, 40ad40 <__fxstatat@plt+0x8a80>
  40acfc:	str	xzr, [x27]
  40ad00:	ldur	x0, [x29, #-8]
  40ad04:	b	40ad44 <__fxstatat@plt+0x8a84>
  40ad08:	bl	402270 <__errno_location@plt>
  40ad0c:	ldr	w20, [x0]
  40ad10:	str	xzr, [x27]
  40ad14:	mov	x19, x0
  40ad18:	ldur	x0, [x29, #-8]
  40ad1c:	cbz	x0, 40ad34 <__fxstatat@plt+0x8a74>
  40ad20:	ldr	x21, [x0, #48]
  40ad24:	bl	40ae10 <__fxstatat@plt+0x8b50>
  40ad28:	mov	x0, x21
  40ad2c:	stur	x21, [x29, #-8]
  40ad30:	cbnz	x21, 40ad20 <__fxstatat@plt+0x8a60>
  40ad34:	mov	x0, xzr
  40ad38:	str	w20, [x19]
  40ad3c:	b	40ad44 <__fxstatat@plt+0x8a84>
  40ad40:	mov	x0, xzr
  40ad44:	ldp	x20, x19, [sp, #160]
  40ad48:	ldp	x22, x21, [sp, #144]
  40ad4c:	ldp	x24, x23, [sp, #128]
  40ad50:	ldp	x26, x25, [sp, #112]
  40ad54:	ldp	x28, x27, [sp, #96]
  40ad58:	ldp	x29, x30, [sp, #80]
  40ad5c:	add	sp, sp, #0xb0
  40ad60:	ret
  40ad64:	stp	x29, x30, [sp, #-32]!
  40ad68:	str	x19, [sp, #16]
  40ad6c:	mov	x29, sp
  40ad70:	mov	x19, x0
  40ad74:	bl	401d80 <strlen@plt>
  40ad78:	adds	x8, x0, #0x1
  40ad7c:	b.cc	40ad8c <__fxstatat@plt+0x8acc>  // b.lo, b.ul, b.last
  40ad80:	ldr	x19, [sp, #16]
  40ad84:	ldp	x29, x30, [sp], #32
  40ad88:	ret
  40ad8c:	mov	x10, xzr
  40ad90:	mov	x9, x19
  40ad94:	b	40ada8 <__fxstatat@plt+0x8ae8>
  40ad98:	add	x10, x10, #0x1
  40ad9c:	cmp	x10, x8
  40ada0:	strb	w11, [x9], #1
  40ada4:	b.cs	40ad80 <__fxstatat@plt+0x8ac0>  // b.hs, b.nlast
  40ada8:	ldrb	w11, [x19, x10]
  40adac:	add	x12, x10, #0x4
  40adb0:	cmp	x12, x8
  40adb4:	b.cs	40ad98 <__fxstatat@plt+0x8ad8>  // b.hs, b.nlast
  40adb8:	cmp	w11, #0x5c
  40adbc:	b.ne	40ad98 <__fxstatat@plt+0x8ad8>  // b.any
  40adc0:	add	x13, x10, x19
  40adc4:	ldrb	w12, [x13, #1]
  40adc8:	and	w14, w12, #0xfc
  40adcc:	cmp	w14, #0x30
  40add0:	b.ne	40ad98 <__fxstatat@plt+0x8ad8>  // b.any
  40add4:	ldrb	w14, [x13, #2]
  40add8:	and	w13, w14, #0xf8
  40addc:	cmp	w13, #0x30
  40ade0:	b.ne	40ad98 <__fxstatat@plt+0x8ad8>  // b.any
  40ade4:	add	x13, x10, #0x3
  40ade8:	ldrb	w15, [x19, x13]
  40adec:	and	w16, w15, #0xf8
  40adf0:	cmp	w16, #0x30
  40adf4:	b.ne	40ad98 <__fxstatat@plt+0x8ad8>  // b.any
  40adf8:	lsl	w10, w12, #6
  40adfc:	add	w10, w10, w14, lsl #3
  40ae00:	add	w10, w10, w15
  40ae04:	add	w11, w10, #0x50
  40ae08:	mov	x10, x13
  40ae0c:	b	40ad98 <__fxstatat@plt+0x8ad8>
  40ae10:	stp	x29, x30, [sp, #-32]!
  40ae14:	str	x19, [sp, #16]
  40ae18:	mov	x19, x0
  40ae1c:	ldr	x0, [x0]
  40ae20:	mov	x29, sp
  40ae24:	bl	4020f0 <free@plt>
  40ae28:	ldr	x0, [x19, #8]
  40ae2c:	bl	4020f0 <free@plt>
  40ae30:	ldr	x0, [x19, #16]
  40ae34:	bl	4020f0 <free@plt>
  40ae38:	ldrb	w8, [x19, #40]
  40ae3c:	tbz	w8, #2, 40ae48 <__fxstatat@plt+0x8b88>
  40ae40:	ldr	x0, [x19, #24]
  40ae44:	bl	4020f0 <free@plt>
  40ae48:	mov	x0, x19
  40ae4c:	bl	4020f0 <free@plt>
  40ae50:	ldr	x19, [sp, #16]
  40ae54:	ldp	x29, x30, [sp], #32
  40ae58:	ret
  40ae5c:	stp	x29, x30, [sp, #-80]!
  40ae60:	cmp	x1, #0x401
  40ae64:	mov	w8, #0x401                 	// #1025
  40ae68:	stp	x26, x25, [sp, #16]
  40ae6c:	stp	x20, x19, [sp, #64]
  40ae70:	mov	x19, x0
  40ae74:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  40ae78:	mov	w25, #0xc                   	// #12
  40ae7c:	stp	x24, x23, [sp, #32]
  40ae80:	stp	x22, x21, [sp, #48]
  40ae84:	mov	x29, sp
  40ae88:	b	40ae98 <__fxstatat@plt+0x8bd8>
  40ae8c:	mov	w8, wzr
  40ae90:	mov	x21, xzr
  40ae94:	tbz	w8, #0, 40af4c <__fxstatat@plt+0x8c8c>
  40ae98:	mov	x0, x20
  40ae9c:	bl	401ed0 <malloc@plt>
  40aea0:	cbz	x0, 40ae8c <__fxstatat@plt+0x8bcc>
  40aea4:	mov	x22, x0
  40aea8:	mov	x0, x19
  40aeac:	mov	x1, x22
  40aeb0:	mov	x2, x20
  40aeb4:	bl	401de0 <readlink@plt>
  40aeb8:	mov	x23, x0
  40aebc:	tbz	x0, #63, 40aed0 <__fxstatat@plt+0x8c10>
  40aec0:	bl	402270 <__errno_location@plt>
  40aec4:	ldr	w26, [x0]
  40aec8:	cmp	w26, #0x22
  40aecc:	b.ne	40af1c <__fxstatat@plt+0x8c5c>  // b.any
  40aed0:	cmp	x23, x20
  40aed4:	b.cs	40aee8 <__fxstatat@plt+0x8c28>  // b.hs, b.nlast
  40aed8:	mov	w8, wzr
  40aedc:	strb	wzr, [x22, x23]
  40aee0:	mov	x21, x22
  40aee4:	b	40ae94 <__fxstatat@plt+0x8bd4>
  40aee8:	mov	x0, x22
  40aeec:	bl	4020f0 <free@plt>
  40aef0:	lsr	x8, x20, #62
  40aef4:	cbnz	x8, 40af04 <__fxstatat@plt+0x8c44>
  40aef8:	lsl	x20, x20, #1
  40aefc:	mov	w8, #0x1                   	// #1
  40af00:	b	40ae94 <__fxstatat@plt+0x8bd4>
  40af04:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40af08:	cmp	x20, x8
  40af0c:	b.cs	40af38 <__fxstatat@plt+0x8c78>  // b.hs, b.nlast
  40af10:	mov	w8, #0x1                   	// #1
  40af14:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  40af18:	b	40ae94 <__fxstatat@plt+0x8bd4>
  40af1c:	mov	x24, x0
  40af20:	mov	x0, x22
  40af24:	bl	4020f0 <free@plt>
  40af28:	mov	w8, wzr
  40af2c:	mov	x21, xzr
  40af30:	str	w26, [x24]
  40af34:	b	40ae94 <__fxstatat@plt+0x8bd4>
  40af38:	bl	402270 <__errno_location@plt>
  40af3c:	mov	w8, wzr
  40af40:	mov	x21, xzr
  40af44:	str	w25, [x0]
  40af48:	b	40ae94 <__fxstatat@plt+0x8bd4>
  40af4c:	mov	x0, x21
  40af50:	ldp	x20, x19, [sp, #64]
  40af54:	ldp	x22, x21, [sp, #48]
  40af58:	ldp	x24, x23, [sp, #32]
  40af5c:	ldp	x26, x25, [sp, #16]
  40af60:	ldp	x29, x30, [sp], #80
  40af64:	ret
  40af68:	stp	x29, x30, [sp, #-16]!
  40af6c:	mov	w0, #0x1                   	// #1
  40af70:	mov	x29, sp
  40af74:	bl	4023dc <__fxstatat@plt+0x11c>
  40af78:	ldp	x29, x30, [sp], #16
  40af7c:	ret
  40af80:	stp	x29, x30, [sp, #-96]!
  40af84:	stp	x28, x27, [sp, #16]
  40af88:	stp	x26, x25, [sp, #32]
  40af8c:	stp	x24, x23, [sp, #48]
  40af90:	stp	x22, x21, [sp, #64]
  40af94:	stp	x20, x19, [sp, #80]
  40af98:	mov	x29, sp
  40af9c:	mov	x19, x3
  40afa0:	mov	x20, x2
  40afa4:	mov	x24, x1
  40afa8:	mov	x21, x0
  40afac:	bl	401d80 <strlen@plt>
  40afb0:	ldr	x25, [x24]
  40afb4:	cbz	x25, 40b034 <__fxstatat@plt+0x8d74>
  40afb8:	mov	x22, x0
  40afbc:	mov	w26, wzr
  40afc0:	mov	x23, xzr
  40afc4:	add	x28, x24, #0x8
  40afc8:	mov	x27, #0xffffffffffffffff    	// #-1
  40afcc:	mov	x24, x20
  40afd0:	b	40afe8 <__fxstatat@plt+0x8d28>
  40afd4:	mov	x27, x23
  40afd8:	ldr	x25, [x28, x23, lsl #3]
  40afdc:	add	x23, x23, #0x1
  40afe0:	add	x24, x24, x19
  40afe4:	cbz	x25, 40b03c <__fxstatat@plt+0x8d7c>
  40afe8:	mov	x0, x25
  40afec:	mov	x1, x21
  40aff0:	mov	x2, x22
  40aff4:	bl	401f10 <strncmp@plt>
  40aff8:	cbnz	w0, 40afd8 <__fxstatat@plt+0x8d18>
  40affc:	mov	x0, x25
  40b000:	bl	401d80 <strlen@plt>
  40b004:	cmp	x0, x22
  40b008:	b.eq	40b048 <__fxstatat@plt+0x8d88>  // b.none
  40b00c:	cmn	x27, #0x1
  40b010:	b.eq	40afd4 <__fxstatat@plt+0x8d14>  // b.none
  40b014:	cbz	x20, 40b02c <__fxstatat@plt+0x8d6c>
  40b018:	madd	x0, x27, x19, x20
  40b01c:	mov	x1, x24
  40b020:	mov	x2, x19
  40b024:	bl	401fb0 <bcmp@plt>
  40b028:	cbz	w0, 40afd8 <__fxstatat@plt+0x8d18>
  40b02c:	mov	w26, #0x1                   	// #1
  40b030:	b	40afd8 <__fxstatat@plt+0x8d18>
  40b034:	mov	w26, wzr
  40b038:	mov	x27, #0xffffffffffffffff    	// #-1
  40b03c:	tst	w26, #0x1
  40b040:	mov	x8, #0xfffffffffffffffe    	// #-2
  40b044:	csel	x23, x8, x27, ne  // ne = any
  40b048:	mov	x0, x23
  40b04c:	ldp	x20, x19, [sp, #80]
  40b050:	ldp	x22, x21, [sp, #64]
  40b054:	ldp	x24, x23, [sp, #48]
  40b058:	ldp	x26, x25, [sp, #32]
  40b05c:	ldp	x28, x27, [sp, #16]
  40b060:	ldp	x29, x30, [sp], #96
  40b064:	ret
  40b068:	stp	x29, x30, [sp, #-48]!
  40b06c:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  40b070:	adrp	x9, 40e000 <__fxstatat@plt+0xbd40>
  40b074:	add	x8, x8, #0xe2b
  40b078:	add	x9, x9, #0xe10
  40b07c:	cmn	x2, #0x1
  40b080:	stp	x20, x19, [sp, #32]
  40b084:	mov	x19, x1
  40b088:	mov	x20, x0
  40b08c:	csel	x1, x9, x8, eq  // eq = none
  40b090:	mov	w2, #0x5                   	// #5
  40b094:	mov	x0, xzr
  40b098:	str	x21, [sp, #16]
  40b09c:	mov	x29, sp
  40b0a0:	bl	4021f0 <dcgettext@plt>
  40b0a4:	mov	x21, x0
  40b0a8:	mov	w1, #0x8                   	// #8
  40b0ac:	mov	w0, wzr
  40b0b0:	mov	x2, x19
  40b0b4:	bl	408ba0 <__fxstatat@plt+0x68e0>
  40b0b8:	mov	x19, x0
  40b0bc:	mov	w0, #0x1                   	// #1
  40b0c0:	mov	x1, x20
  40b0c4:	bl	408ed4 <__fxstatat@plt+0x6c14>
  40b0c8:	mov	x4, x0
  40b0cc:	mov	w0, wzr
  40b0d0:	mov	w1, wzr
  40b0d4:	mov	x2, x21
  40b0d8:	mov	x3, x19
  40b0dc:	bl	401dc0 <error@plt>
  40b0e0:	ldp	x20, x19, [sp, #32]
  40b0e4:	ldr	x21, [sp, #16]
  40b0e8:	ldp	x29, x30, [sp], #48
  40b0ec:	ret
  40b0f0:	stp	x29, x30, [sp, #-96]!
  40b0f4:	stp	x20, x19, [sp, #80]
  40b0f8:	mov	x20, x1
  40b0fc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40b100:	stp	x22, x21, [sp, #64]
  40b104:	mov	x19, x2
  40b108:	mov	x21, x0
  40b10c:	add	x1, x1, #0xe48
  40b110:	mov	w2, #0x5                   	// #5
  40b114:	mov	x0, xzr
  40b118:	stp	x28, x27, [sp, #16]
  40b11c:	stp	x26, x25, [sp, #32]
  40b120:	stp	x24, x23, [sp, #48]
  40b124:	mov	x29, sp
  40b128:	bl	4021f0 <dcgettext@plt>
  40b12c:	adrp	x26, 420000 <__fxstatat@plt+0x1dd40>
  40b130:	ldr	x1, [x26, #1448]
  40b134:	bl	402210 <fputs_unlocked@plt>
  40b138:	ldr	x24, [x21]
  40b13c:	cbz	x24, 40b1d0 <__fxstatat@plt+0x8f10>
  40b140:	add	x27, x21, #0x8
  40b144:	adrp	x21, 40e000 <__fxstatat@plt+0xbd40>
  40b148:	adrp	x22, 40e000 <__fxstatat@plt+0xbd40>
  40b14c:	mov	x23, xzr
  40b150:	mov	x28, xzr
  40b154:	add	x21, x21, #0xe5d
  40b158:	add	x22, x22, #0xe65
  40b15c:	b	40b194 <__fxstatat@plt+0x8ed4>
  40b160:	ldr	x23, [x26, #1448]
  40b164:	mov	x0, x24
  40b168:	bl	408eec <__fxstatat@plt+0x6c2c>
  40b16c:	mov	x3, x0
  40b170:	mov	w1, #0x1                   	// #1
  40b174:	mov	x0, x23
  40b178:	mov	x2, x21
  40b17c:	bl	402090 <__fprintf_chk@plt>
  40b180:	mov	x23, x20
  40b184:	ldr	x24, [x27, x28, lsl #3]
  40b188:	add	x28, x28, #0x1
  40b18c:	add	x20, x20, x19
  40b190:	cbz	x24, 40b1d0 <__fxstatat@plt+0x8f10>
  40b194:	cbz	x28, 40b160 <__fxstatat@plt+0x8ea0>
  40b198:	mov	x0, x23
  40b19c:	mov	x1, x20
  40b1a0:	mov	x2, x19
  40b1a4:	bl	401fb0 <bcmp@plt>
  40b1a8:	cbnz	w0, 40b160 <__fxstatat@plt+0x8ea0>
  40b1ac:	ldr	x25, [x26, #1448]
  40b1b0:	mov	x0, x24
  40b1b4:	bl	408eec <__fxstatat@plt+0x6c2c>
  40b1b8:	mov	x3, x0
  40b1bc:	mov	w1, #0x1                   	// #1
  40b1c0:	mov	x0, x25
  40b1c4:	mov	x2, x22
  40b1c8:	bl	402090 <__fprintf_chk@plt>
  40b1cc:	b	40b184 <__fxstatat@plt+0x8ec4>
  40b1d0:	ldr	x1, [x26, #1448]
  40b1d4:	mov	w0, #0xa                   	// #10
  40b1d8:	bl	401e80 <putc_unlocked@plt>
  40b1dc:	ldp	x20, x19, [sp, #80]
  40b1e0:	ldp	x22, x21, [sp, #64]
  40b1e4:	ldp	x24, x23, [sp, #48]
  40b1e8:	ldp	x26, x25, [sp, #32]
  40b1ec:	ldp	x28, x27, [sp, #16]
  40b1f0:	ldp	x29, x30, [sp], #96
  40b1f4:	ret
  40b1f8:	stp	x29, x30, [sp, #-64]!
  40b1fc:	stp	x24, x23, [sp, #16]
  40b200:	stp	x22, x21, [sp, #32]
  40b204:	mov	x21, x3
  40b208:	mov	x22, x2
  40b20c:	mov	x23, x1
  40b210:	mov	x24, x0
  40b214:	mov	x0, x1
  40b218:	mov	x1, x2
  40b21c:	mov	x2, x3
  40b220:	mov	x3, x4
  40b224:	stp	x20, x19, [sp, #48]
  40b228:	mov	x29, sp
  40b22c:	mov	x19, x5
  40b230:	mov	x20, x4
  40b234:	bl	40af80 <__fxstatat@plt+0x8cc0>
  40b238:	mov	x2, x0
  40b23c:	tbz	x0, #63, 40b264 <__fxstatat@plt+0x8fa4>
  40b240:	mov	x0, x24
  40b244:	mov	x1, x23
  40b248:	bl	40b068 <__fxstatat@plt+0x8da8>
  40b24c:	mov	x0, x22
  40b250:	mov	x1, x21
  40b254:	mov	x2, x20
  40b258:	bl	40b0f0 <__fxstatat@plt+0x8e30>
  40b25c:	blr	x19
  40b260:	mov	x2, #0xffffffffffffffff    	// #-1
  40b264:	ldp	x20, x19, [sp, #48]
  40b268:	ldp	x22, x21, [sp, #32]
  40b26c:	ldp	x24, x23, [sp, #16]
  40b270:	mov	x0, x2
  40b274:	ldp	x29, x30, [sp], #64
  40b278:	ret
  40b27c:	stp	x29, x30, [sp, #-64]!
  40b280:	stp	x22, x21, [sp, #32]
  40b284:	stp	x20, x19, [sp, #48]
  40b288:	ldr	x20, [x1]
  40b28c:	str	x23, [sp, #16]
  40b290:	mov	x29, sp
  40b294:	cbz	x20, 40b2e4 <__fxstatat@plt+0x9024>
  40b298:	mov	x22, x2
  40b29c:	mov	x23, x1
  40b2a0:	mov	x1, x2
  40b2a4:	mov	x2, x3
  40b2a8:	mov	x19, x3
  40b2ac:	mov	x21, x0
  40b2b0:	bl	401fb0 <bcmp@plt>
  40b2b4:	cbz	w0, 40b2e4 <__fxstatat@plt+0x9024>
  40b2b8:	add	x22, x22, x19
  40b2bc:	add	x23, x23, #0x8
  40b2c0:	ldr	x20, [x23]
  40b2c4:	cbz	x20, 40b2e4 <__fxstatat@plt+0x9024>
  40b2c8:	mov	x0, x21
  40b2cc:	mov	x1, x22
  40b2d0:	mov	x2, x19
  40b2d4:	bl	401fb0 <bcmp@plt>
  40b2d8:	add	x22, x22, x19
  40b2dc:	add	x23, x23, #0x8
  40b2e0:	cbnz	w0, 40b2c0 <__fxstatat@plt+0x9000>
  40b2e4:	mov	x0, x20
  40b2e8:	ldp	x20, x19, [sp, #48]
  40b2ec:	ldp	x22, x21, [sp, #32]
  40b2f0:	ldr	x23, [sp, #16]
  40b2f4:	ldp	x29, x30, [sp], #64
  40b2f8:	ret
  40b2fc:	neg	w8, w1
  40b300:	ror	x0, x0, x8
  40b304:	ret
  40b308:	ror	x0, x0, x1
  40b30c:	ret
  40b310:	neg	w8, w1
  40b314:	ror	w0, w0, w8
  40b318:	ret
  40b31c:	ror	w0, w0, w1
  40b320:	ret
  40b324:	sxtw	x9, w1
  40b328:	neg	x9, x9
  40b32c:	lsl	x8, x0, x1
  40b330:	lsr	x9, x0, x9
  40b334:	orr	x0, x9, x8
  40b338:	ret
  40b33c:	sxtw	x9, w1
  40b340:	neg	x9, x9
  40b344:	lsr	x8, x0, x1
  40b348:	lsl	x9, x0, x9
  40b34c:	orr	x0, x9, x8
  40b350:	ret
  40b354:	neg	w10, w1
  40b358:	and	w8, w0, #0xffff
  40b35c:	and	w9, w1, #0xf
  40b360:	and	w10, w10, #0xf
  40b364:	lsl	w9, w0, w9
  40b368:	lsr	w8, w8, w10
  40b36c:	orr	w0, w9, w8
  40b370:	ret
  40b374:	and	w8, w0, #0xffff
  40b378:	and	w9, w1, #0xf
  40b37c:	neg	w10, w1
  40b380:	lsr	w8, w8, w9
  40b384:	and	w9, w10, #0xf
  40b388:	lsl	w9, w0, w9
  40b38c:	orr	w0, w9, w8
  40b390:	ret
  40b394:	neg	w10, w1
  40b398:	and	w8, w0, #0xff
  40b39c:	and	w9, w1, #0x7
  40b3a0:	and	w10, w10, #0x7
  40b3a4:	lsl	w9, w0, w9
  40b3a8:	lsr	w8, w8, w10
  40b3ac:	orr	w0, w9, w8
  40b3b0:	ret
  40b3b4:	and	w8, w0, #0xff
  40b3b8:	and	w9, w1, #0x7
  40b3bc:	neg	w10, w1
  40b3c0:	lsr	w8, w8, w9
  40b3c4:	and	w9, w10, #0x7
  40b3c8:	lsl	w9, w0, w9
  40b3cc:	orr	w0, w9, w8
  40b3d0:	ret
  40b3d4:	stp	x29, x30, [sp, #-48]!
  40b3d8:	str	x21, [sp, #16]
  40b3dc:	stp	x20, x19, [sp, #32]
  40b3e0:	mov	x29, sp
  40b3e4:	mov	x20, x0
  40b3e8:	bl	401e40 <__fpending@plt>
  40b3ec:	mov	x19, x0
  40b3f0:	mov	x0, x20
  40b3f4:	bl	401df0 <ferror_unlocked@plt>
  40b3f8:	mov	w21, w0
  40b3fc:	mov	x0, x20
  40b400:	bl	40b608 <__fxstatat@plt+0x9348>
  40b404:	cbz	w21, 40b428 <__fxstatat@plt+0x9168>
  40b408:	cbnz	w0, 40b414 <__fxstatat@plt+0x9154>
  40b40c:	bl	402270 <__errno_location@plt>
  40b410:	str	wzr, [x0]
  40b414:	mov	w0, #0xffffffff            	// #-1
  40b418:	ldp	x20, x19, [sp, #32]
  40b41c:	ldr	x21, [sp, #16]
  40b420:	ldp	x29, x30, [sp], #48
  40b424:	ret
  40b428:	cbz	w0, 40b418 <__fxstatat@plt+0x9158>
  40b42c:	cbnz	x19, 40b408 <__fxstatat@plt+0x9148>
  40b430:	bl	402270 <__errno_location@plt>
  40b434:	ldr	w8, [x0]
  40b438:	cmp	w8, #0x9
  40b43c:	csetm	w0, ne  // ne = any
  40b440:	b	40b418 <__fxstatat@plt+0x9158>
  40b444:	sub	sp, sp, #0xe0
  40b448:	stp	x29, x30, [sp, #208]
  40b44c:	add	x29, sp, #0xd0
  40b450:	stp	x2, x3, [x29, #-80]
  40b454:	stp	x4, x5, [x29, #-64]
  40b458:	stp	x6, x7, [x29, #-48]
  40b45c:	stp	q1, q2, [sp, #16]
  40b460:	stp	q3, q4, [sp, #48]
  40b464:	str	q0, [sp]
  40b468:	stp	q5, q6, [sp, #80]
  40b46c:	str	q7, [sp, #112]
  40b470:	tbnz	w1, #6, 40b47c <__fxstatat@plt+0x91bc>
  40b474:	mov	w2, wzr
  40b478:	b	40b4c8 <__fxstatat@plt+0x9208>
  40b47c:	mov	x9, #0xffffffffffffffd0    	// #-48
  40b480:	mov	x11, sp
  40b484:	sub	x12, x29, #0x50
  40b488:	movk	x9, #0xff80, lsl #32
  40b48c:	add	x10, x29, #0x10
  40b490:	mov	x8, #0xffffffffffffffd0    	// #-48
  40b494:	add	x11, x11, #0x80
  40b498:	add	x12, x12, #0x30
  40b49c:	stp	x11, x9, [x29, #-16]
  40b4a0:	stp	x10, x12, [x29, #-32]
  40b4a4:	tbz	w8, #31, 40b4b8 <__fxstatat@plt+0x91f8>
  40b4a8:	add	w9, w8, #0x8
  40b4ac:	cmp	w9, #0x0
  40b4b0:	stur	w9, [x29, #-8]
  40b4b4:	b.le	40b4dc <__fxstatat@plt+0x921c>
  40b4b8:	ldur	x8, [x29, #-32]
  40b4bc:	add	x9, x8, #0x8
  40b4c0:	stur	x9, [x29, #-32]
  40b4c4:	ldr	w2, [x8]
  40b4c8:	bl	401ef0 <open@plt>
  40b4cc:	bl	40b5b0 <__fxstatat@plt+0x92f0>
  40b4d0:	ldp	x29, x30, [sp, #208]
  40b4d4:	add	sp, sp, #0xe0
  40b4d8:	ret
  40b4dc:	ldur	x9, [x29, #-24]
  40b4e0:	add	x8, x9, x8
  40b4e4:	b	40b4c4 <__fxstatat@plt+0x9204>
  40b4e8:	stp	x29, x30, [sp, #-32]!
  40b4ec:	mov	x1, xzr
  40b4f0:	str	x19, [sp, #16]
  40b4f4:	mov	x29, sp
  40b4f8:	bl	4022b0 <setlocale@plt>
  40b4fc:	cbz	x0, 40b528 <__fxstatat@plt+0x9268>
  40b500:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40b504:	add	x1, x1, #0xe6a
  40b508:	mov	x19, x0
  40b50c:	bl	4020a0 <strcmp@plt>
  40b510:	cbz	w0, 40b530 <__fxstatat@plt+0x9270>
  40b514:	adrp	x1, 40e000 <__fxstatat@plt+0xbd40>
  40b518:	add	x1, x1, #0xe6c
  40b51c:	mov	x0, x19
  40b520:	bl	4020a0 <strcmp@plt>
  40b524:	cbz	w0, 40b530 <__fxstatat@plt+0x9270>
  40b528:	mov	w0, #0x1                   	// #1
  40b52c:	b	40b534 <__fxstatat@plt+0x9274>
  40b530:	mov	w0, wzr
  40b534:	ldr	x19, [sp, #16]
  40b538:	ldp	x29, x30, [sp], #32
  40b53c:	ret
  40b540:	ldrb	w9, [x0]
  40b544:	cbz	w9, 40b564 <__fxstatat@plt+0x92a4>
  40b548:	mov	x8, xzr
  40b54c:	add	x10, x0, #0x1
  40b550:	ror	x8, x8, #55
  40b554:	add	x8, x8, w9, uxtb
  40b558:	ldrb	w9, [x10], #1
  40b55c:	cbnz	w9, 40b550 <__fxstatat@plt+0x9290>
  40b560:	b	40b568 <__fxstatat@plt+0x92a8>
  40b564:	mov	x8, xzr
  40b568:	udiv	x9, x8, x1
  40b56c:	msub	x0, x9, x1, x8
  40b570:	ret
  40b574:	stp	x29, x30, [sp, #-16]!
  40b578:	mov	w0, #0xe                   	// #14
  40b57c:	mov	x29, sp
  40b580:	bl	401eb0 <nl_langinfo@plt>
  40b584:	adrp	x8, 40e000 <__fxstatat@plt+0xbd40>
  40b588:	add	x8, x8, #0x929
  40b58c:	cmp	x0, #0x0
  40b590:	csel	x8, x8, x0, eq  // eq = none
  40b594:	ldrb	w9, [x8]
  40b598:	adrp	x10, 40e000 <__fxstatat@plt+0xbd40>
  40b59c:	add	x10, x10, #0xe72
  40b5a0:	cmp	w9, #0x0
  40b5a4:	csel	x0, x10, x8, eq  // eq = none
  40b5a8:	ldp	x29, x30, [sp], #16
  40b5ac:	ret
  40b5b0:	stp	x29, x30, [sp, #-48]!
  40b5b4:	stp	x20, x19, [sp, #32]
  40b5b8:	mov	w19, w0
  40b5bc:	cmp	w0, #0x2
  40b5c0:	stp	x22, x21, [sp, #16]
  40b5c4:	mov	x29, sp
  40b5c8:	b.hi	40b5f4 <__fxstatat@plt+0x9334>  // b.pmore
  40b5cc:	mov	w0, w19
  40b5d0:	bl	40b788 <__fxstatat@plt+0x94c8>
  40b5d4:	mov	w20, w0
  40b5d8:	bl	402270 <__errno_location@plt>
  40b5dc:	ldr	w22, [x0]
  40b5e0:	mov	x21, x0
  40b5e4:	mov	w0, w19
  40b5e8:	bl	401fe0 <close@plt>
  40b5ec:	mov	w19, w20
  40b5f0:	str	w22, [x21]
  40b5f4:	mov	w0, w19
  40b5f8:	ldp	x20, x19, [sp, #32]
  40b5fc:	ldp	x22, x21, [sp, #16]
  40b600:	ldp	x29, x30, [sp], #48
  40b604:	ret
  40b608:	stp	x29, x30, [sp, #-32]!
  40b60c:	stp	x20, x19, [sp, #16]
  40b610:	mov	x29, sp
  40b614:	mov	x19, x0
  40b618:	bl	401e70 <fileno@plt>
  40b61c:	tbnz	w0, #31, 40b660 <__fxstatat@plt+0x93a0>
  40b620:	mov	x0, x19
  40b624:	bl	402220 <__freading@plt>
  40b628:	cbz	w0, 40b648 <__fxstatat@plt+0x9388>
  40b62c:	mov	x0, x19
  40b630:	bl	401e70 <fileno@plt>
  40b634:	mov	w2, #0x1                   	// #1
  40b638:	mov	x1, xzr
  40b63c:	bl	401e30 <lseek@plt>
  40b640:	cmn	x0, #0x1
  40b644:	b.eq	40b66c <__fxstatat@plt+0x93ac>  // b.none
  40b648:	mov	x0, x19
  40b64c:	bl	40b694 <__fxstatat@plt+0x93d4>
  40b650:	cbz	w0, 40b66c <__fxstatat@plt+0x93ac>
  40b654:	bl	402270 <__errno_location@plt>
  40b658:	ldr	w20, [x0]
  40b65c:	b	40b670 <__fxstatat@plt+0x93b0>
  40b660:	mov	x0, x19
  40b664:	bl	401ea0 <fclose@plt>
  40b668:	b	40b688 <__fxstatat@plt+0x93c8>
  40b66c:	mov	w20, wzr
  40b670:	mov	x0, x19
  40b674:	bl	401ea0 <fclose@plt>
  40b678:	cbz	w20, 40b688 <__fxstatat@plt+0x93c8>
  40b67c:	bl	402270 <__errno_location@plt>
  40b680:	str	w20, [x0]
  40b684:	mov	w0, #0xffffffff            	// #-1
  40b688:	ldp	x20, x19, [sp, #16]
  40b68c:	ldp	x29, x30, [sp], #32
  40b690:	ret
  40b694:	stp	x29, x30, [sp, #-32]!
  40b698:	str	x19, [sp, #16]
  40b69c:	mov	x19, x0
  40b6a0:	mov	x29, sp
  40b6a4:	cbz	x0, 40b6bc <__fxstatat@plt+0x93fc>
  40b6a8:	mov	x0, x19
  40b6ac:	bl	402220 <__freading@plt>
  40b6b0:	cbz	w0, 40b6bc <__fxstatat@plt+0x93fc>
  40b6b4:	mov	x0, x19
  40b6b8:	bl	40b6d0 <__fxstatat@plt+0x9410>
  40b6bc:	mov	x0, x19
  40b6c0:	bl	402180 <fflush@plt>
  40b6c4:	ldr	x19, [sp, #16]
  40b6c8:	ldp	x29, x30, [sp], #32
  40b6cc:	ret
  40b6d0:	stp	x29, x30, [sp, #-16]!
  40b6d4:	ldrb	w8, [x0, #1]
  40b6d8:	mov	x29, sp
  40b6dc:	tbz	w8, #0, 40b6ec <__fxstatat@plt+0x942c>
  40b6e0:	mov	w2, #0x1                   	// #1
  40b6e4:	mov	x1, xzr
  40b6e8:	bl	40b6f4 <__fxstatat@plt+0x9434>
  40b6ec:	ldp	x29, x30, [sp], #16
  40b6f0:	ret
  40b6f4:	stp	x29, x30, [sp, #-48]!
  40b6f8:	str	x21, [sp, #16]
  40b6fc:	stp	x20, x19, [sp, #32]
  40b700:	ldp	x9, x8, [x0, #8]
  40b704:	mov	w20, w2
  40b708:	mov	x19, x0
  40b70c:	mov	x21, x1
  40b710:	cmp	x8, x9
  40b714:	mov	x29, sp
  40b718:	b.ne	40b730 <__fxstatat@plt+0x9470>  // b.any
  40b71c:	ldp	x9, x8, [x19, #32]
  40b720:	cmp	x8, x9
  40b724:	b.ne	40b730 <__fxstatat@plt+0x9470>  // b.any
  40b728:	ldr	x8, [x19, #72]
  40b72c:	cbz	x8, 40b750 <__fxstatat@plt+0x9490>
  40b730:	mov	x0, x19
  40b734:	mov	x1, x21
  40b738:	mov	w2, w20
  40b73c:	bl	4020c0 <fseeko@plt>
  40b740:	ldp	x20, x19, [sp, #32]
  40b744:	ldr	x21, [sp, #16]
  40b748:	ldp	x29, x30, [sp], #48
  40b74c:	ret
  40b750:	mov	x0, x19
  40b754:	bl	401e70 <fileno@plt>
  40b758:	mov	x1, x21
  40b75c:	mov	w2, w20
  40b760:	bl	401e30 <lseek@plt>
  40b764:	cmn	x0, #0x1
  40b768:	b.eq	40b740 <__fxstatat@plt+0x9480>  // b.none
  40b76c:	ldr	w9, [x19]
  40b770:	mov	x8, x0
  40b774:	mov	w0, wzr
  40b778:	str	x8, [x19, #144]
  40b77c:	and	w9, w9, #0xffffffef
  40b780:	str	w9, [x19]
  40b784:	b	40b740 <__fxstatat@plt+0x9480>
  40b788:	stp	x29, x30, [sp, #-16]!
  40b78c:	mov	w2, #0x3                   	// #3
  40b790:	mov	w1, wzr
  40b794:	mov	x29, sp
  40b798:	bl	40b7a4 <__fxstatat@plt+0x94e4>
  40b79c:	ldp	x29, x30, [sp], #16
  40b7a0:	ret
  40b7a4:	sub	sp, sp, #0xe0
  40b7a8:	stp	x29, x30, [sp, #208]
  40b7ac:	add	x29, sp, #0xd0
  40b7b0:	mov	x8, #0xffffffffffffffd0    	// #-48
  40b7b4:	mov	x9, sp
  40b7b8:	sub	x10, x29, #0x50
  40b7bc:	movk	x8, #0xff80, lsl #32
  40b7c0:	add	x11, x29, #0x10
  40b7c4:	cmp	w1, #0xb
  40b7c8:	add	x9, x9, #0x80
  40b7cc:	add	x10, x10, #0x30
  40b7d0:	stp	x2, x3, [x29, #-80]
  40b7d4:	stp	x4, x5, [x29, #-64]
  40b7d8:	stp	x6, x7, [x29, #-48]
  40b7dc:	stp	q1, q2, [sp, #16]
  40b7e0:	stp	q3, q4, [sp, #48]
  40b7e4:	str	q0, [sp]
  40b7e8:	stp	q5, q6, [sp, #80]
  40b7ec:	str	q7, [sp, #112]
  40b7f0:	stp	x9, x8, [x29, #-16]
  40b7f4:	stp	x11, x10, [x29, #-32]
  40b7f8:	b.hi	40b850 <__fxstatat@plt+0x9590>  // b.pmore
  40b7fc:	mov	w8, #0x1                   	// #1
  40b800:	lsl	w8, w8, w1
  40b804:	mov	w9, #0x514                 	// #1300
  40b808:	tst	w8, w9
  40b80c:	b.ne	40b884 <__fxstatat@plt+0x95c4>  // b.any
  40b810:	mov	w9, #0xa0a                 	// #2570
  40b814:	tst	w8, w9
  40b818:	b.ne	40b87c <__fxstatat@plt+0x95bc>  // b.any
  40b81c:	cbnz	w1, 40b850 <__fxstatat@plt+0x9590>
  40b820:	ldursw	x8, [x29, #-8]
  40b824:	tbz	w8, #31, 40b838 <__fxstatat@plt+0x9578>
  40b828:	add	w9, w8, #0x8
  40b82c:	cmp	w9, #0x0
  40b830:	stur	w9, [x29, #-8]
  40b834:	b.le	40b948 <__fxstatat@plt+0x9688>
  40b838:	ldur	x8, [x29, #-32]
  40b83c:	add	x9, x8, #0x8
  40b840:	stur	x9, [x29, #-32]
  40b844:	ldr	w1, [x8]
  40b848:	bl	40b954 <__fxstatat@plt+0x9694>
  40b84c:	b	40b8b0 <__fxstatat@plt+0x95f0>
  40b850:	sub	w8, w1, #0x400
  40b854:	cmp	w8, #0xa
  40b858:	b.hi	40b900 <__fxstatat@plt+0x9640>  // b.pmore
  40b85c:	mov	w9, #0x1                   	// #1
  40b860:	lsl	w9, w9, w8
  40b864:	mov	w10, #0x285                 	// #645
  40b868:	tst	w9, w10
  40b86c:	b.ne	40b884 <__fxstatat@plt+0x95c4>  // b.any
  40b870:	mov	w10, #0x502                 	// #1282
  40b874:	tst	w9, w10
  40b878:	b.eq	40b8bc <__fxstatat@plt+0x95fc>  // b.none
  40b87c:	bl	402170 <fcntl@plt>
  40b880:	b	40b8b0 <__fxstatat@plt+0x95f0>
  40b884:	ldursw	x8, [x29, #-8]
  40b888:	tbz	w8, #31, 40b89c <__fxstatat@plt+0x95dc>
  40b88c:	add	w9, w8, #0x8
  40b890:	cmp	w9, #0x0
  40b894:	stur	w9, [x29, #-8]
  40b898:	b.le	40b8f4 <__fxstatat@plt+0x9634>
  40b89c:	ldur	x8, [x29, #-32]
  40b8a0:	add	x9, x8, #0x8
  40b8a4:	stur	x9, [x29, #-32]
  40b8a8:	ldr	w2, [x8]
  40b8ac:	bl	402170 <fcntl@plt>
  40b8b0:	ldp	x29, x30, [sp, #208]
  40b8b4:	add	sp, sp, #0xe0
  40b8b8:	ret
  40b8bc:	cmp	w8, #0x6
  40b8c0:	b.ne	40b900 <__fxstatat@plt+0x9640>  // b.any
  40b8c4:	ldursw	x8, [x29, #-8]
  40b8c8:	tbz	w8, #31, 40b8dc <__fxstatat@plt+0x961c>
  40b8cc:	add	w9, w8, #0x8
  40b8d0:	cmp	w9, #0x0
  40b8d4:	stur	w9, [x29, #-8]
  40b8d8:	b.le	40b930 <__fxstatat@plt+0x9670>
  40b8dc:	ldur	x8, [x29, #-32]
  40b8e0:	add	x9, x8, #0x8
  40b8e4:	stur	x9, [x29, #-32]
  40b8e8:	ldr	w1, [x8]
  40b8ec:	bl	40b970 <__fxstatat@plt+0x96b0>
  40b8f0:	b	40b8b0 <__fxstatat@plt+0x95f0>
  40b8f4:	ldur	x9, [x29, #-24]
  40b8f8:	add	x8, x9, x8
  40b8fc:	b	40b8a8 <__fxstatat@plt+0x95e8>
  40b900:	ldursw	x8, [x29, #-8]
  40b904:	tbz	w8, #31, 40b918 <__fxstatat@plt+0x9658>
  40b908:	add	w9, w8, #0x8
  40b90c:	cmp	w9, #0x0
  40b910:	stur	w9, [x29, #-8]
  40b914:	b.le	40b93c <__fxstatat@plt+0x967c>
  40b918:	ldur	x8, [x29, #-32]
  40b91c:	add	x9, x8, #0x8
  40b920:	stur	x9, [x29, #-32]
  40b924:	ldr	x2, [x8]
  40b928:	bl	402170 <fcntl@plt>
  40b92c:	b	40b8b0 <__fxstatat@plt+0x95f0>
  40b930:	ldur	x9, [x29, #-24]
  40b934:	add	x8, x9, x8
  40b938:	b	40b8e8 <__fxstatat@plt+0x9628>
  40b93c:	ldur	x9, [x29, #-24]
  40b940:	add	x8, x9, x8
  40b944:	b	40b924 <__fxstatat@plt+0x9664>
  40b948:	ldur	x9, [x29, #-24]
  40b94c:	add	x8, x9, x8
  40b950:	b	40b844 <__fxstatat@plt+0x9584>
  40b954:	stp	x29, x30, [sp, #-16]!
  40b958:	mov	w2, w1
  40b95c:	mov	w1, wzr
  40b960:	mov	x29, sp
  40b964:	bl	402170 <fcntl@plt>
  40b968:	ldp	x29, x30, [sp], #16
  40b96c:	ret
  40b970:	stp	x29, x30, [sp, #-48]!
  40b974:	stp	x22, x21, [sp, #16]
  40b978:	adrp	x22, 420000 <__fxstatat@plt+0x1dd40>
  40b97c:	ldr	w8, [x22, #1984]
  40b980:	stp	x20, x19, [sp, #32]
  40b984:	mov	w20, w1
  40b988:	mov	w21, w0
  40b98c:	mov	x29, sp
  40b990:	tbnz	w8, #31, 40b9f0 <__fxstatat@plt+0x9730>
  40b994:	mov	w1, #0x406                 	// #1030
  40b998:	mov	w0, w21
  40b99c:	mov	w2, w20
  40b9a0:	bl	402170 <fcntl@plt>
  40b9a4:	mov	w19, w0
  40b9a8:	tbz	w0, #31, 40b9e0 <__fxstatat@plt+0x9720>
  40b9ac:	bl	402270 <__errno_location@plt>
  40b9b0:	ldr	w8, [x0]
  40b9b4:	cmp	w8, #0x16
  40b9b8:	b.ne	40b9e0 <__fxstatat@plt+0x9720>  // b.any
  40b9bc:	mov	w0, w21
  40b9c0:	mov	w1, w20
  40b9c4:	bl	40b954 <__fxstatat@plt+0x9694>
  40b9c8:	mov	w19, w0
  40b9cc:	tbnz	w0, #31, 40b9e8 <__fxstatat@plt+0x9728>
  40b9d0:	mov	w8, #0xffffffff            	// #-1
  40b9d4:	str	w8, [x22, #1984]
  40b9d8:	tbz	w19, #31, 40ba04 <__fxstatat@plt+0x9744>
  40b9dc:	b	40ba54 <__fxstatat@plt+0x9794>
  40b9e0:	mov	w8, #0x1                   	// #1
  40b9e4:	str	w8, [x22, #1984]
  40b9e8:	tbz	w19, #31, 40ba04 <__fxstatat@plt+0x9744>
  40b9ec:	b	40ba54 <__fxstatat@plt+0x9794>
  40b9f0:	mov	w0, w21
  40b9f4:	mov	w1, w20
  40b9f8:	bl	40b954 <__fxstatat@plt+0x9694>
  40b9fc:	mov	w19, w0
  40ba00:	tbnz	w19, #31, 40ba54 <__fxstatat@plt+0x9794>
  40ba04:	ldr	w8, [x22, #1984]
  40ba08:	cmn	w8, #0x1
  40ba0c:	b.ne	40ba54 <__fxstatat@plt+0x9794>  // b.any
  40ba10:	mov	w1, #0x1                   	// #1
  40ba14:	mov	w0, w19
  40ba18:	bl	402170 <fcntl@plt>
  40ba1c:	tbnz	w0, #31, 40ba38 <__fxstatat@plt+0x9778>
  40ba20:	orr	w2, w0, #0x1
  40ba24:	mov	w1, #0x2                   	// #2
  40ba28:	mov	w0, w19
  40ba2c:	bl	402170 <fcntl@plt>
  40ba30:	cmn	w0, #0x1
  40ba34:	b.ne	40ba54 <__fxstatat@plt+0x9794>  // b.any
  40ba38:	bl	402270 <__errno_location@plt>
  40ba3c:	ldr	w21, [x0]
  40ba40:	mov	x20, x0
  40ba44:	mov	w0, w19
  40ba48:	bl	401fe0 <close@plt>
  40ba4c:	mov	w19, #0xffffffff            	// #-1
  40ba50:	str	w21, [x20]
  40ba54:	mov	w0, w19
  40ba58:	ldp	x20, x19, [sp, #32]
  40ba5c:	ldp	x22, x21, [sp, #16]
  40ba60:	ldp	x29, x30, [sp], #48
  40ba64:	ret
  40ba68:	stp	x29, x30, [sp, #-48]!
  40ba6c:	mov	x29, sp
  40ba70:	str	q0, [sp, #16]
  40ba74:	str	q1, [sp, #32]
  40ba78:	ldp	x2, x0, [sp, #16]
  40ba7c:	ldp	x5, x3, [sp, #32]
  40ba80:	mrs	x10, fpcr
  40ba84:	lsr	x1, x0, #63
  40ba88:	ubfx	x6, x0, #0, #48
  40ba8c:	and	w13, w1, #0xff
  40ba90:	mov	x14, x1
  40ba94:	ubfx	x7, x0, #48, #15
  40ba98:	cbz	w7, 40beb8 <__fxstatat@plt+0x9bf8>
  40ba9c:	mov	w4, #0x7fff                	// #32767
  40baa0:	cmp	w7, w4
  40baa4:	b.eq	40bf00 <__fxstatat@plt+0x9c40>  // b.none
  40baa8:	and	x7, x7, #0xffff
  40baac:	extr	x6, x6, x2, #61
  40bab0:	mov	x15, #0xffffffffffffc001    	// #-16383
  40bab4:	orr	x4, x6, #0x8000000000000
  40bab8:	add	x7, x7, x15
  40babc:	lsl	x2, x2, #3
  40bac0:	mov	x1, #0x0                   	// #0
  40bac4:	mov	x16, #0x0                   	// #0
  40bac8:	mov	w0, #0x0                   	// #0
  40bacc:	lsr	x8, x3, #63
  40bad0:	ubfx	x6, x3, #0, #48
  40bad4:	and	w15, w8, #0xff
  40bad8:	ubfx	x9, x3, #48, #15
  40badc:	cbz	w9, 40be74 <__fxstatat@plt+0x9bb4>
  40bae0:	mov	w11, #0x7fff                	// #32767
  40bae4:	cmp	w9, w11
  40bae8:	b.eq	40bbac <__fxstatat@plt+0x98ec>  // b.none
  40baec:	and	x9, x9, #0xffff
  40baf0:	extr	x6, x6, x5, #61
  40baf4:	mov	x12, #0xffffffffffffc001    	// #-16383
  40baf8:	orr	x6, x6, #0x8000000000000
  40bafc:	add	x9, x9, x12
  40bb00:	lsl	x5, x5, #3
  40bb04:	sub	x7, x7, x9
  40bb08:	mov	x9, #0x0                   	// #0
  40bb0c:	eor	w11, w13, w15
  40bb10:	cmp	x1, #0x9
  40bb14:	and	x3, x11, #0xff
  40bb18:	mov	x12, x3
  40bb1c:	b.gt	40be4c <__fxstatat@plt+0x9b8c>
  40bb20:	cmp	x1, #0x7
  40bb24:	b.gt	40c00c <__fxstatat@plt+0x9d4c>
  40bb28:	cmp	x1, #0x3
  40bb2c:	b.eq	40bb48 <__fxstatat@plt+0x9888>  // b.none
  40bb30:	b.le	40be1c <__fxstatat@plt+0x9b5c>
  40bb34:	cmp	x1, #0x5
  40bb38:	b.eq	40be5c <__fxstatat@plt+0x9b9c>  // b.none
  40bb3c:	b.le	40bc40 <__fxstatat@plt+0x9980>
  40bb40:	cmp	x1, #0x6
  40bb44:	b.eq	40bc10 <__fxstatat@plt+0x9950>  // b.none
  40bb48:	cmp	x9, #0x1
  40bb4c:	b.eq	40bf90 <__fxstatat@plt+0x9cd0>  // b.none
  40bb50:	cbz	x9, 40bb64 <__fxstatat@plt+0x98a4>
  40bb54:	cmp	x9, #0x2
  40bb58:	b.eq	40c194 <__fxstatat@plt+0x9ed4>  // b.none
  40bb5c:	cmp	x9, #0x3
  40bb60:	b.eq	40c17c <__fxstatat@plt+0x9ebc>  // b.none
  40bb64:	mov	x1, #0x3fff                	// #16383
  40bb68:	mov	x12, x8
  40bb6c:	add	x3, x7, x1
  40bb70:	cmp	x3, #0x0
  40bb74:	b.le	40c050 <__fxstatat@plt+0x9d90>
  40bb78:	tst	x5, #0x7
  40bb7c:	b.ne	40bfc0 <__fxstatat@plt+0x9d00>  // b.any
  40bb80:	and	w11, w12, #0x1
  40bb84:	tbz	x6, #52, 40bb90 <__fxstatat@plt+0x98d0>
  40bb88:	and	x6, x6, #0xffefffffffffffff
  40bb8c:	add	x3, x7, #0x4, lsl #12
  40bb90:	mov	x1, #0x7ffe                	// #32766
  40bb94:	cmp	x3, x1
  40bb98:	b.gt	40c138 <__fxstatat@plt+0x9e78>
  40bb9c:	and	w1, w3, #0x7fff
  40bba0:	extr	x2, x6, x5, #3
  40bba4:	ubfx	x6, x6, #3, #48
  40bba8:	b	40bc1c <__fxstatat@plt+0x995c>
  40bbac:	mov	x9, #0xffffffffffff8001    	// #-32767
  40bbb0:	orr	x3, x6, x5
  40bbb4:	add	x7, x7, x9
  40bbb8:	cbz	x3, 40bf34 <__fxstatat@plt+0x9c74>
  40bbbc:	tst	x6, #0x800000000000
  40bbc0:	orr	x1, x1, #0x3
  40bbc4:	csinc	w0, w0, wzr, ne  // ne = any
  40bbc8:	mov	x9, #0x3                   	// #3
  40bbcc:	eor	w11, w13, w15
  40bbd0:	cmp	x1, #0x9
  40bbd4:	and	x3, x11, #0xff
  40bbd8:	mov	x12, x3
  40bbdc:	b.le	40bb20 <__fxstatat@plt+0x9860>
  40bbe0:	cmp	x1, #0xf
  40bbe4:	b.ne	40be4c <__fxstatat@plt+0x9b8c>  // b.any
  40bbe8:	tbz	x4, #47, 40bff8 <__fxstatat@plt+0x9d38>
  40bbec:	tbnz	x6, #47, 40bff8 <__fxstatat@plt+0x9d38>
  40bbf0:	orr	x6, x6, #0x800000000000
  40bbf4:	mov	w11, w15
  40bbf8:	and	x6, x6, #0xffffffffffff
  40bbfc:	mov	x2, x5
  40bc00:	mov	w1, #0x7fff                	// #32767
  40bc04:	b	40bc1c <__fxstatat@plt+0x995c>
  40bc08:	cmp	x1, #0x2
  40bc0c:	b.ne	40bc48 <__fxstatat@plt+0x9988>  // b.any
  40bc10:	mov	w1, #0x0                   	// #0
  40bc14:	mov	x6, #0x0                   	// #0
  40bc18:	mov	x2, #0x0                   	// #0
  40bc1c:	mov	x5, #0x0                   	// #0
  40bc20:	orr	w1, w1, w11, lsl #15
  40bc24:	bfxil	x5, x6, #0, #48
  40bc28:	fmov	d0, x2
  40bc2c:	bfi	x5, x1, #48, #16
  40bc30:	fmov	v0.d[1], x5
  40bc34:	cbnz	w0, 40be3c <__fxstatat@plt+0x9b7c>
  40bc38:	ldp	x29, x30, [sp], #48
  40bc3c:	ret
  40bc40:	cmp	x1, #0x4
  40bc44:	b.eq	40bc10 <__fxstatat@plt+0x9950>  // b.none
  40bc48:	cmp	x4, x6
  40bc4c:	b.ls	40bfa4 <__fxstatat@plt+0x9ce4>  // b.plast
  40bc50:	lsr	x3, x4, #1
  40bc54:	extr	x8, x4, x2, #1
  40bc58:	lsl	x2, x2, #63
  40bc5c:	ubfx	x14, x6, #20, #32
  40bc60:	extr	x9, x6, x5, #52
  40bc64:	lsl	x13, x5, #12
  40bc68:	and	x15, x9, #0xffffffff
  40bc6c:	udiv	x5, x3, x14
  40bc70:	msub	x3, x5, x14, x3
  40bc74:	mul	x1, x15, x5
  40bc78:	extr	x3, x3, x8, #32
  40bc7c:	cmp	x1, x3
  40bc80:	b.ls	40bc94 <__fxstatat@plt+0x99d4>  // b.plast
  40bc84:	adds	x3, x9, x3
  40bc88:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40bc8c:	b.hi	40c274 <__fxstatat@plt+0x9fb4>  // b.pmore
  40bc90:	sub	x5, x5, #0x1
  40bc94:	sub	x3, x3, x1
  40bc98:	mov	x4, x8
  40bc9c:	udiv	x1, x3, x14
  40bca0:	msub	x3, x1, x14, x3
  40bca4:	mul	x6, x15, x1
  40bca8:	bfi	x4, x3, #32, #32
  40bcac:	cmp	x6, x4
  40bcb0:	b.ls	40bcc4 <__fxstatat@plt+0x9a04>  // b.plast
  40bcb4:	adds	x4, x9, x4
  40bcb8:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40bcbc:	b.hi	40c268 <__fxstatat@plt+0x9fa8>  // b.pmore
  40bcc0:	sub	x1, x1, #0x1
  40bcc4:	orr	x8, x1, x5, lsl #32
  40bcc8:	and	x17, x13, #0xffffffff
  40bccc:	and	x1, x8, #0xffffffff
  40bcd0:	lsr	x16, x13, #32
  40bcd4:	lsr	x5, x8, #32
  40bcd8:	sub	x4, x4, x6
  40bcdc:	mov	x18, #0x100000000           	// #4294967296
  40bce0:	mul	x3, x1, x17
  40bce4:	mul	x30, x5, x17
  40bce8:	madd	x6, x16, x1, x30
  40bcec:	and	x1, x3, #0xffffffff
  40bcf0:	mul	x5, x5, x16
  40bcf4:	add	x3, x6, x3, lsr #32
  40bcf8:	add	x6, x5, x18
  40bcfc:	cmp	x30, x3
  40bd00:	csel	x5, x6, x5, hi  // hi = pmore
  40bd04:	add	x1, x1, x3, lsl #32
  40bd08:	add	x5, x5, x3, lsr #32
  40bd0c:	cmp	x4, x5
  40bd10:	b.cc	40c01c <__fxstatat@plt+0x9d5c>  // b.lo, b.ul, b.last
  40bd14:	ccmp	x2, x1, #0x2, eq  // eq = none
  40bd18:	mov	x6, x8
  40bd1c:	b.cc	40c01c <__fxstatat@plt+0x9d5c>  // b.lo, b.ul, b.last
  40bd20:	subs	x8, x2, x1
  40bd24:	mov	x3, #0x3fff                	// #16383
  40bd28:	cmp	x2, x1
  40bd2c:	add	x3, x7, x3
  40bd30:	sbc	x4, x4, x5
  40bd34:	cmp	x9, x4
  40bd38:	b.eq	40c280 <__fxstatat@plt+0x9fc0>  // b.none
  40bd3c:	udiv	x5, x4, x14
  40bd40:	msub	x4, x5, x14, x4
  40bd44:	mul	x2, x15, x5
  40bd48:	extr	x1, x4, x8, #32
  40bd4c:	cmp	x2, x1
  40bd50:	b.ls	40bd64 <__fxstatat@plt+0x9aa4>  // b.plast
  40bd54:	adds	x1, x9, x1
  40bd58:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40bd5c:	b.hi	40c338 <__fxstatat@plt+0xa078>  // b.pmore
  40bd60:	sub	x5, x5, #0x1
  40bd64:	sub	x1, x1, x2
  40bd68:	udiv	x2, x1, x14
  40bd6c:	msub	x1, x2, x14, x1
  40bd70:	mul	x15, x15, x2
  40bd74:	bfi	x8, x1, #32, #32
  40bd78:	mov	x1, x8
  40bd7c:	cmp	x15, x8
  40bd80:	b.ls	40bd94 <__fxstatat@plt+0x9ad4>  // b.plast
  40bd84:	adds	x1, x9, x8
  40bd88:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40bd8c:	b.hi	40c344 <__fxstatat@plt+0xa084>  // b.pmore
  40bd90:	sub	x2, x2, #0x1
  40bd94:	orr	x5, x2, x5, lsl #32
  40bd98:	mov	x11, #0x100000000           	// #4294967296
  40bd9c:	and	x4, x5, #0xffffffff
  40bda0:	sub	x1, x1, x15
  40bda4:	lsr	x14, x5, #32
  40bda8:	mul	x2, x17, x4
  40bdac:	mul	x17, x14, x17
  40bdb0:	madd	x4, x16, x4, x17
  40bdb4:	and	x8, x2, #0xffffffff
  40bdb8:	mul	x16, x16, x14
  40bdbc:	add	x2, x4, x2, lsr #32
  40bdc0:	add	x4, x16, x11
  40bdc4:	cmp	x17, x2
  40bdc8:	csel	x16, x4, x16, hi  // hi = pmore
  40bdcc:	add	x4, x8, x2, lsl #32
  40bdd0:	add	x16, x16, x2, lsr #32
  40bdd4:	cmp	x1, x16
  40bdd8:	b.cs	40c1b8 <__fxstatat@plt+0x9ef8>  // b.hs, b.nlast
  40bddc:	adds	x2, x9, x1
  40bde0:	sub	x8, x5, #0x1
  40bde4:	mov	x1, x2
  40bde8:	b.cs	40bdfc <__fxstatat@plt+0x9b3c>  // b.hs, b.nlast
  40bdec:	cmp	x2, x16
  40bdf0:	b.cc	40c2b8 <__fxstatat@plt+0x9ff8>  // b.lo, b.ul, b.last
  40bdf4:	ccmp	x13, x4, #0x2, eq  // eq = none
  40bdf8:	b.cc	40c2b8 <__fxstatat@plt+0x9ff8>  // b.lo, b.ul, b.last
  40bdfc:	cmp	x13, x4
  40be00:	mov	x5, x8
  40be04:	cset	w2, ne  // ne = any
  40be08:	cmp	w2, #0x0
  40be0c:	orr	x2, x5, #0x1
  40be10:	ccmp	x1, x16, #0x0, eq  // eq = none
  40be14:	csel	x5, x2, x5, ne  // ne = any
  40be18:	b	40bb70 <__fxstatat@plt+0x98b0>
  40be1c:	cmp	x1, #0x1
  40be20:	b.ne	40bc08 <__fxstatat@plt+0x9948>  // b.any
  40be24:	mov	x4, #0x0                   	// #0
  40be28:	fmov	d0, x4
  40be2c:	lsl	x3, x3, #63
  40be30:	orr	w0, w0, #0x2
  40be34:	orr	x5, x3, #0x7fff000000000000
  40be38:	fmov	v0.d[1], x5
  40be3c:	str	q0, [sp, #16]
  40be40:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40be44:	ldr	q0, [sp, #16]
  40be48:	b	40bc38 <__fxstatat@plt+0x9978>
  40be4c:	cmp	x1, #0xb
  40be50:	b.gt	40bf20 <__fxstatat@plt+0x9c60>
  40be54:	cmp	x1, #0xa
  40be58:	b.ne	40bb48 <__fxstatat@plt+0x9888>  // b.any
  40be5c:	mov	w11, #0x0                   	// #0
  40be60:	mov	x6, #0xffffffffffff        	// #281474976710655
  40be64:	mov	x2, #0xffffffffffffffff    	// #-1
  40be68:	mov	w0, #0x1                   	// #1
  40be6c:	mov	w1, #0x7fff                	// #32767
  40be70:	b	40bc1c <__fxstatat@plt+0x995c>
  40be74:	orr	x3, x6, x5
  40be78:	cbz	x3, 40bf60 <__fxstatat@plt+0x9ca0>
  40be7c:	cbz	x6, 40c114 <__fxstatat@plt+0x9e54>
  40be80:	clz	x3, x6
  40be84:	sub	x9, x3, #0xf
  40be88:	add	w12, w9, #0x3
  40be8c:	mov	w11, #0x3d                  	// #61
  40be90:	sub	w9, w11, w9
  40be94:	lsl	x6, x6, x12
  40be98:	lsr	x9, x5, x9
  40be9c:	orr	x6, x9, x6
  40bea0:	lsl	x5, x5, x12
  40bea4:	add	x7, x3, x7
  40bea8:	mov	x11, #0x3fef                	// #16367
  40beac:	mov	x9, #0x0                   	// #0
  40beb0:	add	x7, x7, x11
  40beb4:	b	40bb0c <__fxstatat@plt+0x984c>
  40beb8:	orr	x4, x6, x2
  40bebc:	cbz	x4, 40bf48 <__fxstatat@plt+0x9c88>
  40bec0:	cbz	x6, 40c0f0 <__fxstatat@plt+0x9e30>
  40bec4:	clz	x0, x6
  40bec8:	sub	x4, x0, #0xf
  40becc:	add	w7, w4, #0x3
  40bed0:	mov	w1, #0x3d                  	// #61
  40bed4:	sub	w4, w1, w4
  40bed8:	lsl	x6, x6, x7
  40bedc:	lsr	x4, x2, x4
  40bee0:	orr	x4, x4, x6
  40bee4:	lsl	x2, x2, x7
  40bee8:	mov	x7, #0xffffffffffffc011    	// #-16367
  40beec:	mov	x1, #0x0                   	// #0
  40bef0:	sub	x7, x7, x0
  40bef4:	mov	x16, #0x0                   	// #0
  40bef8:	mov	w0, #0x0                   	// #0
  40befc:	b	40bacc <__fxstatat@plt+0x980c>
  40bf00:	orr	x4, x6, x2
  40bf04:	cbnz	x4, 40bf74 <__fxstatat@plt+0x9cb4>
  40bf08:	mov	x2, #0x0                   	// #0
  40bf0c:	mov	x1, #0x8                   	// #8
  40bf10:	mov	x7, #0x7fff                	// #32767
  40bf14:	mov	x16, #0x2                   	// #2
  40bf18:	mov	w0, #0x0                   	// #0
  40bf1c:	b	40bacc <__fxstatat@plt+0x980c>
  40bf20:	mov	x6, x4
  40bf24:	mov	x5, x2
  40bf28:	mov	x8, x14
  40bf2c:	mov	x9, x16
  40bf30:	b	40bb48 <__fxstatat@plt+0x9888>
  40bf34:	orr	x1, x1, #0x2
  40bf38:	mov	x6, #0x0                   	// #0
  40bf3c:	mov	x5, #0x0                   	// #0
  40bf40:	mov	x9, #0x2                   	// #2
  40bf44:	b	40bbcc <__fxstatat@plt+0x990c>
  40bf48:	mov	x2, #0x0                   	// #0
  40bf4c:	mov	x1, #0x4                   	// #4
  40bf50:	mov	x7, #0x0                   	// #0
  40bf54:	mov	x16, #0x1                   	// #1
  40bf58:	mov	w0, #0x0                   	// #0
  40bf5c:	b	40bacc <__fxstatat@plt+0x980c>
  40bf60:	orr	x1, x1, #0x1
  40bf64:	mov	x6, #0x0                   	// #0
  40bf68:	mov	x5, #0x0                   	// #0
  40bf6c:	mov	x9, #0x1                   	// #1
  40bf70:	b	40bb0c <__fxstatat@plt+0x984c>
  40bf74:	lsr	x0, x6, #47
  40bf78:	mov	x4, x6
  40bf7c:	eor	w0, w0, #0x1
  40bf80:	mov	x1, #0xc                   	// #12
  40bf84:	mov	x7, #0x7fff                	// #32767
  40bf88:	mov	x16, #0x3                   	// #3
  40bf8c:	b	40bacc <__fxstatat@plt+0x980c>
  40bf90:	mov	w11, w8
  40bf94:	mov	w1, #0x0                   	// #0
  40bf98:	mov	x6, #0x0                   	// #0
  40bf9c:	mov	x2, #0x0                   	// #0
  40bfa0:	b	40bc1c <__fxstatat@plt+0x995c>
  40bfa4:	ccmp	x5, x2, #0x2, eq  // eq = none
  40bfa8:	b.ls	40bc50 <__fxstatat@plt+0x9990>  // b.plast
  40bfac:	mov	x8, x2
  40bfb0:	sub	x7, x7, #0x1
  40bfb4:	mov	x3, x4
  40bfb8:	mov	x2, #0x0                   	// #0
  40bfbc:	b	40bc5c <__fxstatat@plt+0x999c>
  40bfc0:	and	x1, x10, #0xc00000
  40bfc4:	orr	w0, w0, #0x10
  40bfc8:	cmp	x1, #0x400, lsl #12
  40bfcc:	b.eq	40c320 <__fxstatat@plt+0xa060>  // b.none
  40bfd0:	cmp	x1, #0x800, lsl #12
  40bfd4:	b.eq	40c234 <__fxstatat@plt+0x9f74>  // b.none
  40bfd8:	cbnz	x1, 40bb80 <__fxstatat@plt+0x98c0>
  40bfdc:	and	x1, x5, #0xf
  40bfe0:	and	w11, w12, #0x1
  40bfe4:	cmp	x1, #0x4
  40bfe8:	b.eq	40bb84 <__fxstatat@plt+0x98c4>  // b.none
  40bfec:	adds	x5, x5, #0x4
  40bff0:	cinc	x6, x6, cs  // cs = hs, nlast
  40bff4:	b	40bb84 <__fxstatat@plt+0x98c4>
  40bff8:	orr	x6, x4, #0x800000000000
  40bffc:	mov	w11, w13
  40c000:	and	x6, x6, #0xffffffffffff
  40c004:	mov	w1, #0x7fff                	// #32767
  40c008:	b	40bc1c <__fxstatat@plt+0x995c>
  40c00c:	mov	w1, #0x7fff                	// #32767
  40c010:	mov	x6, #0x0                   	// #0
  40c014:	mov	x2, #0x0                   	// #0
  40c018:	b	40bc1c <__fxstatat@plt+0x995c>
  40c01c:	adds	x3, x2, x13
  40c020:	sub	x6, x8, #0x1
  40c024:	adc	x4, x4, x9
  40c028:	cset	x18, cs  // cs = hs, nlast
  40c02c:	mov	x2, x3
  40c030:	cmp	x9, x4
  40c034:	b.cs	40c1a8 <__fxstatat@plt+0x9ee8>  // b.hs, b.nlast
  40c038:	cmp	x5, x4
  40c03c:	b.ls	40c1d0 <__fxstatat@plt+0x9f10>  // b.plast
  40c040:	adds	x2, x13, x3
  40c044:	sub	x6, x8, #0x2
  40c048:	adc	x4, x4, x9
  40c04c:	b	40bd20 <__fxstatat@plt+0x9a60>
  40c050:	mov	x1, #0x1                   	// #1
  40c054:	sub	x1, x1, x3
  40c058:	cmp	x1, #0x74
  40c05c:	and	w11, w12, #0x1
  40c060:	b.le	40c07c <__fxstatat@plt+0x9dbc>
  40c064:	orr	x2, x5, x6
  40c068:	cbnz	x2, 40c29c <__fxstatat@plt+0x9fdc>
  40c06c:	orr	w0, w0, #0x8
  40c070:	mov	w1, #0x0                   	// #0
  40c074:	mov	x6, #0x0                   	// #0
  40c078:	b	40c160 <__fxstatat@plt+0x9ea0>
  40c07c:	cmp	x1, #0x3f
  40c080:	b.le	40c1dc <__fxstatat@plt+0x9f1c>
  40c084:	mov	w2, #0x80                  	// #128
  40c088:	sub	w2, w2, w1
  40c08c:	cmp	x1, #0x40
  40c090:	sub	w1, w1, #0x40
  40c094:	lsl	x2, x6, x2
  40c098:	orr	x2, x5, x2
  40c09c:	csel	x5, x2, x5, ne  // ne = any
  40c0a0:	lsr	x6, x6, x1
  40c0a4:	cmp	x5, #0x0
  40c0a8:	cset	x2, ne  // ne = any
  40c0ac:	orr	x2, x2, x6
  40c0b0:	ands	x6, x2, #0x7
  40c0b4:	b.eq	40c210 <__fxstatat@plt+0x9f50>  // b.none
  40c0b8:	mov	x6, #0x0                   	// #0
  40c0bc:	and	x10, x10, #0xc00000
  40c0c0:	orr	w0, w0, #0x10
  40c0c4:	cmp	x10, #0x400, lsl #12
  40c0c8:	b.eq	40c35c <__fxstatat@plt+0xa09c>  // b.none
  40c0cc:	cmp	x10, #0x800, lsl #12
  40c0d0:	b.eq	40c370 <__fxstatat@plt+0xa0b0>  // b.none
  40c0d4:	cbz	x10, 40c2d8 <__fxstatat@plt+0xa018>
  40c0d8:	tbnz	x6, #51, 40c2f0 <__fxstatat@plt+0xa030>
  40c0dc:	orr	w0, w0, #0x8
  40c0e0:	extr	x2, x6, x2, #3
  40c0e4:	mov	w1, #0x0                   	// #0
  40c0e8:	ubfx	x6, x6, #3, #48
  40c0ec:	b	40c160 <__fxstatat@plt+0x9ea0>
  40c0f0:	clz	x7, x2
  40c0f4:	add	x4, x7, #0x31
  40c0f8:	add	x0, x7, #0x40
  40c0fc:	cmp	x4, #0x3c
  40c100:	b.le	40becc <__fxstatat@plt+0x9c0c>
  40c104:	sub	w4, w4, #0x3d
  40c108:	lsl	x4, x2, x4
  40c10c:	mov	x2, #0x0                   	// #0
  40c110:	b	40bee8 <__fxstatat@plt+0x9c28>
  40c114:	clz	x3, x5
  40c118:	add	x9, x3, #0x31
  40c11c:	add	x3, x3, #0x40
  40c120:	cmp	x9, #0x3c
  40c124:	b.le	40be88 <__fxstatat@plt+0x9bc8>
  40c128:	sub	w6, w9, #0x3d
  40c12c:	lsl	x6, x5, x6
  40c130:	mov	x5, #0x0                   	// #0
  40c134:	b	40bea4 <__fxstatat@plt+0x9be4>
  40c138:	and	x2, x10, #0xc00000
  40c13c:	cmp	x2, #0x400, lsl #12
  40c140:	b.eq	40c304 <__fxstatat@plt+0xa044>  // b.none
  40c144:	cmp	x2, #0x800, lsl #12
  40c148:	b.eq	40c24c <__fxstatat@plt+0x9f8c>  // b.none
  40c14c:	cbz	x2, 40c228 <__fxstatat@plt+0x9f68>
  40c150:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c154:	mov	x2, #0xffffffffffffffff    	// #-1
  40c158:	mov	w3, #0x14                  	// #20
  40c15c:	orr	w0, w0, w3
  40c160:	mov	x5, #0x0                   	// #0
  40c164:	orr	w1, w1, w11, lsl #15
  40c168:	bfxil	x5, x6, #0, #48
  40c16c:	fmov	d0, x2
  40c170:	bfi	x5, x1, #48, #16
  40c174:	fmov	v0.d[1], x5
  40c178:	b	40be3c <__fxstatat@plt+0x9b7c>
  40c17c:	orr	x6, x6, #0x800000000000
  40c180:	mov	w11, w8
  40c184:	and	x6, x6, #0xffffffffffff
  40c188:	mov	x2, x5
  40c18c:	mov	w1, #0x7fff                	// #32767
  40c190:	b	40bc1c <__fxstatat@plt+0x995c>
  40c194:	mov	w11, w8
  40c198:	mov	w1, #0x7fff                	// #32767
  40c19c:	mov	x6, #0x0                   	// #0
  40c1a0:	mov	x2, #0x0                   	// #0
  40c1a4:	b	40bc1c <__fxstatat@plt+0x995c>
  40c1a8:	cmp	x18, #0x0
  40c1ac:	ccmp	x9, x4, #0x0, eq  // eq = none
  40c1b0:	b.ne	40bd20 <__fxstatat@plt+0x9a60>  // b.any
  40c1b4:	b	40c038 <__fxstatat@plt+0x9d78>
  40c1b8:	cmp	x4, #0x0
  40c1bc:	cset	w2, ne  // ne = any
  40c1c0:	cmp	w2, #0x0
  40c1c4:	ccmp	x1, x16, #0x0, ne  // ne = any
  40c1c8:	b.ne	40be08 <__fxstatat@plt+0x9b48>  // b.any
  40c1cc:	b	40bddc <__fxstatat@plt+0x9b1c>
  40c1d0:	ccmp	x1, x3, #0x0, eq  // eq = none
  40c1d4:	b.ls	40bd20 <__fxstatat@plt+0x9a60>  // b.plast
  40c1d8:	b	40c040 <__fxstatat@plt+0x9d80>
  40c1dc:	mov	w2, #0x40                  	// #64
  40c1e0:	sub	w2, w2, w1
  40c1e4:	lsr	x4, x5, x1
  40c1e8:	lsl	x5, x5, x2
  40c1ec:	cmp	x5, #0x0
  40c1f0:	cset	x3, ne  // ne = any
  40c1f4:	lsl	x2, x6, x2
  40c1f8:	orr	x2, x2, x4
  40c1fc:	lsr	x6, x6, x1
  40c200:	orr	x2, x2, x3
  40c204:	tst	x2, #0x7
  40c208:	b.ne	40c0bc <__fxstatat@plt+0x9dfc>  // b.any
  40c20c:	tbnz	x6, #51, 40c37c <__fxstatat@plt+0xa0bc>
  40c210:	mov	w1, #0x0                   	// #0
  40c214:	extr	x2, x6, x2, #3
  40c218:	ubfx	x6, x6, #3, #48
  40c21c:	tbz	w10, #11, 40bc1c <__fxstatat@plt+0x995c>
  40c220:	orr	w0, w0, #0x8
  40c224:	b	40c160 <__fxstatat@plt+0x9ea0>
  40c228:	mov	w1, #0x7fff                	// #32767
  40c22c:	mov	x6, #0x0                   	// #0
  40c230:	b	40c158 <__fxstatat@plt+0x9e98>
  40c234:	mov	w11, #0x0                   	// #0
  40c238:	cbz	x12, 40bb84 <__fxstatat@plt+0x98c4>
  40c23c:	adds	x5, x5, #0x8
  40c240:	mov	w11, #0x1                   	// #1
  40c244:	cinc	x6, x6, cs  // cs = hs, nlast
  40c248:	b	40bb84 <__fxstatat@plt+0x98c4>
  40c24c:	cmp	x12, #0x0
  40c250:	mov	w2, #0x7fff                	// #32767
  40c254:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c258:	csel	w1, w1, w2, eq  // eq = none
  40c25c:	csel	x6, x6, xzr, eq  // eq = none
  40c260:	csetm	x2, eq  // eq = none
  40c264:	b	40c158 <__fxstatat@plt+0x9e98>
  40c268:	sub	x1, x1, #0x2
  40c26c:	add	x4, x4, x9
  40c270:	b	40bcc4 <__fxstatat@plt+0x9a04>
  40c274:	sub	x5, x5, #0x2
  40c278:	add	x3, x3, x9
  40c27c:	b	40bc94 <__fxstatat@plt+0x99d4>
  40c280:	cmp	x3, #0x0
  40c284:	mov	x5, #0xffffffffffffffff    	// #-1
  40c288:	b.gt	40bfc0 <__fxstatat@plt+0x9d00>
  40c28c:	mov	x1, #0x1                   	// #1
  40c290:	sub	x1, x1, x3
  40c294:	cmp	x1, #0x74
  40c298:	b.le	40c07c <__fxstatat@plt+0x9dbc>
  40c29c:	and	x10, x10, #0xc00000
  40c2a0:	orr	w0, w0, #0x10
  40c2a4:	cmp	x10, #0x400, lsl #12
  40c2a8:	b.eq	40c350 <__fxstatat@plt+0xa090>  // b.none
  40c2ac:	cmp	x10, #0x800, lsl #12
  40c2b0:	csel	x2, x12, xzr, eq  // eq = none
  40c2b4:	b	40c06c <__fxstatat@plt+0x9dac>
  40c2b8:	lsl	x8, x13, #1
  40c2bc:	sub	x5, x5, #0x2
  40c2c0:	cmp	x13, x8
  40c2c4:	cinc	x1, x9, hi  // hi = pmore
  40c2c8:	cmp	x4, x8
  40c2cc:	add	x1, x2, x1
  40c2d0:	cset	w2, ne  // ne = any
  40c2d4:	b	40be08 <__fxstatat@plt+0x9b48>
  40c2d8:	and	x1, x2, #0xf
  40c2dc:	cmp	x1, #0x4
  40c2e0:	b.eq	40c2ec <__fxstatat@plt+0xa02c>  // b.none
  40c2e4:	adds	x2, x2, #0x4
  40c2e8:	cinc	x6, x6, cs  // cs = hs, nlast
  40c2ec:	tbz	x6, #51, 40c0dc <__fxstatat@plt+0x9e1c>
  40c2f0:	orr	w0, w0, #0x8
  40c2f4:	mov	w1, #0x1                   	// #1
  40c2f8:	mov	x6, #0x0                   	// #0
  40c2fc:	mov	x2, #0x0                   	// #0
  40c300:	b	40c160 <__fxstatat@plt+0x9ea0>
  40c304:	cmp	x12, #0x0
  40c308:	mov	w2, #0x7fff                	// #32767
  40c30c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c310:	csel	w1, w1, w2, ne  // ne = any
  40c314:	csel	x6, x6, xzr, ne  // ne = any
  40c318:	csetm	x2, ne  // ne = any
  40c31c:	b	40c158 <__fxstatat@plt+0x9e98>
  40c320:	mov	w11, #0x1                   	// #1
  40c324:	cbnz	x12, 40bb84 <__fxstatat@plt+0x98c4>
  40c328:	adds	x5, x5, #0x8
  40c32c:	mov	w11, #0x0                   	// #0
  40c330:	cinc	x6, x6, cs  // cs = hs, nlast
  40c334:	b	40bb84 <__fxstatat@plt+0x98c4>
  40c338:	sub	x5, x5, #0x2
  40c33c:	add	x1, x1, x9
  40c340:	b	40bd64 <__fxstatat@plt+0x9aa4>
  40c344:	sub	x2, x2, #0x2
  40c348:	add	x1, x1, x9
  40c34c:	b	40bd94 <__fxstatat@plt+0x9ad4>
  40c350:	mov	x2, #0x1                   	// #1
  40c354:	sub	x2, x2, x12
  40c358:	b	40c06c <__fxstatat@plt+0x9dac>
  40c35c:	cbnz	x12, 40c2ec <__fxstatat@plt+0xa02c>
  40c360:	adds	x2, x2, #0x8
  40c364:	cinc	x6, x6, cs  // cs = hs, nlast
  40c368:	tbnz	x6, #51, 40c2f0 <__fxstatat@plt+0xa030>
  40c36c:	b	40c0dc <__fxstatat@plt+0x9e1c>
  40c370:	cbnz	x12, 40c360 <__fxstatat@plt+0xa0a0>
  40c374:	tbnz	x6, #51, 40c2f0 <__fxstatat@plt+0xa030>
  40c378:	b	40c0dc <__fxstatat@plt+0x9e1c>
  40c37c:	orr	w0, w0, #0x10
  40c380:	b	40c2f0 <__fxstatat@plt+0xa030>
  40c384:	nop
  40c388:	stp	x29, x30, [sp, #-48]!
  40c38c:	mov	x29, sp
  40c390:	str	q0, [sp, #16]
  40c394:	str	q1, [sp, #32]
  40c398:	ldp	x6, x1, [sp, #16]
  40c39c:	ldp	x7, x0, [sp, #32]
  40c3a0:	mrs	x2, fpcr
  40c3a4:	ubfx	x4, x1, #48, #15
  40c3a8:	lsr	x2, x1, #63
  40c3ac:	lsr	x3, x0, #63
  40c3b0:	ubfx	x9, x0, #0, #48
  40c3b4:	mov	x5, #0x7fff                	// #32767
  40c3b8:	mov	x10, x6
  40c3bc:	cmp	x4, x5
  40c3c0:	and	w2, w2, #0xff
  40c3c4:	ubfx	x1, x1, #0, #48
  40c3c8:	and	w3, w3, #0xff
  40c3cc:	ubfx	x0, x0, #48, #15
  40c3d0:	b.eq	40c404 <__fxstatat@plt+0xa144>  // b.none
  40c3d4:	cmp	x0, x5
  40c3d8:	b.eq	40c3f0 <__fxstatat@plt+0xa130>  // b.none
  40c3dc:	cmp	x4, x0
  40c3e0:	mov	w0, #0x1                   	// #1
  40c3e4:	b.eq	40c41c <__fxstatat@plt+0xa15c>  // b.none
  40c3e8:	ldp	x29, x30, [sp], #48
  40c3ec:	ret
  40c3f0:	orr	x8, x9, x7
  40c3f4:	cbnz	x8, 40c480 <__fxstatat@plt+0xa1c0>
  40c3f8:	mov	w0, #0x1                   	// #1
  40c3fc:	ldp	x29, x30, [sp], #48
  40c400:	ret
  40c404:	orr	x5, x1, x6
  40c408:	cbnz	x5, 40c450 <__fxstatat@plt+0xa190>
  40c40c:	cmp	x0, x4
  40c410:	b.ne	40c3f8 <__fxstatat@plt+0xa138>  // b.any
  40c414:	orr	x8, x9, x7
  40c418:	cbnz	x8, 40c480 <__fxstatat@plt+0xa1c0>
  40c41c:	cmp	x1, x9
  40c420:	mov	w0, #0x1                   	// #1
  40c424:	ccmp	x6, x7, #0x0, eq  // eq = none
  40c428:	b.ne	40c3e8 <__fxstatat@plt+0xa128>  // b.any
  40c42c:	cmp	w2, w3
  40c430:	mov	w0, #0x0                   	// #0
  40c434:	b.eq	40c3e8 <__fxstatat@plt+0xa128>  // b.none
  40c438:	mov	w0, #0x1                   	// #1
  40c43c:	cbnz	x4, 40c3e8 <__fxstatat@plt+0xa128>
  40c440:	orr	x1, x1, x10
  40c444:	cmp	x1, #0x0
  40c448:	cset	w0, ne  // ne = any
  40c44c:	b	40c3e8 <__fxstatat@plt+0xa128>
  40c450:	tst	x1, #0x800000000000
  40c454:	b.ne	40c46c <__fxstatat@plt+0xa1ac>  // b.any
  40c458:	mov	w0, #0x1                   	// #1
  40c45c:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40c460:	mov	w0, #0x1                   	// #1
  40c464:	ldp	x29, x30, [sp], #48
  40c468:	ret
  40c46c:	cmp	x0, x4
  40c470:	mov	w0, #0x1                   	// #1
  40c474:	b.ne	40c3e8 <__fxstatat@plt+0xa128>  // b.any
  40c478:	orr	x8, x9, x7
  40c47c:	cbz	x8, 40c3e8 <__fxstatat@plt+0xa128>
  40c480:	tst	x9, #0x800000000000
  40c484:	b.eq	40c458 <__fxstatat@plt+0xa198>  // b.none
  40c488:	b	40c3f8 <__fxstatat@plt+0xa138>
  40c48c:	nop
  40c490:	stp	x29, x30, [sp, #-48]!
  40c494:	mov	x29, sp
  40c498:	str	q0, [sp, #16]
  40c49c:	str	q1, [sp, #32]
  40c4a0:	ldp	x8, x1, [sp, #16]
  40c4a4:	ldp	x9, x0, [sp, #32]
  40c4a8:	mrs	x2, fpcr
  40c4ac:	ubfx	x4, x1, #48, #15
  40c4b0:	ubfx	x10, x1, #0, #48
  40c4b4:	lsr	x2, x1, #63
  40c4b8:	mov	x5, #0x7fff                	// #32767
  40c4bc:	mov	x6, x8
  40c4c0:	cmp	x4, x5
  40c4c4:	ubfx	x11, x0, #0, #48
  40c4c8:	ubfx	x7, x0, #48, #15
  40c4cc:	lsr	x1, x0, #63
  40c4d0:	mov	x3, x9
  40c4d4:	b.eq	40c50c <__fxstatat@plt+0xa24c>  // b.none
  40c4d8:	cmp	x7, x5
  40c4dc:	b.eq	40c51c <__fxstatat@plt+0xa25c>  // b.none
  40c4e0:	cbnz	x4, 40c548 <__fxstatat@plt+0xa288>
  40c4e4:	orr	x6, x10, x8
  40c4e8:	cmp	x6, #0x0
  40c4ec:	cset	w0, eq  // eq = none
  40c4f0:	cbnz	x7, 40c534 <__fxstatat@plt+0xa274>
  40c4f4:	orr	x3, x11, x9
  40c4f8:	cbnz	x3, 40c534 <__fxstatat@plt+0xa274>
  40c4fc:	mov	w0, #0x0                   	// #0
  40c500:	cbnz	x6, 40c55c <__fxstatat@plt+0xa29c>
  40c504:	ldp	x29, x30, [sp], #48
  40c508:	ret
  40c50c:	orr	x0, x10, x8
  40c510:	cbnz	x0, 40c570 <__fxstatat@plt+0xa2b0>
  40c514:	cmp	x7, x4
  40c518:	b.ne	40c548 <__fxstatat@plt+0xa288>  // b.any
  40c51c:	orr	x3, x11, x3
  40c520:	cbnz	x3, 40c570 <__fxstatat@plt+0xa2b0>
  40c524:	cbnz	x4, 40c554 <__fxstatat@plt+0xa294>
  40c528:	orr	x6, x10, x6
  40c52c:	cmp	x6, #0x0
  40c530:	cset	w0, eq  // eq = none
  40c534:	cbz	w0, 40c554 <__fxstatat@plt+0xa294>
  40c538:	cmp	x1, #0x0
  40c53c:	csinv	w0, w0, wzr, ne  // ne = any
  40c540:	ldp	x29, x30, [sp], #48
  40c544:	ret
  40c548:	cbnz	x7, 40c554 <__fxstatat@plt+0xa294>
  40c54c:	orr	x3, x11, x3
  40c550:	cbz	x3, 40c55c <__fxstatat@plt+0xa29c>
  40c554:	cmp	x2, x1
  40c558:	b.eq	40c584 <__fxstatat@plt+0xa2c4>  // b.none
  40c55c:	cmp	x2, #0x0
  40c560:	mov	w0, #0xffffffff            	// #-1
  40c564:	cneg	w0, w0, eq  // eq = none
  40c568:	ldp	x29, x30, [sp], #48
  40c56c:	ret
  40c570:	mov	w0, #0x1                   	// #1
  40c574:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40c578:	mov	w0, #0x2                   	// #2
  40c57c:	ldp	x29, x30, [sp], #48
  40c580:	ret
  40c584:	cmp	x4, x7
  40c588:	b.gt	40c55c <__fxstatat@plt+0xa29c>
  40c58c:	b.lt	40c5c0 <__fxstatat@plt+0xa300>  // b.tstop
  40c590:	cmp	x10, x11
  40c594:	b.hi	40c55c <__fxstatat@plt+0xa29c>  // b.pmore
  40c598:	cset	w0, eq  // eq = none
  40c59c:	cmp	w0, #0x0
  40c5a0:	ccmp	x8, x9, #0x0, ne  // ne = any
  40c5a4:	b.hi	40c55c <__fxstatat@plt+0xa29c>  // b.pmore
  40c5a8:	cmp	x10, x11
  40c5ac:	b.cc	40c5c0 <__fxstatat@plt+0xa300>  // b.lo, b.ul, b.last
  40c5b0:	cmp	w0, #0x0
  40c5b4:	mov	w0, #0x0                   	// #0
  40c5b8:	ccmp	x8, x9, #0x2, ne  // ne = any
  40c5bc:	b.cs	40c504 <__fxstatat@plt+0xa244>  // b.hs, b.nlast
  40c5c0:	cmp	x2, #0x0
  40c5c4:	mov	w0, #0x1                   	// #1
  40c5c8:	cneg	w0, w0, eq  // eq = none
  40c5cc:	b	40c504 <__fxstatat@plt+0xa244>
  40c5d0:	stp	x29, x30, [sp, #-80]!
  40c5d4:	mov	x29, sp
  40c5d8:	str	q0, [sp, #48]
  40c5dc:	str	q1, [sp, #64]
  40c5e0:	ldp	x1, x0, [sp, #48]
  40c5e4:	ldp	x6, x2, [sp, #64]
  40c5e8:	mrs	x11, fpcr
  40c5ec:	lsr	x3, x0, #63
  40c5f0:	ubfx	x7, x0, #0, #48
  40c5f4:	and	w12, w3, #0xff
  40c5f8:	mov	x14, x3
  40c5fc:	ubfx	x3, x0, #48, #15
  40c600:	cbz	w3, 40c9a8 <__fxstatat@plt+0xa6e8>
  40c604:	mov	w4, #0x7fff                	// #32767
  40c608:	cmp	w3, w4
  40c60c:	b.eq	40ca4c <__fxstatat@plt+0xa78c>  // b.none
  40c610:	and	x3, x3, #0xffff
  40c614:	extr	x4, x7, x1, #61
  40c618:	mov	x18, #0xffffffffffffc001    	// #-16383
  40c61c:	orr	x7, x4, #0x8000000000000
  40c620:	add	x3, x3, x18
  40c624:	lsl	x5, x1, #3
  40c628:	mov	x16, #0x0                   	// #0
  40c62c:	mov	x1, #0x0                   	// #0
  40c630:	mov	w0, #0x0                   	// #0
  40c634:	lsr	x8, x2, #63
  40c638:	ubfx	x4, x2, #0, #48
  40c63c:	and	w15, w8, #0xff
  40c640:	mov	x13, x8
  40c644:	ubfx	x9, x2, #48, #15
  40c648:	cbz	w9, 40ca08 <__fxstatat@plt+0xa748>
  40c64c:	mov	w8, #0x7fff                	// #32767
  40c650:	cmp	w9, w8
  40c654:	b.eq	40c6d8 <__fxstatat@plt+0xa418>  // b.none
  40c658:	and	x9, x9, #0xffff
  40c65c:	mov	x17, #0xffffffffffffc001    	// #-16383
  40c660:	add	x9, x9, x17
  40c664:	extr	x2, x4, x6, #61
  40c668:	add	x9, x9, x3
  40c66c:	lsl	x6, x6, #3
  40c670:	orr	x4, x2, #0x8000000000000
  40c674:	mov	x2, #0x0                   	// #0
  40c678:	eor	w8, w12, w15
  40c67c:	cmp	x1, #0xa
  40c680:	and	w10, w8, #0xff
  40c684:	add	x3, x9, #0x1
  40c688:	and	x8, x8, #0xff
  40c68c:	b.le	40c710 <__fxstatat@plt+0xa450>
  40c690:	cmp	x1, #0xb
  40c694:	b.eq	40cda8 <__fxstatat@plt+0xaae8>  // b.none
  40c698:	mov	w15, w12
  40c69c:	mov	x13, x14
  40c6a0:	mov	w10, w15
  40c6a4:	cmp	x16, #0x2
  40c6a8:	b.eq	40ca6c <__fxstatat@plt+0xa7ac>  // b.none
  40c6ac:	mov	x4, x7
  40c6b0:	mov	x6, x5
  40c6b4:	mov	x2, x16
  40c6b8:	mov	x8, x13
  40c6bc:	cmp	x2, #0x3
  40c6c0:	b.ne	40c72c <__fxstatat@plt+0xa46c>  // b.any
  40c6c4:	orr	x4, x4, #0x800000000000
  40c6c8:	mov	x5, x6
  40c6cc:	and	x4, x4, #0xffffffffffff
  40c6d0:	mov	w1, #0x7fff                	// #32767
  40c6d4:	b	40c740 <__fxstatat@plt+0xa480>
  40c6d8:	mov	x8, #0x7fff                	// #32767
  40c6dc:	orr	x2, x4, x6
  40c6e0:	add	x9, x3, x8
  40c6e4:	cbnz	x2, 40c764 <__fxstatat@plt+0xa4a4>
  40c6e8:	eor	w8, w12, w15
  40c6ec:	orr	x1, x1, #0x2
  40c6f0:	and	w10, w8, #0xff
  40c6f4:	cmp	x1, #0xa
  40c6f8:	add	x3, x3, #0x8, lsl #12
  40c6fc:	and	x8, x8, #0xff
  40c700:	mov	x6, #0x0                   	// #0
  40c704:	b.gt	40cd1c <__fxstatat@plt+0xaa5c>
  40c708:	mov	x4, #0x0                   	// #0
  40c70c:	mov	x2, #0x2                   	// #2
  40c710:	cmp	x1, #0x2
  40c714:	b.gt	40c78c <__fxstatat@plt+0xa4cc>
  40c718:	sub	x1, x1, #0x1
  40c71c:	cmp	x1, #0x1
  40c720:	b.hi	40c7c8 <__fxstatat@plt+0xa508>  // b.pmore
  40c724:	cmp	x2, #0x2
  40c728:	b.eq	40ca6c <__fxstatat@plt+0xa7ac>  // b.none
  40c72c:	cmp	x2, #0x1
  40c730:	b.ne	40c928 <__fxstatat@plt+0xa668>  // b.any
  40c734:	mov	w1, #0x0                   	// #0
  40c738:	mov	x4, #0x0                   	// #0
  40c73c:	mov	x5, #0x0                   	// #0
  40c740:	mov	x3, #0x0                   	// #0
  40c744:	orr	w1, w1, w10, lsl #15
  40c748:	bfxil	x3, x4, #0, #48
  40c74c:	fmov	d0, x5
  40c750:	bfi	x3, x1, #48, #16
  40c754:	fmov	v0.d[1], x3
  40c758:	cbnz	w0, 40cb98 <__fxstatat@plt+0xa8d8>
  40c75c:	ldp	x29, x30, [sp], #80
  40c760:	ret
  40c764:	tst	x4, #0x800000000000
  40c768:	eor	w8, w12, w15
  40c76c:	orr	x1, x1, #0x3
  40c770:	csinc	w0, w0, wzr, ne  // ne = any
  40c774:	and	w10, w8, #0xff
  40c778:	add	x3, x3, #0x8, lsl #12
  40c77c:	cmp	x1, #0xa
  40c780:	and	x8, x8, #0xff
  40c784:	mov	x2, #0x3                   	// #3
  40c788:	b.gt	40cd9c <__fxstatat@plt+0xaadc>
  40c78c:	mov	x12, #0x1                   	// #1
  40c790:	mov	x14, #0x530                 	// #1328
  40c794:	lsl	x1, x12, x1
  40c798:	tst	x1, x14
  40c79c:	b.ne	40c99c <__fxstatat@plt+0xa6dc>  // b.any
  40c7a0:	mov	x14, #0x240                 	// #576
  40c7a4:	tst	x1, x14
  40c7a8:	b.ne	40c984 <__fxstatat@plt+0xa6c4>  // b.any
  40c7ac:	mov	x12, #0x88                  	// #136
  40c7b0:	tst	x1, x12
  40c7b4:	b.eq	40c7c8 <__fxstatat@plt+0xa508>  // b.none
  40c7b8:	mov	x7, x4
  40c7bc:	mov	x5, x6
  40c7c0:	mov	x16, x2
  40c7c4:	b	40c6a0 <__fxstatat@plt+0xa3e0>
  40c7c8:	lsr	x13, x5, #32
  40c7cc:	and	x12, x6, #0xffffffff
  40c7d0:	and	x15, x5, #0xffffffff
  40c7d4:	lsr	x6, x6, #32
  40c7d8:	and	x18, x4, #0xffffffff
  40c7dc:	lsr	x2, x4, #32
  40c7e0:	mul	x4, x13, x12
  40c7e4:	stp	x21, x22, [sp, #32]
  40c7e8:	lsr	x22, x7, #32
  40c7ec:	and	x5, x7, #0xffffffff
  40c7f0:	mul	x16, x12, x15
  40c7f4:	madd	x7, x6, x15, x4
  40c7f8:	stp	x19, x20, [sp, #16]
  40c7fc:	mul	x1, x13, x18
  40c800:	mul	x17, x15, x18
  40c804:	and	x30, x16, #0xffffffff
  40c808:	madd	x15, x2, x15, x1
  40c80c:	add	x16, x7, x16, lsr #32
  40c810:	mul	x21, x22, x12
  40c814:	cmp	x4, x16
  40c818:	mul	x20, x22, x18
  40c81c:	mov	x14, #0x100000000           	// #4294967296
  40c820:	mul	x19, x13, x6
  40c824:	add	x15, x15, x17, lsr #32
  40c828:	mul	x12, x12, x5
  40c82c:	and	x17, x17, #0xffffffff
  40c830:	mul	x18, x5, x18
  40c834:	add	x4, x19, x14
  40c838:	madd	x7, x6, x5, x21
  40c83c:	csel	x19, x4, x19, hi  // hi = pmore
  40c840:	madd	x5, x2, x5, x20
  40c844:	cmp	x1, x15
  40c848:	mul	x13, x13, x2
  40c84c:	add	x17, x17, x15, lsl #32
  40c850:	mul	x6, x6, x22
  40c854:	add	x7, x7, x12, lsr #32
  40c858:	add	x5, x5, x18, lsr #32
  40c85c:	add	x4, x13, x14
  40c860:	mul	x2, x2, x22
  40c864:	csel	x13, x4, x13, hi  // hi = pmore
  40c868:	and	x1, x18, #0xffffffff
  40c86c:	cmp	x21, x7
  40c870:	add	x4, x6, x14
  40c874:	add	x30, x30, x16, lsl #32
  40c878:	csel	x6, x4, x6, hi  // hi = pmore
  40c87c:	add	x13, x13, x15, lsr #32
  40c880:	cmp	x20, x5
  40c884:	add	x1, x1, x5, lsl #32
  40c888:	add	x16, x17, x16, lsr #32
  40c88c:	add	x14, x2, x14
  40c890:	csel	x2, x14, x2, hi  // hi = pmore
  40c894:	add	x16, x19, x16
  40c898:	adds	x1, x1, x13
  40c89c:	and	x12, x12, #0xffffffff
  40c8a0:	cset	x13, cs  // cs = hs, nlast
  40c8a4:	cmp	x16, x17
  40c8a8:	cset	x4, cc  // cc = lo, ul, last
  40c8ac:	add	x12, x12, x7, lsl #32
  40c8b0:	adds	x1, x1, x4
  40c8b4:	lsr	x5, x5, #32
  40c8b8:	cset	x4, cs  // cs = hs, nlast
  40c8bc:	cmp	x13, #0x0
  40c8c0:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40c8c4:	add	x7, x6, x7, lsr #32
  40c8c8:	cinc	x5, x5, ne  // ne = any
  40c8cc:	adds	x6, x16, x12
  40c8d0:	cset	x4, cs  // cs = hs, nlast
  40c8d4:	adds	x1, x1, x7
  40c8d8:	cset	x7, cs  // cs = hs, nlast
  40c8dc:	adds	x4, x1, x4
  40c8e0:	cset	x1, cs  // cs = hs, nlast
  40c8e4:	cmp	x7, #0x0
  40c8e8:	orr	x30, x30, x6, lsl #13
  40c8ec:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40c8f0:	cinc	x1, x2, ne  // ne = any
  40c8f4:	cmp	x30, #0x0
  40c8f8:	add	x1, x1, x5
  40c8fc:	cset	x2, ne  // ne = any
  40c900:	orr	x6, x2, x6, lsr #51
  40c904:	orr	x6, x6, x4, lsl #13
  40c908:	extr	x4, x1, x4, #51
  40c90c:	tbz	x1, #39, 40cc20 <__fxstatat@plt+0xa960>
  40c910:	ldp	x19, x20, [sp, #16]
  40c914:	and	x1, x6, #0x1
  40c918:	ldp	x21, x22, [sp, #32]
  40c91c:	orr	x6, x1, x6, lsr #1
  40c920:	orr	x6, x6, x4, lsl #63
  40c924:	lsr	x4, x4, #1
  40c928:	mov	x1, #0x3fff                	// #16383
  40c92c:	add	x2, x3, x1
  40c930:	cmp	x2, #0x0
  40c934:	b.le	40cacc <__fxstatat@plt+0xa80c>
  40c938:	tst	x6, #0x7
  40c93c:	b.eq	40c95c <__fxstatat@plt+0xa69c>  // b.none
  40c940:	and	x1, x11, #0xc00000
  40c944:	orr	w0, w0, #0x10
  40c948:	cmp	x1, #0x400, lsl #12
  40c94c:	b.eq	40cd14 <__fxstatat@plt+0xaa54>  // b.none
  40c950:	cmp	x1, #0x800, lsl #12
  40c954:	b.eq	40ccbc <__fxstatat@plt+0xa9fc>  // b.none
  40c958:	cbz	x1, 40cca4 <__fxstatat@plt+0xa9e4>
  40c95c:	tbz	x4, #52, 40c968 <__fxstatat@plt+0xa6a8>
  40c960:	and	x4, x4, #0xffefffffffffffff
  40c964:	add	x2, x3, #0x4, lsl #12
  40c968:	mov	x1, #0x7ffe                	// #32766
  40c96c:	cmp	x2, x1
  40c970:	b.gt	40cbf4 <__fxstatat@plt+0xa934>
  40c974:	and	w1, w2, #0x7fff
  40c978:	extr	x5, x4, x6, #3
  40c97c:	ubfx	x4, x4, #3, #48
  40c980:	b	40c740 <__fxstatat@plt+0xa480>
  40c984:	mov	w0, w12
  40c988:	mov	w10, #0x0                   	// #0
  40c98c:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c990:	mov	x5, #0xffffffffffffffff    	// #-1
  40c994:	mov	w1, #0x7fff                	// #32767
  40c998:	b	40c740 <__fxstatat@plt+0xa480>
  40c99c:	mov	w15, w10
  40c9a0:	mov	x13, x8
  40c9a4:	b	40c6a0 <__fxstatat@plt+0xa3e0>
  40c9a8:	orr	x5, x7, x1
  40c9ac:	cbz	x5, 40cab4 <__fxstatat@plt+0xa7f4>
  40c9b0:	cbz	x7, 40cbd0 <__fxstatat@plt+0xa910>
  40c9b4:	clz	x0, x7
  40c9b8:	sub	x4, x0, #0xf
  40c9bc:	add	w5, w4, #0x3
  40c9c0:	mov	w3, #0x3d                  	// #61
  40c9c4:	sub	w3, w3, w4
  40c9c8:	lsl	x4, x7, x5
  40c9cc:	lsr	x3, x1, x3
  40c9d0:	orr	x7, x3, x4
  40c9d4:	lsl	x5, x1, x5
  40c9d8:	lsr	x8, x2, #63
  40c9dc:	mov	x3, #0xffffffffffffc011    	// #-16367
  40c9e0:	ubfx	x4, x2, #0, #48
  40c9e4:	sub	x3, x3, x0
  40c9e8:	and	w15, w8, #0xff
  40c9ec:	mov	x13, x8
  40c9f0:	ubfx	x9, x2, #48, #15
  40c9f4:	mov	x1, #0x0                   	// #0
  40c9f8:	mov	x16, #0x0                   	// #0
  40c9fc:	mov	w0, #0x0                   	// #0
  40ca00:	cbnz	w9, 40c64c <__fxstatat@plt+0xa38c>
  40ca04:	nop
  40ca08:	orr	x2, x4, x6
  40ca0c:	cbz	x2, 40ca7c <__fxstatat@plt+0xa7bc>
  40ca10:	cbz	x4, 40cbac <__fxstatat@plt+0xa8ec>
  40ca14:	clz	x9, x4
  40ca18:	sub	x2, x9, #0xf
  40ca1c:	add	w10, w2, #0x3
  40ca20:	mov	w8, #0x3d                  	// #61
  40ca24:	sub	w8, w8, w2
  40ca28:	lsl	x2, x4, x10
  40ca2c:	lsr	x8, x6, x8
  40ca30:	orr	x4, x8, x2
  40ca34:	lsl	x6, x6, x10
  40ca38:	sub	x9, x3, x9
  40ca3c:	mov	x10, #0xffffffffffffc011    	// #-16367
  40ca40:	mov	x2, #0x0                   	// #0
  40ca44:	add	x9, x9, x10
  40ca48:	b	40c678 <__fxstatat@plt+0xa3b8>
  40ca4c:	orr	x5, x7, x1
  40ca50:	cbnz	x5, 40ca94 <__fxstatat@plt+0xa7d4>
  40ca54:	mov	x7, #0x0                   	// #0
  40ca58:	mov	x1, #0x8                   	// #8
  40ca5c:	mov	x3, #0x7fff                	// #32767
  40ca60:	mov	x16, #0x2                   	// #2
  40ca64:	mov	w0, #0x0                   	// #0
  40ca68:	b	40c634 <__fxstatat@plt+0xa374>
  40ca6c:	mov	w1, #0x7fff                	// #32767
  40ca70:	mov	x4, #0x0                   	// #0
  40ca74:	mov	x5, #0x0                   	// #0
  40ca78:	b	40c740 <__fxstatat@plt+0xa480>
  40ca7c:	orr	x1, x1, #0x1
  40ca80:	mov	x9, x3
  40ca84:	mov	x4, #0x0                   	// #0
  40ca88:	mov	x6, #0x0                   	// #0
  40ca8c:	mov	x2, #0x1                   	// #1
  40ca90:	b	40c678 <__fxstatat@plt+0xa3b8>
  40ca94:	lsr	x0, x7, #47
  40ca98:	mov	x5, x1
  40ca9c:	eor	x0, x0, #0x1
  40caa0:	mov	x1, #0xc                   	// #12
  40caa4:	and	w0, w0, #0x1
  40caa8:	mov	x3, #0x7fff                	// #32767
  40caac:	mov	x16, #0x3                   	// #3
  40cab0:	b	40c634 <__fxstatat@plt+0xa374>
  40cab4:	mov	x7, #0x0                   	// #0
  40cab8:	mov	x1, #0x4                   	// #4
  40cabc:	mov	x3, #0x0                   	// #0
  40cac0:	mov	x16, #0x1                   	// #1
  40cac4:	mov	w0, #0x0                   	// #0
  40cac8:	b	40c634 <__fxstatat@plt+0xa374>
  40cacc:	mov	x1, #0x1                   	// #1
  40cad0:	sub	x2, x1, x2
  40cad4:	cmp	x2, #0x74
  40cad8:	b.gt	40cb50 <__fxstatat@plt+0xa890>
  40cadc:	cmp	x2, #0x3f
  40cae0:	b.le	40cc30 <__fxstatat@plt+0xa970>
  40cae4:	mov	w1, #0x80                  	// #128
  40cae8:	sub	w1, w1, w2
  40caec:	cmp	x2, #0x40
  40caf0:	sub	w2, w2, #0x40
  40caf4:	lsl	x1, x4, x1
  40caf8:	orr	x1, x6, x1
  40cafc:	csel	x6, x1, x6, ne  // ne = any
  40cb00:	lsr	x2, x4, x2
  40cb04:	cmp	x6, #0x0
  40cb08:	cset	x5, ne  // ne = any
  40cb0c:	orr	x5, x5, x2
  40cb10:	ands	x2, x5, #0x7
  40cb14:	b.eq	40cc64 <__fxstatat@plt+0xa9a4>  // b.none
  40cb18:	mov	x2, #0x0                   	// #0
  40cb1c:	and	x11, x11, #0xc00000
  40cb20:	orr	w0, w0, #0x10
  40cb24:	cmp	x11, #0x400, lsl #12
  40cb28:	b.eq	40cd74 <__fxstatat@plt+0xaab4>  // b.none
  40cb2c:	cmp	x11, #0x800, lsl #12
  40cb30:	b.eq	40cd88 <__fxstatat@plt+0xaac8>  // b.none
  40cb34:	cbz	x11, 40cccc <__fxstatat@plt+0xaa0c>
  40cb38:	tbnz	x2, #51, 40cce4 <__fxstatat@plt+0xaa24>
  40cb3c:	ubfx	x4, x2, #3, #48
  40cb40:	extr	x5, x2, x5, #3
  40cb44:	orr	w0, w0, #0x8
  40cb48:	mov	w1, #0x0                   	// #0
  40cb4c:	b	40cb80 <__fxstatat@plt+0xa8c0>
  40cb50:	orr	x5, x6, x4
  40cb54:	cbz	x5, 40cb74 <__fxstatat@plt+0xa8b4>
  40cb58:	and	x11, x11, #0xc00000
  40cb5c:	orr	w0, w0, #0x10
  40cb60:	cmp	x11, #0x400, lsl #12
  40cb64:	sub	x5, x1, x8
  40cb68:	b.eq	40cb74 <__fxstatat@plt+0xa8b4>  // b.none
  40cb6c:	cmp	x11, #0x800, lsl #12
  40cb70:	csel	x5, x8, xzr, eq  // eq = none
  40cb74:	orr	w0, w0, #0x8
  40cb78:	mov	w1, #0x0                   	// #0
  40cb7c:	mov	x4, #0x0                   	// #0
  40cb80:	mov	x3, #0x0                   	// #0
  40cb84:	fmov	d0, x5
  40cb88:	bfxil	x3, x4, #0, #48
  40cb8c:	bfi	x3, x1, #48, #15
  40cb90:	bfi	x3, x10, #63, #1
  40cb94:	fmov	v0.d[1], x3
  40cb98:	str	q0, [sp, #48]
  40cb9c:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40cba0:	ldr	q0, [sp, #48]
  40cba4:	ldp	x29, x30, [sp], #80
  40cba8:	ret
  40cbac:	clz	x9, x6
  40cbb0:	add	x2, x9, #0x31
  40cbb4:	add	x9, x9, #0x40
  40cbb8:	cmp	x2, #0x3c
  40cbbc:	b.le	40ca1c <__fxstatat@plt+0xa75c>
  40cbc0:	sub	w2, w2, #0x3d
  40cbc4:	lsl	x4, x6, x2
  40cbc8:	mov	x6, #0x0                   	// #0
  40cbcc:	b	40ca38 <__fxstatat@plt+0xa778>
  40cbd0:	clz	x3, x1
  40cbd4:	add	x4, x3, #0x31
  40cbd8:	add	x0, x3, #0x40
  40cbdc:	cmp	x4, #0x3c
  40cbe0:	b.le	40c9bc <__fxstatat@plt+0xa6fc>
  40cbe4:	sub	w4, w4, #0x3d
  40cbe8:	mov	x5, #0x0                   	// #0
  40cbec:	lsl	x7, x1, x4
  40cbf0:	b	40c9d8 <__fxstatat@plt+0xa718>
  40cbf4:	and	x5, x11, #0xc00000
  40cbf8:	cmp	x5, #0x400, lsl #12
  40cbfc:	b.eq	40ccf8 <__fxstatat@plt+0xaa38>  // b.none
  40cc00:	cmp	x5, #0x800, lsl #12
  40cc04:	b.eq	40cc88 <__fxstatat@plt+0xa9c8>  // b.none
  40cc08:	cbz	x5, 40cc7c <__fxstatat@plt+0xa9bc>
  40cc0c:	mov	x4, #0xffffffffffff        	// #281474976710655
  40cc10:	mov	x5, #0xffffffffffffffff    	// #-1
  40cc14:	mov	w2, #0x14                  	// #20
  40cc18:	orr	w0, w0, w2
  40cc1c:	b	40cb80 <__fxstatat@plt+0xa8c0>
  40cc20:	mov	x3, x9
  40cc24:	ldp	x19, x20, [sp, #16]
  40cc28:	ldp	x21, x22, [sp, #32]
  40cc2c:	b	40c928 <__fxstatat@plt+0xa668>
  40cc30:	mov	w1, #0x40                  	// #64
  40cc34:	sub	w1, w1, w2
  40cc38:	lsr	x3, x6, x2
  40cc3c:	lsl	x6, x6, x1
  40cc40:	cmp	x6, #0x0
  40cc44:	lsl	x5, x4, x1
  40cc48:	cset	x1, ne  // ne = any
  40cc4c:	orr	x5, x5, x3
  40cc50:	lsr	x2, x4, x2
  40cc54:	orr	x5, x5, x1
  40cc58:	tst	x5, #0x7
  40cc5c:	b.ne	40cb1c <__fxstatat@plt+0xa85c>  // b.any
  40cc60:	tbnz	x2, #51, 40cd94 <__fxstatat@plt+0xaad4>
  40cc64:	ubfx	x4, x2, #3, #48
  40cc68:	extr	x5, x2, x5, #3
  40cc6c:	mov	w1, #0x0                   	// #0
  40cc70:	tbz	w11, #11, 40c740 <__fxstatat@plt+0xa480>
  40cc74:	orr	w0, w0, #0x8
  40cc78:	b	40cb80 <__fxstatat@plt+0xa8c0>
  40cc7c:	mov	w1, #0x7fff                	// #32767
  40cc80:	mov	x4, #0x0                   	// #0
  40cc84:	b	40cc14 <__fxstatat@plt+0xa954>
  40cc88:	cmp	x8, #0x0
  40cc8c:	mov	w2, #0x7fff                	// #32767
  40cc90:	mov	x4, #0xffffffffffff        	// #281474976710655
  40cc94:	csel	w1, w1, w2, eq  // eq = none
  40cc98:	csel	x4, x4, xzr, eq  // eq = none
  40cc9c:	csetm	x5, eq  // eq = none
  40cca0:	b	40cc14 <__fxstatat@plt+0xa954>
  40cca4:	and	x1, x6, #0xf
  40cca8:	cmp	x1, #0x4
  40ccac:	b.eq	40c95c <__fxstatat@plt+0xa69c>  // b.none
  40ccb0:	adds	x6, x6, #0x4
  40ccb4:	cinc	x4, x4, cs  // cs = hs, nlast
  40ccb8:	b	40c95c <__fxstatat@plt+0xa69c>
  40ccbc:	cbz	x8, 40c95c <__fxstatat@plt+0xa69c>
  40ccc0:	adds	x6, x6, #0x8
  40ccc4:	cinc	x4, x4, cs  // cs = hs, nlast
  40ccc8:	b	40c95c <__fxstatat@plt+0xa69c>
  40cccc:	and	x1, x5, #0xf
  40ccd0:	cmp	x1, #0x4
  40ccd4:	b.eq	40cce0 <__fxstatat@plt+0xaa20>  // b.none
  40ccd8:	adds	x5, x5, #0x4
  40ccdc:	cinc	x2, x2, cs  // cs = hs, nlast
  40cce0:	tbz	x2, #51, 40cb3c <__fxstatat@plt+0xa87c>
  40cce4:	orr	w0, w0, #0x8
  40cce8:	mov	w1, #0x1                   	// #1
  40ccec:	mov	x4, #0x0                   	// #0
  40ccf0:	mov	x5, #0x0                   	// #0
  40ccf4:	b	40cb80 <__fxstatat@plt+0xa8c0>
  40ccf8:	cmp	x8, #0x0
  40ccfc:	mov	w2, #0x7fff                	// #32767
  40cd00:	mov	x4, #0xffffffffffff        	// #281474976710655
  40cd04:	csel	w1, w1, w2, ne  // ne = any
  40cd08:	csel	x4, x4, xzr, ne  // ne = any
  40cd0c:	csetm	x5, ne  // ne = any
  40cd10:	b	40cc14 <__fxstatat@plt+0xa954>
  40cd14:	cbnz	x8, 40c95c <__fxstatat@plt+0xa69c>
  40cd18:	b	40ccc0 <__fxstatat@plt+0xaa00>
  40cd1c:	mov	x4, #0x2                   	// #2
  40cd20:	cmp	x1, #0xf
  40cd24:	b.ne	40cd48 <__fxstatat@plt+0xaa88>  // b.any
  40cd28:	tbz	x7, #47, 40cd60 <__fxstatat@plt+0xaaa0>
  40cd2c:	tbnz	x2, #47, 40cd60 <__fxstatat@plt+0xaaa0>
  40cd30:	orr	x4, x2, #0x800000000000
  40cd34:	mov	w10, w15
  40cd38:	and	x4, x4, #0xffffffffffff
  40cd3c:	mov	x5, x6
  40cd40:	mov	w1, #0x7fff                	// #32767
  40cd44:	b	40c740 <__fxstatat@plt+0xa480>
  40cd48:	cmp	x1, #0xb
  40cd4c:	b.ne	40c698 <__fxstatat@plt+0xa3d8>  // b.any
  40cd50:	mov	x7, x2
  40cd54:	mov	x5, x6
  40cd58:	mov	x16, x4
  40cd5c:	b	40c6a0 <__fxstatat@plt+0xa3e0>
  40cd60:	orr	x4, x7, #0x800000000000
  40cd64:	mov	w10, w12
  40cd68:	and	x4, x4, #0xffffffffffff
  40cd6c:	mov	w1, #0x7fff                	// #32767
  40cd70:	b	40c740 <__fxstatat@plt+0xa480>
  40cd74:	cbnz	x8, 40cce0 <__fxstatat@plt+0xaa20>
  40cd78:	adds	x5, x5, #0x8
  40cd7c:	cinc	x2, x2, cs  // cs = hs, nlast
  40cd80:	tbnz	x2, #51, 40cce4 <__fxstatat@plt+0xaa24>
  40cd84:	b	40cb3c <__fxstatat@plt+0xa87c>
  40cd88:	cbnz	x8, 40cd78 <__fxstatat@plt+0xaab8>
  40cd8c:	tbnz	x2, #51, 40cce4 <__fxstatat@plt+0xaa24>
  40cd90:	b	40cb3c <__fxstatat@plt+0xa87c>
  40cd94:	orr	w0, w0, #0x10
  40cd98:	b	40cce4 <__fxstatat@plt+0xaa24>
  40cd9c:	mov	x2, x4
  40cda0:	mov	x4, #0x3                   	// #3
  40cda4:	b	40cd20 <__fxstatat@plt+0xaa60>
  40cda8:	mov	w10, w15
  40cdac:	mov	x8, x13
  40cdb0:	b	40c6bc <__fxstatat@plt+0xa3fc>
  40cdb4:	nop
  40cdb8:	cbz	w0, 40cdfc <__fxstatat@plt+0xab3c>
  40cdbc:	mov	w0, w0
  40cdc0:	mov	w1, #0x403e                	// #16446
  40cdc4:	clz	x3, x0
  40cdc8:	mov	w2, #0x402f                	// #16431
  40cdcc:	sub	w1, w1, w3
  40cdd0:	mov	x3, #0x0                   	// #0
  40cdd4:	sub	w2, w2, w1
  40cdd8:	and	w1, w1, #0x7fff
  40cddc:	lsl	x0, x0, x2
  40cde0:	and	x0, x0, #0xffffffffffff
  40cde4:	mov	x2, #0x0                   	// #0
  40cde8:	fmov	d0, x2
  40cdec:	bfxil	x3, x0, #0, #48
  40cdf0:	bfi	x3, x1, #48, #16
  40cdf4:	fmov	v0.d[1], x3
  40cdf8:	ret
  40cdfc:	mov	x0, #0x0                   	// #0
  40ce00:	mov	x3, #0x0                   	// #0
  40ce04:	bfxil	x3, x0, #0, #48
  40ce08:	mov	x2, #0x0                   	// #0
  40ce0c:	fmov	d0, x2
  40ce10:	mov	w1, #0x0                   	// #0
  40ce14:	bfi	x3, x1, #48, #16
  40ce18:	fmov	v0.d[1], x3
  40ce1c:	ret
  40ce20:	stp	x29, x30, [sp, #-48]!
  40ce24:	mov	x29, sp
  40ce28:	str	x19, [sp, #16]
  40ce2c:	str	q0, [sp, #32]
  40ce30:	ldr	x19, [sp, #32]
  40ce34:	ldr	x1, [sp, #40]
  40ce38:	mrs	x0, fpcr
  40ce3c:	ubfx	x3, x1, #48, #15
  40ce40:	mov	x2, x19
  40ce44:	mov	x4, #0x3ffe                	// #16382
  40ce48:	ubfx	x19, x1, #0, #48
  40ce4c:	cmp	x3, x4
  40ce50:	b.gt	40ce7c <__fxstatat@plt+0xabbc>
  40ce54:	cbnz	x3, 40ce60 <__fxstatat@plt+0xaba0>
  40ce58:	orr	x19, x2, x19
  40ce5c:	cbz	x19, 40ce6c <__fxstatat@plt+0xabac>
  40ce60:	mov	w0, #0x10                  	// #16
  40ce64:	mov	x19, #0x0                   	// #0
  40ce68:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40ce6c:	mov	x0, x19
  40ce70:	ldr	x19, [sp, #16]
  40ce74:	ldp	x29, x30, [sp], #48
  40ce78:	ret
  40ce7c:	lsr	x0, x1, #63
  40ce80:	mov	x4, #0x403f                	// #16447
  40ce84:	and	w0, w0, #0xff
  40ce88:	and	x5, x0, #0xff
  40ce8c:	sub	x4, x4, x5
  40ce90:	cmp	x4, x3
  40ce94:	b.le	40cee8 <__fxstatat@plt+0xac28>
  40ce98:	cbnz	x5, 40cefc <__fxstatat@plt+0xac3c>
  40ce9c:	mov	x1, x3
  40cea0:	mov	x0, #0x406f                	// #16495
  40cea4:	sub	x3, x0, x3
  40cea8:	orr	x4, x19, #0x1000000000000
  40ceac:	cmp	x3, #0x3f
  40ceb0:	b.gt	40cf0c <__fxstatat@plt+0xac4c>
  40ceb4:	mov	w3, #0xffffbfd1            	// #-16431
  40ceb8:	add	w3, w1, w3
  40cebc:	sub	w1, w0, w1
  40cec0:	lsl	x0, x2, x3
  40cec4:	cmp	x0, #0x0
  40cec8:	lsr	x19, x2, x1
  40cecc:	cset	w0, ne  // ne = any
  40ced0:	lsl	x4, x4, x3
  40ced4:	orr	x19, x19, x4
  40ced8:	cbz	w0, 40ce6c <__fxstatat@plt+0xabac>
  40cedc:	mov	w0, #0x10                  	// #16
  40cee0:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40cee4:	b	40ce6c <__fxstatat@plt+0xabac>
  40cee8:	eor	w19, w0, #0x1
  40ceec:	mov	w0, #0x1                   	// #1
  40cef0:	sbfx	x19, x19, #0, #1
  40cef4:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40cef8:	b	40ce6c <__fxstatat@plt+0xabac>
  40cefc:	mov	w0, #0x1                   	// #1
  40cf00:	mov	x19, #0x0                   	// #0
  40cf04:	bl	40cfe0 <__fxstatat@plt+0xad20>
  40cf08:	b	40ce6c <__fxstatat@plt+0xabac>
  40cf0c:	mov	w0, #0xffffc011            	// #-16367
  40cf10:	add	w5, w1, w0
  40cf14:	mov	w0, #0x402f                	// #16431
  40cf18:	cmp	x3, #0x40
  40cf1c:	sub	w1, w0, w1
  40cf20:	lsl	x0, x4, x5
  40cf24:	orr	x0, x2, x0
  40cf28:	csel	x2, x0, x2, ne  // ne = any
  40cf2c:	lsr	x19, x4, x1
  40cf30:	cmp	x2, #0x0
  40cf34:	cset	w0, ne  // ne = any
  40cf38:	b	40ced8 <__fxstatat@plt+0xac18>
  40cf3c:	nop
  40cf40:	cbz	x0, 40cf94 <__fxstatat@plt+0xacd4>
  40cf44:	clz	x2, x0
  40cf48:	mov	w1, #0x403e                	// #16446
  40cf4c:	sub	w1, w1, w2
  40cf50:	mov	x2, #0x406f                	// #16495
  40cf54:	and	w4, w1, #0x7fff
  40cf58:	sub	x3, x2, w1, sxtw
  40cf5c:	cmp	x3, #0x3f
  40cf60:	b.gt	40cfb4 <__fxstatat@plt+0xacf4>
  40cf64:	sub	w2, w2, w1
  40cf68:	mov	w3, #0xffffbfd1            	// #-16431
  40cf6c:	add	w1, w1, w3
  40cf70:	mov	x3, #0x0                   	// #0
  40cf74:	lsr	x1, x0, x1
  40cf78:	and	x1, x1, #0xffffffffffff
  40cf7c:	lsl	x0, x0, x2
  40cf80:	fmov	d0, x0
  40cf84:	bfxil	x3, x1, #0, #48
  40cf88:	bfi	x3, x4, #48, #16
  40cf8c:	fmov	v0.d[1], x3
  40cf90:	ret
  40cf94:	mov	x1, #0x0                   	// #0
  40cf98:	mov	x3, #0x0                   	// #0
  40cf9c:	bfxil	x3, x1, #0, #48
  40cfa0:	fmov	d0, x0
  40cfa4:	mov	w4, #0x0                   	// #0
  40cfa8:	bfi	x3, x4, #48, #16
  40cfac:	fmov	v0.d[1], x3
  40cfb0:	ret
  40cfb4:	mov	w2, #0x402f                	// #16431
  40cfb8:	sub	w1, w2, w1
  40cfbc:	mov	x3, #0x0                   	// #0
  40cfc0:	lsl	x1, x0, x1
  40cfc4:	and	x1, x1, #0xffffffffffff
  40cfc8:	mov	x0, #0x0                   	// #0
  40cfcc:	fmov	d0, x0
  40cfd0:	bfxil	x3, x1, #0, #48
  40cfd4:	bfi	x3, x4, #48, #16
  40cfd8:	fmov	v0.d[1], x3
  40cfdc:	ret
  40cfe0:	tbz	w0, #0, 40cff0 <__fxstatat@plt+0xad30>
  40cfe4:	movi	v1.2s, #0x0
  40cfe8:	fdiv	s0, s1, s1
  40cfec:	mrs	x1, fpsr
  40cff0:	tbz	w0, #1, 40d004 <__fxstatat@plt+0xad44>
  40cff4:	fmov	s1, #1.000000000000000000e+00
  40cff8:	movi	v2.2s, #0x0
  40cffc:	fdiv	s0, s1, s2
  40d000:	mrs	x1, fpsr
  40d004:	tbz	w0, #2, 40d024 <__fxstatat@plt+0xad64>
  40d008:	mov	w2, #0xc5ae                	// #50606
  40d00c:	mov	w1, #0x7f7fffff            	// #2139095039
  40d010:	movk	w2, #0x749d, lsl #16
  40d014:	fmov	s1, w1
  40d018:	fmov	s2, w2
  40d01c:	fadd	s0, s1, s2
  40d020:	mrs	x1, fpsr
  40d024:	tbz	w0, #3, 40d034 <__fxstatat@plt+0xad74>
  40d028:	movi	v1.2s, #0x80, lsl #16
  40d02c:	fmul	s0, s1, s1
  40d030:	mrs	x1, fpsr
  40d034:	tbz	w0, #4, 40d04c <__fxstatat@plt+0xad8c>
  40d038:	mov	w0, #0x7f7fffff            	// #2139095039
  40d03c:	fmov	s2, #1.000000000000000000e+00
  40d040:	fmov	s1, w0
  40d044:	fsub	s0, s1, s2
  40d048:	mrs	x0, fpsr
  40d04c:	ret
  40d050:	stp	x29, x30, [sp, #-64]!
  40d054:	mov	x29, sp
  40d058:	stp	x19, x20, [sp, #16]
  40d05c:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd40>
  40d060:	add	x20, x20, #0xdf0
  40d064:	stp	x21, x22, [sp, #32]
  40d068:	adrp	x21, 41f000 <__fxstatat@plt+0x1cd40>
  40d06c:	add	x21, x21, #0xde8
  40d070:	sub	x20, x20, x21
  40d074:	mov	w22, w0
  40d078:	stp	x23, x24, [sp, #48]
  40d07c:	mov	x23, x1
  40d080:	mov	x24, x2
  40d084:	bl	401cf0 <mbrtowc@plt-0x40>
  40d088:	cmp	xzr, x20, asr #3
  40d08c:	b.eq	40d0b8 <__fxstatat@plt+0xadf8>  // b.none
  40d090:	asr	x20, x20, #3
  40d094:	mov	x19, #0x0                   	// #0
  40d098:	ldr	x3, [x21, x19, lsl #3]
  40d09c:	mov	x2, x24
  40d0a0:	add	x19, x19, #0x1
  40d0a4:	mov	x1, x23
  40d0a8:	mov	w0, w22
  40d0ac:	blr	x3
  40d0b0:	cmp	x20, x19
  40d0b4:	b.ne	40d098 <__fxstatat@plt+0xadd8>  // b.any
  40d0b8:	ldp	x19, x20, [sp, #16]
  40d0bc:	ldp	x21, x22, [sp, #32]
  40d0c0:	ldp	x23, x24, [sp, #48]
  40d0c4:	ldp	x29, x30, [sp], #64
  40d0c8:	ret
  40d0cc:	nop
  40d0d0:	ret
  40d0d4:	nop
  40d0d8:	adrp	x2, 420000 <__fxstatat@plt+0x1dd40>
  40d0dc:	mov	x1, #0x0                   	// #0
  40d0e0:	ldr	x2, [x2, #728]
  40d0e4:	b	401e00 <__cxa_atexit@plt>
  40d0e8:	mov	x2, x1
  40d0ec:	mov	x1, x0
  40d0f0:	mov	w0, #0x0                   	// #0
  40d0f4:	b	4022a0 <__xstat@plt>
  40d0f8:	mov	x2, x1
  40d0fc:	mov	x1, x0
  40d100:	mov	w0, #0x0                   	// #0
  40d104:	b	402190 <__lxstat@plt>
  40d108:	mov	x4, x1
  40d10c:	mov	x5, x2
  40d110:	mov	w1, w0
  40d114:	mov	x2, x4
  40d118:	mov	w0, #0x0                   	// #0
  40d11c:	mov	w4, w3
  40d120:	mov	x3, x5
  40d124:	b	4022c0 <__fxstatat@plt>

Disassembly of section .fini:

000000000040d128 <.fini>:
  40d128:	stp	x29, x30, [sp, #-16]!
  40d12c:	mov	x29, sp
  40d130:	ldp	x29, x30, [sp], #16
  40d134:	ret
