//===========================================================================
// Verilog file generated by Clarity Designer    09/28/2020    22:56:09  
// Filename  : csi2_dphy_inst.v                                                
// IP package: CSI-2/DSI D-PHY Receiver 1.4                           
// Copyright(c) 2016 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================

csi2_dphy csi2_dphy_inst (

               // Outputs
.clk_byte_o                  (clk_byte_o),
.clk_byte_hs_o               (clk_byte_hs_o),
                             
.cd_d0_o                     (cd_d0_o),
                             
.lp_d0_rx_p_o                (lp_d0_rx_p_o),
.lp_d0_rx_n_o                (lp_d0_rx_n_o),

.capture_en_o                (capture_en_o),
.bd0_o                       (bd0_o),
.hs_d_en_o                   (hs_d_en_o),
.hs_sync_o                   (hs_sync_o),
.term_clk_en_o               (term_clk_en_o),
.lp_hs_state_clk_o           (lp_hs_state_clk_o),
.lp_hs_state_d_o             (lp_hs_state_d_o),


// Inouts
.clk_n_i                     (clk_n_i),
.clk_p_i                     (clk_p_i),
.d0_n_i                      (d0_n_i),
.d0_p_i                      (d0_p_i),
// Inputs
.clk_byte_fr_i               (clk_byte_fr_i),
.clk_lp_ctrl_i               (clk_lp_ctrl_i),
.reset_byte_fr_n_i           (reset_byte_fr_n_i),
.reset_byte_n_i              (reset_byte_n_i),
.reset_lp_n_i                (reset_lp_n_i),
.reset_n_i                   (reset_n_i),
.pll_lock_i                  (pll_lock_i), // tie to 1 if no pll is used
.lp_d0_tx_en_i               (lp_d0_tx_en_i), 
.lp_d0_tx_n_i                (lp_d0_tx_n_i),
.lp_d0_tx_p_i                (lp_d0_tx_p_i));
  

