#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2802600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28477f0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2800930 .functor NOT 1, L_0x287d790, C4<0>, C4<0>, C4<0>;
L_0x287d540 .functor XOR 8, L_0x287d2e0, L_0x287d4a0, C4<00000000>, C4<00000000>;
L_0x287d680 .functor XOR 8, L_0x287d540, L_0x287d5b0, C4<00000000>, C4<00000000>;
v0x287aac0_0 .net *"_ivl_10", 7 0, L_0x287d5b0;  1 drivers
v0x287abc0_0 .net *"_ivl_12", 7 0, L_0x287d680;  1 drivers
v0x287aca0_0 .net *"_ivl_2", 7 0, L_0x287d240;  1 drivers
v0x287ad60_0 .net *"_ivl_4", 7 0, L_0x287d2e0;  1 drivers
v0x287ae40_0 .net *"_ivl_6", 7 0, L_0x287d4a0;  1 drivers
v0x287af70_0 .net *"_ivl_8", 7 0, L_0x287d540;  1 drivers
v0x287b050_0 .net "areset", 0 0, L_0x2800d40;  1 drivers
v0x287b0f0_0 .var "clk", 0 0;
v0x287b190_0 .net "predict_history_dut", 6 0, L_0x287d130;  1 drivers
v0x287b250_0 .net "predict_history_ref", 6 0, L_0x287cbf0;  1 drivers
v0x287b2f0_0 .net "predict_pc", 6 0, L_0x287be80;  1 drivers
v0x287b390_0 .net "predict_taken_dut", 0 0, L_0x287d040;  1 drivers
v0x287b430_0 .net "predict_taken_ref", 0 0, L_0x287ca30;  1 drivers
v0x287b4d0_0 .net "predict_valid", 0 0, v0x2876b90_0;  1 drivers
v0x287b570_0 .var/2u "stats1", 223 0;
v0x287b610_0 .var/2u "strobe", 0 0;
v0x287b6d0_0 .net "tb_match", 0 0, L_0x287d790;  1 drivers
v0x287b880_0 .net "tb_mismatch", 0 0, L_0x2800930;  1 drivers
v0x287b920_0 .net "train_history", 6 0, L_0x287c430;  1 drivers
v0x287b9e0_0 .net "train_mispredicted", 0 0, L_0x287c2d0;  1 drivers
v0x287ba80_0 .net "train_pc", 6 0, L_0x287c5c0;  1 drivers
v0x287bb40_0 .net "train_taken", 0 0, L_0x287c0b0;  1 drivers
v0x287bbe0_0 .net "train_valid", 0 0, v0x2877510_0;  1 drivers
v0x287bc80_0 .net "wavedrom_enable", 0 0, v0x28775e0_0;  1 drivers
v0x287bd20_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2877680_0;  1 drivers
v0x287bdc0_0 .net "wavedrom_title", 511 0, v0x2877760_0;  1 drivers
L_0x287d240 .concat [ 7 1 0 0], L_0x287cbf0, L_0x287ca30;
L_0x287d2e0 .concat [ 7 1 0 0], L_0x287cbf0, L_0x287ca30;
L_0x287d4a0 .concat [ 7 1 0 0], L_0x287d130, L_0x287d040;
L_0x287d5b0 .concat [ 7 1 0 0], L_0x287cbf0, L_0x287ca30;
L_0x287d790 .cmp/eeq 8, L_0x287d240, L_0x287d680;
S_0x28530b0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x28477f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x27ffcb0 .param/l "LNT" 0 3 22, C4<01>;
P_0x27ffcf0 .param/l "LT" 0 3 22, C4<10>;
P_0x27ffd30 .param/l "SNT" 0 3 22, C4<00>;
P_0x27ffd70 .param/l "ST" 0 3 22, C4<11>;
P_0x27ffdb0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2801220 .functor XOR 7, v0x2874d30_0, L_0x287be80, C4<0000000>, C4<0000000>;
L_0x282da40 .functor XOR 7, L_0x287c430, L_0x287c5c0, C4<0000000>, C4<0000000>;
v0x2840a30_0 .net *"_ivl_11", 0 0, L_0x287c940;  1 drivers
L_0x7fa29dea61c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2840d00_0 .net *"_ivl_12", 0 0, L_0x7fa29dea61c8;  1 drivers
L_0x7fa29dea6210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28009a0_0 .net *"_ivl_16", 6 0, L_0x7fa29dea6210;  1 drivers
v0x2800be0_0 .net *"_ivl_4", 1 0, L_0x287c750;  1 drivers
v0x2800db0_0 .net *"_ivl_6", 8 0, L_0x287c850;  1 drivers
L_0x7fa29dea6180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2801310_0 .net *"_ivl_9", 1 0, L_0x7fa29dea6180;  1 drivers
v0x2874a10_0 .net "areset", 0 0, L_0x2800d40;  alias, 1 drivers
v0x2874ad0_0 .net "clk", 0 0, v0x287b0f0_0;  1 drivers
v0x2874b90 .array "pht", 0 127, 1 0;
v0x2874c50_0 .net "predict_history", 6 0, L_0x287cbf0;  alias, 1 drivers
v0x2874d30_0 .var "predict_history_r", 6 0;
v0x2874e10_0 .net "predict_index", 6 0, L_0x2801220;  1 drivers
v0x2874ef0_0 .net "predict_pc", 6 0, L_0x287be80;  alias, 1 drivers
v0x2874fd0_0 .net "predict_taken", 0 0, L_0x287ca30;  alias, 1 drivers
v0x2875090_0 .net "predict_valid", 0 0, v0x2876b90_0;  alias, 1 drivers
v0x2875150_0 .net "train_history", 6 0, L_0x287c430;  alias, 1 drivers
v0x2875230_0 .net "train_index", 6 0, L_0x282da40;  1 drivers
v0x2875310_0 .net "train_mispredicted", 0 0, L_0x287c2d0;  alias, 1 drivers
v0x28753d0_0 .net "train_pc", 6 0, L_0x287c5c0;  alias, 1 drivers
v0x28754b0_0 .net "train_taken", 0 0, L_0x287c0b0;  alias, 1 drivers
v0x2875570_0 .net "train_valid", 0 0, v0x2877510_0;  alias, 1 drivers
E_0x2813170 .event posedge, v0x2874a10_0, v0x2874ad0_0;
L_0x287c750 .array/port v0x2874b90, L_0x287c850;
L_0x287c850 .concat [ 7 2 0 0], L_0x2801220, L_0x7fa29dea6180;
L_0x287c940 .part L_0x287c750, 1, 1;
L_0x287ca30 .functor MUXZ 1, L_0x7fa29dea61c8, L_0x287c940, v0x2876b90_0, C4<>;
L_0x287cbf0 .functor MUXZ 7, L_0x7fa29dea6210, v0x2874d30_0, v0x2876b90_0, C4<>;
S_0x2804670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x28530b0;
 .timescale -12 -12;
v0x2840610_0 .var/i "i", 31 0;
S_0x2875790 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x28477f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2875940 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2800d40 .functor BUFZ 1, v0x2876c60_0, C4<0>, C4<0>, C4<0>;
L_0x7fa29dea60a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2876420_0 .net *"_ivl_10", 0 0, L_0x7fa29dea60a8;  1 drivers
L_0x7fa29dea60f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2876500_0 .net *"_ivl_14", 6 0, L_0x7fa29dea60f0;  1 drivers
L_0x7fa29dea6138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28765e0_0 .net *"_ivl_18", 6 0, L_0x7fa29dea6138;  1 drivers
L_0x7fa29dea6018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x28766a0_0 .net *"_ivl_2", 6 0, L_0x7fa29dea6018;  1 drivers
L_0x7fa29dea6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2876780_0 .net *"_ivl_6", 0 0, L_0x7fa29dea6060;  1 drivers
v0x28768b0_0 .net "areset", 0 0, L_0x2800d40;  alias, 1 drivers
v0x2876950_0 .net "clk", 0 0, v0x287b0f0_0;  alias, 1 drivers
v0x2876a20_0 .net "predict_pc", 6 0, L_0x287be80;  alias, 1 drivers
v0x2876af0_0 .var "predict_pc_r", 6 0;
v0x2876b90_0 .var "predict_valid", 0 0;
v0x2876c60_0 .var "reset", 0 0;
v0x2876d00_0 .net "tb_match", 0 0, L_0x287d790;  alias, 1 drivers
v0x2876dc0_0 .net "train_history", 6 0, L_0x287c430;  alias, 1 drivers
v0x2876eb0_0 .var "train_history_r", 6 0;
v0x2876f70_0 .net "train_mispredicted", 0 0, L_0x287c2d0;  alias, 1 drivers
v0x2877040_0 .var "train_mispredicted_r", 0 0;
v0x28770e0_0 .net "train_pc", 6 0, L_0x287c5c0;  alias, 1 drivers
v0x28772e0_0 .var "train_pc_r", 6 0;
v0x28773a0_0 .net "train_taken", 0 0, L_0x287c0b0;  alias, 1 drivers
v0x2877470_0 .var "train_taken_r", 0 0;
v0x2877510_0 .var "train_valid", 0 0;
v0x28775e0_0 .var "wavedrom_enable", 0 0;
v0x2877680_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2877760_0 .var "wavedrom_title", 511 0;
E_0x2812610/0 .event negedge, v0x2874ad0_0;
E_0x2812610/1 .event posedge, v0x2874ad0_0;
E_0x2812610 .event/or E_0x2812610/0, E_0x2812610/1;
L_0x287be80 .functor MUXZ 7, L_0x7fa29dea6018, v0x2876af0_0, v0x2876b90_0, C4<>;
L_0x287c0b0 .functor MUXZ 1, L_0x7fa29dea6060, v0x2877470_0, v0x2877510_0, C4<>;
L_0x287c2d0 .functor MUXZ 1, L_0x7fa29dea60a8, v0x2877040_0, v0x2877510_0, C4<>;
L_0x287c430 .functor MUXZ 7, L_0x7fa29dea60f0, v0x2876eb0_0, v0x2877510_0, C4<>;
L_0x287c5c0 .functor MUXZ 7, L_0x7fa29dea6138, v0x28772e0_0, v0x2877510_0, C4<>;
S_0x2875a00 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2875790;
 .timescale -12 -12;
v0x2875c60_0 .var/2u "arfail", 0 0;
v0x2875d40_0 .var "async", 0 0;
v0x2875e00_0 .var/2u "datafail", 0 0;
v0x2875ea0_0 .var/2u "srfail", 0 0;
E_0x28123c0 .event posedge, v0x2874ad0_0;
E_0x27f29f0 .event negedge, v0x2874ad0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x28123c0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28123c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27f29f0;
    %load/vec4 v0x2876d00_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2875e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %wait E_0x28123c0;
    %load/vec4 v0x2876d00_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2875c60_0, 0, 1;
    %wait E_0x28123c0;
    %load/vec4 v0x2876d00_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2875ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %load/vec4 v0x2875ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2875c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2875d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2875e00_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2875d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2875f60 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2875790;
 .timescale -12 -12;
v0x2876160_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2876240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2875790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28779e0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x28477f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x281c650 .functor XOR 7, L_0x287be80, v0x2879a10_0, C4<0000000>, C4<0000000>;
L_0x28544d0 .functor XOR 7, L_0x287c5c0, L_0x287c430, C4<0000000>, C4<0000000>;
L_0x287d130 .functor BUFZ 7, v0x2879a10_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x2878450 .array "PHT", 0 127, 1 0;
v0x2879530_0 .net *"_ivl_4", 1 0, L_0x287cd80;  1 drivers
v0x2879610_0 .net *"_ivl_6", 8 0, L_0x287ce20;  1 drivers
L_0x7fa29dea6258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2879700_0 .net *"_ivl_9", 1 0, L_0x7fa29dea6258;  1 drivers
v0x28797e0_0 .net "areset", 0 0, L_0x2800d40;  alias, 1 drivers
v0x2879920_0 .net "clk", 0 0, v0x287b0f0_0;  alias, 1 drivers
v0x2879a10_0 .var "global_history", 6 0;
v0x2879af0_0 .var "next_global_history", 6 0;
v0x2879bd0_0 .net "predict_history", 6 0, L_0x287d130;  alias, 1 drivers
v0x2879cb0_0 .net "predict_index", 6 0, L_0x281c650;  1 drivers
v0x2879d90_0 .net "predict_pc", 6 0, L_0x287be80;  alias, 1 drivers
v0x2879e50_0 .net "predict_taken", 0 0, L_0x287d040;  alias, 1 drivers
v0x2879f10_0 .net "predict_valid", 0 0, v0x2876b90_0;  alias, 1 drivers
v0x287a000_0 .net "train_history", 6 0, L_0x287c430;  alias, 1 drivers
v0x287a110_0 .net "train_index", 6 0, L_0x28544d0;  1 drivers
v0x287a1f0_0 .net "train_mispredicted", 0 0, L_0x287c2d0;  alias, 1 drivers
v0x287a2e0_0 .net "train_pc", 6 0, L_0x287c5c0;  alias, 1 drivers
v0x287a500_0 .net "train_taken", 0 0, L_0x287c0b0;  alias, 1 drivers
v0x287a5f0_0 .net "train_valid", 0 0, v0x2877510_0;  alias, 1 drivers
E_0x285b070/0 .event anyedge, v0x2875570_0, v0x2875310_0, v0x2875150_0, v0x28754b0_0;
v0x2878450_0 .array/port v0x2878450, 0;
E_0x285b070/1 .event anyedge, v0x2879a10_0, v0x2875090_0, v0x2879cb0_0, v0x2878450_0;
v0x2878450_1 .array/port v0x2878450, 1;
v0x2878450_2 .array/port v0x2878450, 2;
v0x2878450_3 .array/port v0x2878450, 3;
v0x2878450_4 .array/port v0x2878450, 4;
E_0x285b070/2 .event anyedge, v0x2878450_1, v0x2878450_2, v0x2878450_3, v0x2878450_4;
v0x2878450_5 .array/port v0x2878450, 5;
v0x2878450_6 .array/port v0x2878450, 6;
v0x2878450_7 .array/port v0x2878450, 7;
v0x2878450_8 .array/port v0x2878450, 8;
E_0x285b070/3 .event anyedge, v0x2878450_5, v0x2878450_6, v0x2878450_7, v0x2878450_8;
v0x2878450_9 .array/port v0x2878450, 9;
v0x2878450_10 .array/port v0x2878450, 10;
v0x2878450_11 .array/port v0x2878450, 11;
v0x2878450_12 .array/port v0x2878450, 12;
E_0x285b070/4 .event anyedge, v0x2878450_9, v0x2878450_10, v0x2878450_11, v0x2878450_12;
v0x2878450_13 .array/port v0x2878450, 13;
v0x2878450_14 .array/port v0x2878450, 14;
v0x2878450_15 .array/port v0x2878450, 15;
v0x2878450_16 .array/port v0x2878450, 16;
E_0x285b070/5 .event anyedge, v0x2878450_13, v0x2878450_14, v0x2878450_15, v0x2878450_16;
v0x2878450_17 .array/port v0x2878450, 17;
v0x2878450_18 .array/port v0x2878450, 18;
v0x2878450_19 .array/port v0x2878450, 19;
v0x2878450_20 .array/port v0x2878450, 20;
E_0x285b070/6 .event anyedge, v0x2878450_17, v0x2878450_18, v0x2878450_19, v0x2878450_20;
v0x2878450_21 .array/port v0x2878450, 21;
v0x2878450_22 .array/port v0x2878450, 22;
v0x2878450_23 .array/port v0x2878450, 23;
v0x2878450_24 .array/port v0x2878450, 24;
E_0x285b070/7 .event anyedge, v0x2878450_21, v0x2878450_22, v0x2878450_23, v0x2878450_24;
v0x2878450_25 .array/port v0x2878450, 25;
v0x2878450_26 .array/port v0x2878450, 26;
v0x2878450_27 .array/port v0x2878450, 27;
v0x2878450_28 .array/port v0x2878450, 28;
E_0x285b070/8 .event anyedge, v0x2878450_25, v0x2878450_26, v0x2878450_27, v0x2878450_28;
v0x2878450_29 .array/port v0x2878450, 29;
v0x2878450_30 .array/port v0x2878450, 30;
v0x2878450_31 .array/port v0x2878450, 31;
v0x2878450_32 .array/port v0x2878450, 32;
E_0x285b070/9 .event anyedge, v0x2878450_29, v0x2878450_30, v0x2878450_31, v0x2878450_32;
v0x2878450_33 .array/port v0x2878450, 33;
v0x2878450_34 .array/port v0x2878450, 34;
v0x2878450_35 .array/port v0x2878450, 35;
v0x2878450_36 .array/port v0x2878450, 36;
E_0x285b070/10 .event anyedge, v0x2878450_33, v0x2878450_34, v0x2878450_35, v0x2878450_36;
v0x2878450_37 .array/port v0x2878450, 37;
v0x2878450_38 .array/port v0x2878450, 38;
v0x2878450_39 .array/port v0x2878450, 39;
v0x2878450_40 .array/port v0x2878450, 40;
E_0x285b070/11 .event anyedge, v0x2878450_37, v0x2878450_38, v0x2878450_39, v0x2878450_40;
v0x2878450_41 .array/port v0x2878450, 41;
v0x2878450_42 .array/port v0x2878450, 42;
v0x2878450_43 .array/port v0x2878450, 43;
v0x2878450_44 .array/port v0x2878450, 44;
E_0x285b070/12 .event anyedge, v0x2878450_41, v0x2878450_42, v0x2878450_43, v0x2878450_44;
v0x2878450_45 .array/port v0x2878450, 45;
v0x2878450_46 .array/port v0x2878450, 46;
v0x2878450_47 .array/port v0x2878450, 47;
v0x2878450_48 .array/port v0x2878450, 48;
E_0x285b070/13 .event anyedge, v0x2878450_45, v0x2878450_46, v0x2878450_47, v0x2878450_48;
v0x2878450_49 .array/port v0x2878450, 49;
v0x2878450_50 .array/port v0x2878450, 50;
v0x2878450_51 .array/port v0x2878450, 51;
v0x2878450_52 .array/port v0x2878450, 52;
E_0x285b070/14 .event anyedge, v0x2878450_49, v0x2878450_50, v0x2878450_51, v0x2878450_52;
v0x2878450_53 .array/port v0x2878450, 53;
v0x2878450_54 .array/port v0x2878450, 54;
v0x2878450_55 .array/port v0x2878450, 55;
v0x2878450_56 .array/port v0x2878450, 56;
E_0x285b070/15 .event anyedge, v0x2878450_53, v0x2878450_54, v0x2878450_55, v0x2878450_56;
v0x2878450_57 .array/port v0x2878450, 57;
v0x2878450_58 .array/port v0x2878450, 58;
v0x2878450_59 .array/port v0x2878450, 59;
v0x2878450_60 .array/port v0x2878450, 60;
E_0x285b070/16 .event anyedge, v0x2878450_57, v0x2878450_58, v0x2878450_59, v0x2878450_60;
v0x2878450_61 .array/port v0x2878450, 61;
v0x2878450_62 .array/port v0x2878450, 62;
v0x2878450_63 .array/port v0x2878450, 63;
v0x2878450_64 .array/port v0x2878450, 64;
E_0x285b070/17 .event anyedge, v0x2878450_61, v0x2878450_62, v0x2878450_63, v0x2878450_64;
v0x2878450_65 .array/port v0x2878450, 65;
v0x2878450_66 .array/port v0x2878450, 66;
v0x2878450_67 .array/port v0x2878450, 67;
v0x2878450_68 .array/port v0x2878450, 68;
E_0x285b070/18 .event anyedge, v0x2878450_65, v0x2878450_66, v0x2878450_67, v0x2878450_68;
v0x2878450_69 .array/port v0x2878450, 69;
v0x2878450_70 .array/port v0x2878450, 70;
v0x2878450_71 .array/port v0x2878450, 71;
v0x2878450_72 .array/port v0x2878450, 72;
E_0x285b070/19 .event anyedge, v0x2878450_69, v0x2878450_70, v0x2878450_71, v0x2878450_72;
v0x2878450_73 .array/port v0x2878450, 73;
v0x2878450_74 .array/port v0x2878450, 74;
v0x2878450_75 .array/port v0x2878450, 75;
v0x2878450_76 .array/port v0x2878450, 76;
E_0x285b070/20 .event anyedge, v0x2878450_73, v0x2878450_74, v0x2878450_75, v0x2878450_76;
v0x2878450_77 .array/port v0x2878450, 77;
v0x2878450_78 .array/port v0x2878450, 78;
v0x2878450_79 .array/port v0x2878450, 79;
v0x2878450_80 .array/port v0x2878450, 80;
E_0x285b070/21 .event anyedge, v0x2878450_77, v0x2878450_78, v0x2878450_79, v0x2878450_80;
v0x2878450_81 .array/port v0x2878450, 81;
v0x2878450_82 .array/port v0x2878450, 82;
v0x2878450_83 .array/port v0x2878450, 83;
v0x2878450_84 .array/port v0x2878450, 84;
E_0x285b070/22 .event anyedge, v0x2878450_81, v0x2878450_82, v0x2878450_83, v0x2878450_84;
v0x2878450_85 .array/port v0x2878450, 85;
v0x2878450_86 .array/port v0x2878450, 86;
v0x2878450_87 .array/port v0x2878450, 87;
v0x2878450_88 .array/port v0x2878450, 88;
E_0x285b070/23 .event anyedge, v0x2878450_85, v0x2878450_86, v0x2878450_87, v0x2878450_88;
v0x2878450_89 .array/port v0x2878450, 89;
v0x2878450_90 .array/port v0x2878450, 90;
v0x2878450_91 .array/port v0x2878450, 91;
v0x2878450_92 .array/port v0x2878450, 92;
E_0x285b070/24 .event anyedge, v0x2878450_89, v0x2878450_90, v0x2878450_91, v0x2878450_92;
v0x2878450_93 .array/port v0x2878450, 93;
v0x2878450_94 .array/port v0x2878450, 94;
v0x2878450_95 .array/port v0x2878450, 95;
v0x2878450_96 .array/port v0x2878450, 96;
E_0x285b070/25 .event anyedge, v0x2878450_93, v0x2878450_94, v0x2878450_95, v0x2878450_96;
v0x2878450_97 .array/port v0x2878450, 97;
v0x2878450_98 .array/port v0x2878450, 98;
v0x2878450_99 .array/port v0x2878450, 99;
v0x2878450_100 .array/port v0x2878450, 100;
E_0x285b070/26 .event anyedge, v0x2878450_97, v0x2878450_98, v0x2878450_99, v0x2878450_100;
v0x2878450_101 .array/port v0x2878450, 101;
v0x2878450_102 .array/port v0x2878450, 102;
v0x2878450_103 .array/port v0x2878450, 103;
v0x2878450_104 .array/port v0x2878450, 104;
E_0x285b070/27 .event anyedge, v0x2878450_101, v0x2878450_102, v0x2878450_103, v0x2878450_104;
v0x2878450_105 .array/port v0x2878450, 105;
v0x2878450_106 .array/port v0x2878450, 106;
v0x2878450_107 .array/port v0x2878450, 107;
v0x2878450_108 .array/port v0x2878450, 108;
E_0x285b070/28 .event anyedge, v0x2878450_105, v0x2878450_106, v0x2878450_107, v0x2878450_108;
v0x2878450_109 .array/port v0x2878450, 109;
v0x2878450_110 .array/port v0x2878450, 110;
v0x2878450_111 .array/port v0x2878450, 111;
v0x2878450_112 .array/port v0x2878450, 112;
E_0x285b070/29 .event anyedge, v0x2878450_109, v0x2878450_110, v0x2878450_111, v0x2878450_112;
v0x2878450_113 .array/port v0x2878450, 113;
v0x2878450_114 .array/port v0x2878450, 114;
v0x2878450_115 .array/port v0x2878450, 115;
v0x2878450_116 .array/port v0x2878450, 116;
E_0x285b070/30 .event anyedge, v0x2878450_113, v0x2878450_114, v0x2878450_115, v0x2878450_116;
v0x2878450_117 .array/port v0x2878450, 117;
v0x2878450_118 .array/port v0x2878450, 118;
v0x2878450_119 .array/port v0x2878450, 119;
v0x2878450_120 .array/port v0x2878450, 120;
E_0x285b070/31 .event anyedge, v0x2878450_117, v0x2878450_118, v0x2878450_119, v0x2878450_120;
v0x2878450_121 .array/port v0x2878450, 121;
v0x2878450_122 .array/port v0x2878450, 122;
v0x2878450_123 .array/port v0x2878450, 123;
v0x2878450_124 .array/port v0x2878450, 124;
E_0x285b070/32 .event anyedge, v0x2878450_121, v0x2878450_122, v0x2878450_123, v0x2878450_124;
v0x2878450_125 .array/port v0x2878450, 125;
v0x2878450_126 .array/port v0x2878450, 126;
v0x2878450_127 .array/port v0x2878450, 127;
E_0x285b070/33 .event anyedge, v0x2878450_125, v0x2878450_126, v0x2878450_127;
E_0x285b070 .event/or E_0x285b070/0, E_0x285b070/1, E_0x285b070/2, E_0x285b070/3, E_0x285b070/4, E_0x285b070/5, E_0x285b070/6, E_0x285b070/7, E_0x285b070/8, E_0x285b070/9, E_0x285b070/10, E_0x285b070/11, E_0x285b070/12, E_0x285b070/13, E_0x285b070/14, E_0x285b070/15, E_0x285b070/16, E_0x285b070/17, E_0x285b070/18, E_0x285b070/19, E_0x285b070/20, E_0x285b070/21, E_0x285b070/22, E_0x285b070/23, E_0x285b070/24, E_0x285b070/25, E_0x285b070/26, E_0x285b070/27, E_0x285b070/28, E_0x285b070/29, E_0x285b070/30, E_0x285b070/31, E_0x285b070/32, E_0x285b070/33;
L_0x287cd80 .array/port v0x2878450, L_0x287ce20;
L_0x287ce20 .concat [ 7 2 0 0], L_0x281c650, L_0x7fa29dea6258;
L_0x287d040 .part L_0x287cd80, 1, 1;
S_0x2878150 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0x28779e0;
 .timescale 0 0;
v0x2878350_0 .var/i "i", 31 0;
S_0x287a8a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x28477f0;
 .timescale -12 -12;
E_0x285b360 .event anyedge, v0x287b610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x287b610_0;
    %nor/r;
    %assign/vec4 v0x287b610_0, 0;
    %wait E_0x285b360;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2875790;
T_4 ;
    %wait E_0x28123c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877040_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x28772e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876b90_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2876af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2875d40_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2875a00;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2876240;
    %join;
    %wait E_0x28123c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876b90_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2876af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876b90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28772e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877040_0, 0;
    %wait E_0x27f29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28123c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28123c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2876240;
    %join;
    %wait E_0x28123c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2876af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876b90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28772e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877040_0, 0;
    %wait E_0x27f29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876c60_0, 0;
    %wait E_0x28123c0;
    %wait E_0x28123c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877470_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28123c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %wait E_0x28123c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2877510_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28123c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2876240;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2812610;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2877510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2877470_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x28772e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2876af0_0, 0;
    %assign/vec4 v0x2876b90_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2876eb0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2877040_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x28530b0;
T_5 ;
    %wait E_0x2813170;
    %load/vec4 v0x2874a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x2804670;
    %jmp t_0;
    .scope S_0x2804670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2840610_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2840610_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2840610_0;
    %store/vec4a v0x2874b90, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2840610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2840610_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x28530b0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2874d30_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2875090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x2874d30_0;
    %load/vec4 v0x2874fd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2874d30_0, 0;
T_5.5 ;
    %load/vec4 v0x2875570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2875230_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2874b90, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x28754b0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2875230_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2874b90, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2875230_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2874b90, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2875230_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2874b90, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x28754b0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2875230_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2874b90, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2875230_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2874b90, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2875310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x2875150_0;
    %load/vec4 v0x28754b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2874d30_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x28779e0;
T_6 ;
    %wait E_0x2813170;
    %load/vec4 v0x28797e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x2878150;
    %jmp t_2;
    .scope S_0x2878150;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2878350_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x2878350_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x2878350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2878450, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x2878350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2878350_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2879a10_0, 0;
    %end;
    .scope S_0x28779e0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x287a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x287a500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x287a110_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2878450, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x287a110_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2878450, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x287a110_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2878450, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x287a110_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2878450, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x287a110_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2878450, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x287a110_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2878450, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x287a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x287a000_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x287a500_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2879a10_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x2879a10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x287a500_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2879a10_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x2879f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x2879af0_0;
    %assign/vec4 v0x2879a10_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x2879a10_0;
    %assign/vec4 v0x2879a10_0, 0;
T_6.16 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28779e0;
T_7 ;
    %wait E_0x285b070;
    %load/vec4 v0x287a5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x287a1f0_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x287a000_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x287a500_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2879af0_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x287a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x2879a10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x287a500_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2879af0_0, 0, 7;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x2879f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x2879a10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2879cb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2878450, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2879af0_0, 0, 7;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x2879a10_0;
    %store/vec4 v0x2879af0_0, 0, 7;
T_7.6 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x28477f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287b610_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x28477f0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x287b0f0_0;
    %inv;
    %store/vec4 v0x287b0f0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x28477f0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2876950_0, v0x287b880_0, v0x287b0f0_0, v0x287b050_0, v0x287b4d0_0, v0x287b2f0_0, v0x287bbe0_0, v0x287bb40_0, v0x287b9e0_0, v0x287b920_0, v0x287ba80_0, v0x287b430_0, v0x287b390_0, v0x287b250_0, v0x287b190_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x28477f0;
T_11 ;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x287b570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x28477f0;
T_12 ;
    %wait E_0x2812610;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x287b570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287b570_0, 4, 32;
    %load/vec4 v0x287b6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287b570_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x287b570_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287b570_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x287b430_0;
    %load/vec4 v0x287b430_0;
    %load/vec4 v0x287b390_0;
    %xor;
    %load/vec4 v0x287b430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287b570_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287b570_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x287b250_0;
    %load/vec4 v0x287b250_0;
    %load/vec4 v0x287b190_0;
    %xor;
    %load/vec4 v0x287b250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287b570_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x287b570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287b570_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter2/response2/top_module.sv";
