************************************
Synthesis if_loop_1
Checking dot... PASS
Checking vhdl... PASS
Simulating if_loop_1
Checking results...PASS
Checking if simulations run...PASS
************************************
Synthesis if_loop_1_optimized
Checking dot... PASS
Checking vhdl... PASS
Simulating if_loop_1
Checking results...PASS
Checking if simulations run...PASS
