<div id="pf107" class="pf w0 h0" data-page-no="107"><div class="pc pc107 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg107.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">For internal module wakeup operation, the WUMEx bit enables the associated module as</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">a wakeup source.</div><div class="t m0 x9 he y1783 ff1 fs1 fc0 sc0 ls0 ws0">15.4.1<span class="_ _b"> </span>LLS mode</div><div class="t m0 x9 hf ybd6 ff3 fs5 fc0 sc0 ls0 ws0">Wakeup events triggered from either an external pin input or an internal module input</div><div class="t m0 x9 hf y9e0 ff3 fs5 fc0 sc0 ls0 ws0">result in a CPU interrupt flow to begin user code execution.</div><div class="t m0 x9 he y1784 ff1 fs1 fc0 sc0 ls0 ws0">15.4.2<span class="_ _b"> </span>VLLS modes</div><div class="t m0 x9 hf y1785 ff3 fs5 fc0 sc0 ls0 ws0">In the case of a wakeup due to external pin or internal module wakeup, recovery is</div><div class="t m0 x9 hf y1786 ff3 fs5 fc0 sc0 ls0 ws0">always via a reset flow and the RCM_SRS[WAKEUP] is set indicating the low-leakage</div><div class="t m0 x9 hf y1787 ff3 fs5 fc0 sc0 ls0 ws0">mode was active. State retention data is lost and I/O will be restored after</div><div class="t m0 x9 hf y679 ff3 fs5 fc0 sc0 ls0 ws0">PMC_REGSC[ACKISO] has been written.</div><div class="t m0 x9 he y1788 ff1 fs1 fc0 sc0 ls0 ws18f">15.4.3 Initialization</div><div class="t m0 x9 hf y1789 ff3 fs5 fc0 sc0 ls0 ws0">For an enabled peripheral wakeup input, the peripheral flag must be cleared by software</div><div class="t m0 x9 hf y178a ff3 fs5 fc0 sc0 ls0 ws0">before entering LLS or VLLSx mode to avoid an immediate exit from the mode.</div><div class="t m0 x9 hf ye5 ff3 fs5 fc0 sc0 ls0 ws0">Flags associated with external input pins, filtered and unfiltered, must also be cleared by</div><div class="t m0 x9 hf ye6 ff3 fs5 fc0 sc0 ls0 ws0">software prior to entry to LLS or VLLSx mode.</div><div class="t m0 x9 hf y178b ff3 fs5 fc0 sc0 ls0 ws0">After enabling an external pin filter or changing the source pin, wait at least 5 LPO clock</div><div class="t m0 x9 hf y178c ff3 fs5 fc0 sc0 ls0 ws0">cycles before entering LLS or VLLSx mode to allow the filter to initialize.</div><div class="t m0 x10e h8 y178d ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y178e ff3 fs5 fc0 sc0 ls0 ws0">After recovering from a VLLS mode, user must restore chip</div><div class="t m0 x3e hf y178f ff3 fs5 fc0 sc0 ls0 ws0">configuration before clearing ACKISO. In particular, pin</div><div class="t m0 x3e hf y1790 ff3 fs5 fc0 sc0 ls0 ws0">configuration for enabled LLWU wakeup pins must be restored</div><div class="t m0 x3e hf y1791 ff3 fs5 fc0 sc0 ls0 ws0">to avoid any LLWU flag from being falsely set when ACKISO</div><div class="t m0 x3e hf y1792 ff3 fs5 fc0 sc0 ls0 ws0">is cleared.</div><div class="t m0 x3e hf y1793 ff3 fs5 fc0 sc0 ls0 ws0">The signal selected as a wakeup source pin must be a digital</div><div class="t m0 x3e hf y1794 ff3 fs5 fc0 sc0 ls0 ws0">pin, as selected in the pin mux control.</div><div class="t m0 xe7 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 15 Low-Leakage Wakeup Unit (LLWU)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>263</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
