<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>system-verilog Tutorial on </title>
    <link>https://www.wikiod.com/docs/system-verilog/</link>
    <description>Recent content in system-verilog Tutorial on </description>
    <generator>Hugo -- gohugo.io</generator><atom:link href="https://www.wikiod.com/docs/system-verilog/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Getting started with system-verilog</title>
      <link>https://www.wikiod.com/system-verilog/getting-started-with-system-verilog/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://www.wikiod.com/system-verilog/getting-started-with-system-verilog/</guid>
      <description>Installation or Setup # In order to compile and run SystemVerilog code a tool called a simulator is needed. Most commonly, commercial tools from one of the Big Three EDA companies is used:
Cadence Incisive Mentor Graphics QuestaSim Synopsys VCS Other EDA vendors also provide simulators:
Aldec Riviera-PRO Xilinx Vivado Free and open source tools also exist, that support different subsets of the LRM:
Verilator Hello world # // File &#39;test.</description>
    </item>
    
  </channel>
</rss>
