#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 28 16:49:36 2022
# Process ID: 20140
# Current directory: C:/Users/george/Documents/local_projects/dryrun/dryrun.runs/ugv_motorEncoder_0_0_synth_1
# Command line: vivado.exe -log ugv_motorEncoder_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ugv_motorEncoder_0_0.tcl
# Log file: C:/Users/george/Documents/local_projects/dryrun/dryrun.runs/ugv_motorEncoder_0_0_synth_1/ugv_motorEncoder_0_0.vds
# Journal file: C:/Users/george/Documents/local_projects/dryrun/dryrun.runs/ugv_motorEncoder_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ugv_motorEncoder_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/george/Documents/NGCP_Embedded_SDK/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top ugv_motorEncoder_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 840.609 ; gain = 178.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ugv_motorEncoder_0_0' [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ip/ugv_motorEncoder_0_0/synth/ugv_motorEncoder_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'motorEncoder_v1_0' [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/hdl/motorEncoder_v1_0.v:4]
	Parameter RESOLUTION bound to: 12 - type: integer 
	Parameter COUNT_BOTH bound to: 0 - type: integer 
	Parameter MGM_GEAR_RATIO bound to: 1000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'motorEncoder_v1_0_S00_AXI' [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/hdl/motorEncoder_v1_0_S00_AXI.v:4]
	Parameter RESOLUTION bound to: 12 - type: integer 
	Parameter COUNT_BOTH bound to: 0 - type: integer 
	Parameter MGM_GEAR_RATIO bound to: 1000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/hdl/motorEncoder_v1_0_S00_AXI.v:367]
INFO: [Synth 8-6157] synthesizing module 'direction' [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/src/direction.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'direction' (1#1) [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/src/direction.sv:4]
INFO: [Synth 8-6157] synthesizing module 'QEI' [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/src/qei.sv:3]
	Parameter RESOLUTION bound to: 12 - type: integer 
	Parameter COUNT_BOTH bound to: 0 - type: integer 
	Parameter MGM_GEAR_RATIO bound to: 1000 - type: integer 
	Parameter T_1S bound to: 1000000000 - type: integer 
	Parameter DIVFACTOR bound to: 10 - type: integer 
	Parameter T_SAMPLE bound to: 100000000 - type: integer 
	Parameter T_CLK bound to: 10 - type: integer 
	Parameter TIMER_MAX bound to: 10000000 - type: integer 
	Parameter TIMER_INC bound to: 1 - type: integer 
	Parameter RES_FACTOR bound to: 5 - type: integer 
	Parameter DEG_PER_PULSE bound to: 30 - type: integer 
	Parameter MGM_COUNT_CAP bound to: 12000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'QEI' (2#1) [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/src/qei.sv:3]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/hdl/motorEncoder_v1_0_S00_AXI.v:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/hdl/motorEncoder_v1_0_S00_AXI.v:233]
INFO: [Synth 8-6155] done synthesizing module 'motorEncoder_v1_0_S00_AXI' (3#1) [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/hdl/motorEncoder_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'motorEncoder_v1_0' (4#1) [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ipshared/f7fc/hdl/motorEncoder_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ugv_motorEncoder_0_0' (5#1) [c:/Users/george/Documents/local_projects/dryrun/dryrun.srcs/sources_1/bd/ugv/ip/ugv_motorEncoder_0_0/synth/ugv_motorEncoder_0_0.v:57]
WARNING: [Synth 8-3331] design motorEncoder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design motorEncoder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design motorEncoder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design motorEncoder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design motorEncoder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design motorEncoder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 907.723 ; gain = 245.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 907.723 ; gain = 245.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 907.723 ; gain = 245.359
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1035.695 ; gain = 0.965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module direction 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module QEI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module motorEncoder_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ugv_motorEncoder_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design ugv_motorEncoder_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design ugv_motorEncoder_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design ugv_motorEncoder_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design ugv_motorEncoder_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design ugv_motorEncoder_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/RPM_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[31]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[30]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[29]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[28]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[27]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[26]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[25]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[24]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[23]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[21]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[20]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[19]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[18]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[17]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[16]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[15]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[13]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[12]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[11]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[10]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[9]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[8]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[7]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[6]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[5]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[4]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[3]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[2]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/motorEncoder_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/motorEncoder_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/motorEncoder_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/motorEncoder_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    56|
|2     |LUT1   |    67|
|3     |LUT2   |    58|
|4     |LUT3   |     2|
|5     |LUT4   |    33|
|6     |LUT5   |   102|
|7     |LUT6   |    42|
|8     |FDRE   |   246|
|9     |FDSE   |     6|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   612|
|2     |  inst                             |motorEncoder_v1_0         |   612|
|3     |    motorEncoder_v1_0_S00_AXI_inst |motorEncoder_v1_0_S00_AXI |   612|
|4     |      dir_i                        |direction                 |     9|
|5     |      qei_i                        |QEI                       |   513|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.695 ; gain = 245.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.695 ; gain = 373.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1052.926 ; gain = 657.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/george/Documents/local_projects/dryrun/dryrun.runs/ugv_motorEncoder_0_0_synth_1/ugv_motorEncoder_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ugv_motorEncoder_0_0, cache-ID = a8c5bfaa9ba22bbb
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/george/Documents/local_projects/dryrun/dryrun.runs/ugv_motorEncoder_0_0_synth_1/ugv_motorEncoder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ugv_motorEncoder_0_0_utilization_synth.rpt -pb ugv_motorEncoder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 16:50:12 2022...
