// Seed: 3229819225
module module_0;
  assign id_1 = 1 == 1;
  module_4 modCall_1 ();
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    input  wand id_0,
    output tri  id_1
    , id_3
);
endmodule
module module_3 (
    input  supply1 id_0,
    input  uwire   id_1,
    output supply0 id_2,
    output supply0 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_4 ();
  always @(posedge 1) $display;
  assign module_0.id_1 = 0;
  specify
    if (id_1) (negedge id_2 => (id_3 +: 1'h0)) = (id_2 && 1 != id_3, 1);
  endspecify
endmodule
