#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov  1 10:07:25 2023
# Process ID: 3468
# Current directory: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19836 C:\projects\vivado20192\ZED_AD9361_Sean_2019_2_065\soc_prj\zed_9361\zed_9361.xpr
# Log file: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/vivado.log
# Journal file: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
close [ open C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/new/top_receive.v w ]
add_files C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/new/top_receive.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {80.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20.000} CONFIG.CLKIN1_JITTER_PS {125.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKIN1_PERIOD {12.500} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.MMCM_CLKOUT1_DIVIDE {42} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {249.183} CONFIG.CLKOUT1_PHASE_ERROR {208.392} CONFIG.CLKOUT2_JITTER {285.980} CONFIG.CLKOUT2_PHASE_ERROR {208.392}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs -jobs 8 clk_wiz_1_synth_1
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_1 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.CoefficientSource {COE_File} CONFIG.Coefficient_File {c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/filter.coe} CONFIG.Sample_Frequency {40} CONFIG.Clock_Frequency {40} CONFIG.Data_Width {12} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {29} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {0,0,33}] [get_ips fir_compiler_1]
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_1] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
launch_runs -jobs 8 fir_compiler_1_synth_1
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_2 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Data_Width {12} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {12} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_generator_2]
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_2] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
launch_runs -jobs 8 fifo_generator_2_synth_1
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_2]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_2] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -no_script -sync -force -quiet
reset_run fifo_generator_2_synth_1
launch_runs -jobs 8 fifo_generator_2_synth_1
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Reset_Pin {false} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_2]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_2] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -no_script -sync -force -quiet
reset_run fifo_generator_2_synth_1
launch_runs -jobs 8 fifo_generator_2_synth_1
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_3 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {16} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_3]
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_3] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
launch_runs -jobs 8 fifo_generator_3_synth_1
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {80} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.CLKIN1_JITTER_PS {125.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKIN1_PERIOD {12.500} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.CLKOUT1_JITTER {249.183} CONFIG.CLKOUT1_PHASE_ERROR {208.392}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips clk_wiz_1]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
reset_run clk_wiz_1_synth_1
launch_runs -jobs 8 clk_wiz_1_synth_1
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
