# Verilog-Record
These projects are my homework. If you have any suggestion, feel free to contact me. 
