Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Jan 19 17:20:30 2019
| Host         : JMP-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 471 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.665        0.000                      0                 2914        0.029        0.000                      0                 2914        3.000        0.000                       0                   477  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100Mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12M         59.665        0.000                      0                 2904        0.205        0.000                      0                 2904       41.167        0.000                       0                   473  
  clkfbout_clk_12M                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_12M_1       59.676        0.000                      0                 2904        0.205        0.000                      0                 2904       41.167        0.000                       0                   473  
  clkfbout_clk_12M_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12M_1  clk_out1_clk_12M         59.665        0.000                      0                 2904        0.029        0.000                      0                 2904  
clk_out1_clk_12M    clk_out1_clk_12M_1       59.665        0.000                      0                 2904        0.029        0.000                      0                 2904  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M         79.972        0.000                      0                   10        0.991        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M         79.972        0.000                      0                   10        0.815        0.000                      0                   10  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M_1       79.972        0.000                      0                   10        0.815        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M_1       79.983        0.000                      0                   10        0.991        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       59.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.665ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        23.071ns  (logic 0.828ns (3.589%)  route 22.243ns (96.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        19.175    22.149    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                 59.665    

Slack (MET) :             60.165ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        22.570ns  (logic 0.828ns (3.669%)  route 21.742ns (96.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.673    21.648    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                 60.165    

Slack (MET) :             60.204ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        22.526ns  (logic 0.828ns (3.676%)  route 21.698ns (96.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.630    21.604    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.808    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                 60.204    

Slack (MET) :             60.714ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        22.011ns  (logic 0.828ns (3.762%)  route 21.183ns (96.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.115    21.089    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 60.714    

Slack (MET) :             60.812ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        21.908ns  (logic 0.828ns (3.780%)  route 21.080ns (96.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.011    20.986    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.797    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -20.986    
  -------------------------------------------------------------------
                         slack                                 60.812    

Slack (MET) :             61.333ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 0.828ns (3.871%)  route 20.564ns (96.129%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.496    20.470    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -20.470    
  -------------------------------------------------------------------
                         slack                                 61.333    

Slack (MET) :             61.382ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        21.349ns  (logic 0.828ns (3.878%)  route 20.521ns (96.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.453    20.427    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.809    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.809    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                 61.382    

Slack (MET) :             61.900ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        20.834ns  (logic 0.828ns (3.974%)  route 20.006ns (96.026%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.938    19.912    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                 61.900    

Slack (MET) :             61.945ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        20.791ns  (logic 0.828ns (3.983%)  route 19.963ns (96.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.895    19.869    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                 61.945    

Slack (MET) :             62.286ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        20.274ns  (logic 0.828ns (4.084%)  route 19.446ns (95.916%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.378    19.352    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.346    
                         clock uncertainty           -0.176    82.170    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.638    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.638    
                         arrival time                         -19.352    
  -------------------------------------------------------------------
                         slack                                 62.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.569    -0.595    U_AI/U_MICRO/clk_out1
    SLICE_X67Y99         FDCE                                         r  U_AI/U_MICRO/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_MICRO/dato1_reg[6]/Q
                         net (fo=3, routed)           0.152    -0.302    U_AI/U_MICRO/dato1[6]
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  U_AI/U_MICRO/MEM_i_23/O
                         net (fo=17, routed)          0.000    -0.257    U_AI/U_MICRO/D[6]
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.841    -0.832    U_AI/U_MICRO/clk_out1
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X66Y99         FDCE (Hold_fdce_C_D)         0.120    -0.462    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ADDR/last_record_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.727%)  route 0.153ns (42.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.562    -0.602    ADDR/CLK
    SLICE_X58Y86         FDCE                                         r  ADDR/last_record_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  ADDR/last_record_reg_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.285    ADDR/last_record_reg[1]
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  ADDR/MEM_i_20/O
                         net (fo=129, routed)         0.000    -0.240    ADDR/D[1]
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.833    -0.840    ADDR/CLK
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.120    -0.466    ADDR/address_standby_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.168    -0.287    FILTR/FIR/R3/D[5]
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R3/CLK
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.514    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X68Y95         FDCE                                         r  FILTR/CTRL/x2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/CTRL/x2_reg_reg[4]/Q
                         net (fo=2, routed)           0.148    -0.307    FILTR/CTRL/x2_reg[4]
    SLICE_X69Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  FILTR/CTRL/x3_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/x3_reg[4]_i_1_n_0
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X69Y95         FDCE (Hold_fdce_C_D)         0.091    -0.492    FILTR/CTRL/x3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.780%)  route 0.180ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.260    ADDR/last_address_reg[0]
    SLICE_X56Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  ADDR/last_record_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    ADDR/p_1_in[0]
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.830    -0.843    ADDR/CLK
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.448    ADDR/last_record_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.382%)  route 0.162ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    FILTR/FIR/R2/D[7]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.072    -0.508    FILTR/FIR/R2/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.860%)  route 0.180ns (49.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X53Y90         FDCE                                         r  ADDR/last_address_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/last_address_reg_reg[18]/Q
                         net (fo=6, routed)           0.180    -0.281    ADDR/last_address_reg[18]
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ADDR/last_record_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    ADDR/p_1_in[18]
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.834    -0.839    ADDR/CLK
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X57Y91         FDCE (Hold_fdce_C_D)         0.092    -0.472    ADDR/last_record_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.276    FILTR/FIR/R2/D[5]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.066    -0.514    FILTR/FIR/R2/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.972%)  route 0.171ns (45.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[6]/Q
                         net (fo=6, routed)           0.171    -0.268    ADDR/last_address_reg[6]
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.223 r  ADDR/last_record_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ADDR/p_1_in[6]
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.832    -0.841    ADDR/CLK
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.120    -0.466    ADDR/last_record_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.729%)  route 0.121ns (34.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  FILTR/CTRL/x3_reg_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.347    FILTR/CTRL/x3_reg[1]
    SLICE_X64Y93         LUT2 (Prop_lut2_I0_O)        0.104    -0.243 r  FILTR/CTRL/x4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    FILTR/CTRL/x4_reg[1]_i_1_n_0
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.107    -0.489    FILTR/CTRL/x4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y29     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y13     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y19     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y12     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y27     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y91     ADDR/address_standby_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y89     ADDR/address_standby_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y89     ADDR/address_standby_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y90     ADDR/address_standby_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y90     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y89     ADDR/address_standby_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y91     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     ADDR/address_standby_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     ADDR/address_standby_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y89     ADDR/address_standby_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y88     ADDR/address_standby_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     ADDR/address_standby_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     ADDR/address_standby_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y85     ADDR/address_standby_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y86     ADDR/last_address_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y86     ADDR/last_address_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M
  To Clock:  clkfbout_clk_12M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       59.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.676ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        23.071ns  (logic 0.828ns (3.589%)  route 22.243ns (96.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        19.175    22.149    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.825    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                 59.676    

Slack (MET) :             60.176ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        22.570ns  (logic 0.828ns (3.669%)  route 21.742ns (96.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.673    21.648    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.166    82.355    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.823    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                 60.176    

Slack (MET) :             60.215ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        22.526ns  (logic 0.828ns (3.676%)  route 21.698ns (96.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.630    21.604    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.166    82.351    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.819    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.819    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                 60.215    

Slack (MET) :             60.725ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        22.011ns  (logic 0.828ns (3.762%)  route 21.183ns (96.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.115    21.089    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 60.725    

Slack (MET) :             60.823ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        21.908ns  (logic 0.828ns (3.780%)  route 21.080ns (96.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.011    20.986    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.166    82.340    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.808    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -20.986    
  -------------------------------------------------------------------
                         slack                                 60.823    

Slack (MET) :             61.344ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 0.828ns (3.871%)  route 20.564ns (96.129%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.496    20.470    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -20.470    
  -------------------------------------------------------------------
                         slack                                 61.344    

Slack (MET) :             61.393ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        21.349ns  (logic 0.828ns (3.878%)  route 20.521ns (96.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.453    20.427    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.820    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                 61.393    

Slack (MET) :             61.911ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        20.834ns  (logic 0.828ns (3.974%)  route 20.006ns (96.026%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.938    19.912    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.166    82.355    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.823    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.823    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                 61.911    

Slack (MET) :             61.956ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        20.791ns  (logic 0.828ns (3.983%)  route 19.963ns (96.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.895    19.869    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.825    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                 61.956    

Slack (MET) :             62.297ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        20.274ns  (logic 0.828ns (4.084%)  route 19.446ns (95.916%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.378    19.352    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.346    
                         clock uncertainty           -0.166    82.181    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.649    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.649    
                         arrival time                         -19.352    
  -------------------------------------------------------------------
                         slack                                 62.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.569    -0.595    U_AI/U_MICRO/clk_out1
    SLICE_X67Y99         FDCE                                         r  U_AI/U_MICRO/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_MICRO/dato1_reg[6]/Q
                         net (fo=3, routed)           0.152    -0.302    U_AI/U_MICRO/dato1[6]
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  U_AI/U_MICRO/MEM_i_23/O
                         net (fo=17, routed)          0.000    -0.257    U_AI/U_MICRO/D[6]
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.841    -0.832    U_AI/U_MICRO/clk_out1
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
    SLICE_X66Y99         FDCE (Hold_fdce_C_D)         0.120    -0.462    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ADDR/last_record_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.727%)  route 0.153ns (42.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.562    -0.602    ADDR/CLK
    SLICE_X58Y86         FDCE                                         r  ADDR/last_record_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  ADDR/last_record_reg_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.285    ADDR/last_record_reg[1]
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  ADDR/MEM_i_20/O
                         net (fo=129, routed)         0.000    -0.240    ADDR/D[1]
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.833    -0.840    ADDR/CLK
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.120    -0.466    ADDR/address_standby_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.168    -0.287    FILTR/FIR/R3/D[5]
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R3/CLK
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.514    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X68Y95         FDCE                                         r  FILTR/CTRL/x2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/CTRL/x2_reg_reg[4]/Q
                         net (fo=2, routed)           0.148    -0.307    FILTR/CTRL/x2_reg[4]
    SLICE_X69Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  FILTR/CTRL/x3_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/x3_reg[4]_i_1_n_0
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X69Y95         FDCE (Hold_fdce_C_D)         0.091    -0.492    FILTR/CTRL/x3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.780%)  route 0.180ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.260    ADDR/last_address_reg[0]
    SLICE_X56Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  ADDR/last_record_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    ADDR/p_1_in[0]
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.830    -0.843    ADDR/CLK
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.448    ADDR/last_record_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.382%)  route 0.162ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    FILTR/FIR/R2/D[7]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.072    -0.508    FILTR/FIR/R2/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.860%)  route 0.180ns (49.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X53Y90         FDCE                                         r  ADDR/last_address_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/last_address_reg_reg[18]/Q
                         net (fo=6, routed)           0.180    -0.281    ADDR/last_address_reg[18]
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ADDR/last_record_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    ADDR/p_1_in[18]
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.834    -0.839    ADDR/CLK
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X57Y91         FDCE (Hold_fdce_C_D)         0.092    -0.472    ADDR/last_record_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.276    FILTR/FIR/R2/D[5]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.066    -0.514    FILTR/FIR/R2/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.972%)  route 0.171ns (45.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[6]/Q
                         net (fo=6, routed)           0.171    -0.268    ADDR/last_address_reg[6]
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.223 r  ADDR/last_record_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ADDR/p_1_in[6]
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.832    -0.841    ADDR/CLK
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/C
                         clock pessimism              0.255    -0.586    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.120    -0.466    ADDR/last_record_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.729%)  route 0.121ns (34.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  FILTR/CTRL/x3_reg_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.347    FILTR/CTRL/x3_reg[1]
    SLICE_X64Y93         LUT2 (Prop_lut2_I0_O)        0.104    -0.243 r  FILTR/CTRL/x4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    FILTR/CTRL/x4_reg[1]_i_1_n_0
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.107    -0.489    FILTR/CTRL/x4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y25     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y29     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y13     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y19     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y12     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y27     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y91     ADDR/address_standby_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y89     ADDR/address_standby_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y89     ADDR/address_standby_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y90     ADDR/address_standby_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y90     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y89     ADDR/address_standby_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y91     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     ADDR/address_standby_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     ADDR/address_standby_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y89     ADDR/address_standby_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y88     ADDR/address_standby_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y91     ADDR/address_standby_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     ADDR/address_standby_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     ADDR/address_standby_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y85     ADDR/address_standby_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y86     ADDR/last_address_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y86     ADDR/last_address_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M_1
  To Clock:  clkfbout_clk_12M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       59.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.665ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        23.071ns  (logic 0.828ns (3.589%)  route 22.243ns (96.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        19.175    22.149    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                 59.665    

Slack (MET) :             60.165ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        22.570ns  (logic 0.828ns (3.669%)  route 21.742ns (96.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.673    21.648    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                 60.165    

Slack (MET) :             60.204ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        22.526ns  (logic 0.828ns (3.676%)  route 21.698ns (96.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.630    21.604    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.808    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                 60.204    

Slack (MET) :             60.714ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        22.011ns  (logic 0.828ns (3.762%)  route 21.183ns (96.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.115    21.089    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 60.714    

Slack (MET) :             60.812ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        21.908ns  (logic 0.828ns (3.780%)  route 21.080ns (96.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.011    20.986    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.797    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -20.986    
  -------------------------------------------------------------------
                         slack                                 60.812    

Slack (MET) :             61.333ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 0.828ns (3.871%)  route 20.564ns (96.129%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.496    20.470    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -20.470    
  -------------------------------------------------------------------
                         slack                                 61.333    

Slack (MET) :             61.382ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        21.349ns  (logic 0.828ns (3.878%)  route 20.521ns (96.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.453    20.427    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.809    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.809    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                 61.382    

Slack (MET) :             61.900ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        20.834ns  (logic 0.828ns (3.974%)  route 20.006ns (96.026%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.938    19.912    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                 61.900    

Slack (MET) :             61.945ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        20.791ns  (logic 0.828ns (3.983%)  route 19.963ns (96.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.895    19.869    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                 61.945    

Slack (MET) :             62.286ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        20.274ns  (logic 0.828ns (4.084%)  route 19.446ns (95.916%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.378    19.352    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.346    
                         clock uncertainty           -0.176    82.170    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.638    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.638    
                         arrival time                         -19.352    
  -------------------------------------------------------------------
                         slack                                 62.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.569    -0.595    U_AI/U_MICRO/clk_out1
    SLICE_X67Y99         FDCE                                         r  U_AI/U_MICRO/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_MICRO/dato1_reg[6]/Q
                         net (fo=3, routed)           0.152    -0.302    U_AI/U_MICRO/dato1[6]
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  U_AI/U_MICRO/MEM_i_23/O
                         net (fo=17, routed)          0.000    -0.257    U_AI/U_MICRO/D[6]
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.841    -0.832    U_AI/U_MICRO/clk_out1
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X66Y99         FDCE (Hold_fdce_C_D)         0.120    -0.286    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADDR/last_record_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.727%)  route 0.153ns (42.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.562    -0.602    ADDR/CLK
    SLICE_X58Y86         FDCE                                         r  ADDR/last_record_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  ADDR/last_record_reg_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.285    ADDR/last_record_reg[1]
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  ADDR/MEM_i_20/O
                         net (fo=129, routed)         0.000    -0.240    ADDR/D[1]
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.833    -0.840    ADDR/CLK
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.120    -0.290    ADDR/address_standby_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.168    -0.287    FILTR/FIR/R3/D[5]
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R3/CLK
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.338    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X68Y95         FDCE                                         r  FILTR/CTRL/x2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/CTRL/x2_reg_reg[4]/Q
                         net (fo=2, routed)           0.148    -0.307    FILTR/CTRL/x2_reg[4]
    SLICE_X69Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  FILTR/CTRL/x3_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/x3_reg[4]_i_1_n_0
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X69Y95         FDCE (Hold_fdce_C_D)         0.091    -0.316    FILTR/CTRL/x3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.780%)  route 0.180ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.260    ADDR/last_address_reg[0]
    SLICE_X56Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  ADDR/last_record_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    ADDR/p_1_in[0]
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.830    -0.843    ADDR/CLK
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.176    -0.392    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.272    ADDR/last_record_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.382%)  route 0.162ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    FILTR/FIR/R2/D[7]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.072    -0.332    FILTR/FIR/R2/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.860%)  route 0.180ns (49.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X53Y90         FDCE                                         r  ADDR/last_address_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/last_address_reg_reg[18]/Q
                         net (fo=6, routed)           0.180    -0.281    ADDR/last_address_reg[18]
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ADDR/last_record_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    ADDR/p_1_in[18]
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.834    -0.839    ADDR/CLK
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X57Y91         FDCE (Hold_fdce_C_D)         0.092    -0.296    ADDR/last_record_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.276    FILTR/FIR/R2/D[5]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.066    -0.338    FILTR/FIR/R2/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.972%)  route 0.171ns (45.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[6]/Q
                         net (fo=6, routed)           0.171    -0.268    ADDR/last_address_reg[6]
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.223 r  ADDR/last_record_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ADDR/p_1_in[6]
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.832    -0.841    ADDR/CLK
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.120    -0.290    ADDR/last_record_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.729%)  route 0.121ns (34.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  FILTR/CTRL/x3_reg_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.347    FILTR/CTRL/x3_reg[1]
    SLICE_X64Y93         LUT2 (Prop_lut2_I0_O)        0.104    -0.243 r  FILTR/CTRL/x4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    FILTR/CTRL/x4_reg[1]_i_1_n_0
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.176    -0.420    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.107    -0.313    FILTR/CTRL/x4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       59.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.665ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        23.071ns  (logic 0.828ns (3.589%)  route 22.243ns (96.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        19.175    22.149    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                 59.665    

Slack (MET) :             60.165ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        22.570ns  (logic 0.828ns (3.669%)  route 21.742ns (96.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.673    21.648    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                 60.165    

Slack (MET) :             60.204ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        22.526ns  (logic 0.828ns (3.676%)  route 21.698ns (96.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.630    21.604    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.715    82.028    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.808    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                 60.204    

Slack (MET) :             60.714ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        22.011ns  (logic 0.828ns (3.762%)  route 21.183ns (96.238%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.115    21.089    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 60.714    

Slack (MET) :             60.812ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        21.908ns  (logic 0.828ns (3.780%)  route 21.080ns (96.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        18.011    20.986    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.704    82.017    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.797    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -20.986    
  -------------------------------------------------------------------
                         slack                                 60.812    

Slack (MET) :             61.333ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 0.828ns (3.871%)  route 20.564ns (96.129%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.496    20.470    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.710    82.023    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -20.470    
  -------------------------------------------------------------------
                         slack                                 61.333    

Slack (MET) :             61.382ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        21.349ns  (logic 0.828ns (3.878%)  route 20.521ns (96.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        17.453    20.427    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.716    82.029    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.809    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.809    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                 61.382    

Slack (MET) :             61.900ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        20.834ns  (logic 0.828ns (3.974%)  route 20.006ns (96.026%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.938    19.912    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                 61.900    

Slack (MET) :             61.945ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        20.791ns  (logic 0.828ns (3.983%)  route 19.963ns (96.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.895    19.869    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.721    82.034    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.814    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                 61.945    

Slack (MET) :             62.286ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        20.274ns  (logic 0.828ns (4.084%)  route 19.446ns (95.916%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.618    -0.922    U_AI/U_MICRO/clk_out1
    SLICE_X71Y100        FDCE                                         r  U_AI/U_MICRO/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  U_AI/U_MICRO/cuenta_reg_reg[0]/Q
                         net (fo=13, routed)          1.622     1.155    U_AI/U_MICRO/cuenta_reg[0]
    SLICE_X70Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.279 f  U_AI/U_MICRO/MEM_i_36/O
                         net (fo=2, routed)           0.813     2.092    U_AI/U_MICRO/MEM_i_36_n_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  U_AI/U_MICRO/MEM_i_33/O
                         net (fo=2, routed)           0.634     2.850    U_AI/U_MICRO/MEM_i_33_n_0
    SLICE_X68Y98         LUT3 (Prop_lut3_I0_O)        0.124     2.974 r  U_AI/U_MICRO/MEM_i_30/O
                         net (fo=189, routed)        16.378    19.352    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.545    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.346    
                         clock uncertainty           -0.176    82.170    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.638    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.638    
                         arrival time                         -19.352    
  -------------------------------------------------------------------
                         slack                                 62.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.569    -0.595    U_AI/U_MICRO/clk_out1
    SLICE_X67Y99         FDCE                                         r  U_AI/U_MICRO/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_MICRO/dato1_reg[6]/Q
                         net (fo=3, routed)           0.152    -0.302    U_AI/U_MICRO/dato1[6]
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  U_AI/U_MICRO/MEM_i_23/O
                         net (fo=17, routed)          0.000    -0.257    U_AI/U_MICRO/D[6]
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.841    -0.832    U_AI/U_MICRO/clk_out1
    SLICE_X66Y99         FDCE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.176    -0.406    
    SLICE_X66Y99         FDCE (Hold_fdce_C_D)         0.120    -0.286    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADDR/last_record_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.727%)  route 0.153ns (42.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.562    -0.602    ADDR/CLK
    SLICE_X58Y86         FDCE                                         r  ADDR/last_record_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  ADDR/last_record_reg_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.285    ADDR/last_record_reg[1]
    SLICE_X58Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  ADDR/MEM_i_20/O
                         net (fo=129, routed)         0.000    -0.240    ADDR/D[1]
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.833    -0.840    ADDR/CLK
    SLICE_X58Y87         FDCE                                         r  ADDR/address_standby_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.120    -0.290    ADDR/address_standby_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FILTR/FIR/R2/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R3/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R2/reg_signal_reg[5]/Q
                         net (fo=2, routed)           0.168    -0.287    FILTR/FIR/R3/D[5]
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R3/CLK
    SLICE_X65Y95         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.338    FILTR/FIR/R3/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x2_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x3_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X68Y95         FDCE                                         r  FILTR/CTRL/x2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/CTRL/x2_reg_reg[4]/Q
                         net (fo=2, routed)           0.148    -0.307    FILTR/CTRL/x2_reg[4]
    SLICE_X69Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  FILTR/CTRL/x3_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    FILTR/CTRL/x3_reg[4]_i_1_n_0
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X69Y95         FDCE                                         r  FILTR/CTRL/x3_reg_reg[4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X69Y95         FDCE (Hold_fdce_C_D)         0.091    -0.316    FILTR/CTRL/x3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.780%)  route 0.180ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.260    ADDR/last_address_reg[0]
    SLICE_X56Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  ADDR/last_record_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    ADDR/p_1_in[0]
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.830    -0.843    ADDR/CLK
    SLICE_X56Y86         FDCE                                         r  ADDR/last_record_reg_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.176    -0.392    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.272    ADDR/last_record_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.382%)  route 0.162ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    FILTR/FIR/R2/D[7]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[7]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.072    -0.332    FILTR/FIR/R2/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.860%)  route 0.180ns (49.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X53Y90         FDCE                                         r  ADDR/last_address_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/last_address_reg_reg[18]/Q
                         net (fo=6, routed)           0.180    -0.281    ADDR/last_address_reg[18]
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ADDR/last_record_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    ADDR/p_1_in[18]
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.834    -0.839    ADDR/CLK
    SLICE_X57Y91         FDCE                                         r  ADDR/last_record_reg_reg[18]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X57Y91         FDCE (Hold_fdce_C_D)         0.092    -0.296    ADDR/last_record_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FILTR/FIR/R1/reg_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R2/reg_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.567    -0.597    FILTR/FIR/R1/CLK
    SLICE_X66Y92         FDCE                                         r  FILTR/FIR/R1/reg_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  FILTR/FIR/R1/reg_signal_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.276    FILTR/FIR/R2/D[5]
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/FIR/R2/CLK
    SLICE_X65Y93         FDCE                                         r  FILTR/FIR/R2/reg_signal_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.066    -0.338    FILTR/FIR/R2/reg_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ADDR/last_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/last_record_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.972%)  route 0.171ns (45.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.561    -0.603    ADDR/CLK
    SLICE_X54Y87         FDCE                                         r  ADDR/last_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  ADDR/last_address_reg_reg[6]/Q
                         net (fo=6, routed)           0.171    -0.268    ADDR/last_address_reg[6]
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.223 r  ADDR/last_record_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ADDR/p_1_in[6]
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.832    -0.841    ADDR/CLK
    SLICE_X54Y88         FDCE                                         r  ADDR/last_record_reg_reg[6]/C
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.120    -0.290    ADDR/last_record_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FILTR/CTRL/x3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/CTRL/x4_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.729%)  route 0.121ns (34.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.568    -0.596    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  FILTR/CTRL/x3_reg_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.347    FILTR/CTRL/x3_reg[1]
    SLICE_X64Y93         LUT2 (Prop_lut2_I0_O)        0.104    -0.243 r  FILTR/CTRL/x4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    FILTR/CTRL/x4_reg[1]_i_1_n_0
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.840    -0.833    FILTR/CTRL/CLK
    SLICE_X64Y93         FDCE                                         r  FILTR/CTRL/x4_reg_reg[1]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.176    -0.420    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.107    -0.313    FILTR/CTRL/x4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.972ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.845    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.845    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 79.972    

Slack (MET) :             79.994ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.800    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.800    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 79.994    

Slack (MET) :             80.014ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.887    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.887    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 80.014    

Slack (MET) :             80.038ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.361    81.844    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.038    

Slack (MET) :             80.080ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.886    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.080    

Slack (MET) :             80.080ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.886    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.080    

Slack (MET) :             80.139ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X61Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.799    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.139    

Slack (MET) :             80.183ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.843    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.843    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.183    

Slack (MET) :             80.225ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.885    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.225    

Slack (MET) :             80.225ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.885    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X61Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X61Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  1.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.972ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.845    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.845    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 79.972    

Slack (MET) :             79.994ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.800    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.800    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 79.994    

Slack (MET) :             80.014ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.887    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.887    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 80.014    

Slack (MET) :             80.038ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.361    81.844    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.038    

Slack (MET) :             80.080ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.886    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.080    

Slack (MET) :             80.080ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.886    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.080    

Slack (MET) :             80.139ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X61Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.799    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.139    

Slack (MET) :             80.183ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.843    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.843    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.183    

Slack (MET) :             80.225ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.885    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.225    

Slack (MET) :             80.225ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.885    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X61Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X61Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.936    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.972ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.845    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.845    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 79.972    

Slack (MET) :             79.994ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.800    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.800    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 79.994    

Slack (MET) :             80.014ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.887    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.887    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 80.014    

Slack (MET) :             80.038ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.361    81.844    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.844    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.038    

Slack (MET) :             80.080ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.886    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.080    

Slack (MET) :             80.080ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.886    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.080    

Slack (MET) :             80.139ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X61Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.799    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.139    

Slack (MET) :             80.183ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.843    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.843    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.183    

Slack (MET) :             80.225ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.885    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.225    

Slack (MET) :             80.225ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.885    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X61Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X61Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.936    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.983ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.166    82.217    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.856    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.856    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 79.983    

Slack (MET) :             80.005ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.166    82.216    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405    81.811    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.811    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.005    

Slack (MET) :             80.025ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.799%)  route 2.209ns (79.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.042     1.873    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.510    81.823    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.166    82.217    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.898    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 80.025    

Slack (MET) :             80.049ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.166    82.216    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.361    81.855    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.855    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.049    

Slack (MET) :             80.091ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.166    82.216    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.897    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.091    

Slack (MET) :             80.091ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.580ns (21.308%)  route 2.142ns (78.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.975     1.806    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.509    81.822    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.166    82.216    
    SLICE_X60Y93         FDCE (Recov_fdce_C_CLR)     -0.319    81.897    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 80.091    

Slack (MET) :             80.150ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.166    82.215    
    SLICE_X61Y92         FDCE (Recov_fdce_C_CLR)     -0.405    81.810    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.810    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.150    

Slack (MET) :             80.194ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.166    82.215    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.361    81.854    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.854    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.194    

Slack (MET) :             80.236ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.166    82.215    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.896    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.236    

Slack (MET) :             80.236ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.580ns (22.514%)  route 1.996ns (77.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.624    -0.916    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          1.167     0.707    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.124     0.831 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.829     1.661    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         1.508    81.821    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.166    82.215    
    SLICE_X60Y92         FDCE (Recov_fdce_C_CLR)     -0.319    81.896    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                 80.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X60Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X60Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.310%)  route 0.777ns (80.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.326     0.362    U_AI/U_PWM/AR[0]
    SLICE_X61Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.836    -0.837    U_AI/U_PWM/clk_out1
    SLICE_X61Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X61Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X60Y93         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X60Y93         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.163%)  route 0.838ns (81.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.387     0.423    U_AI/U_PWM/AR[0]
    SLICE_X61Y93         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.837    -0.836    U_AI/U_PWM/clk_out1
    SLICE_X61Y93         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X61Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.118%)  route 0.901ns (82.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.563    -0.601    ADDR/CLK
    SLICE_X55Y91         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=25, routed)          0.451    -0.009    ADDR/playing_s
    SLICE_X59Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.036 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.450     0.485    U_AI/U_PWM/AR[0]
    SLICE_X62Y92         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=471, routed)         0.838    -0.835    U_AI/U_PWM/clk_out1
    SLICE_X62Y92         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  1.113    





