****************************************
Report : library
Library: d_cells_hdll
Version: P-2019.03
Date   : Wed Jul  7 15:59:38 2021
****************************************

Full name: /home/aparlane/fiuba_thesis/hdl/synth_pnr/lib_prep/work/d_cells_hdll.ndm:d_cells_hdll
File name: /home/aparlane/fiuba_thesis/hdl/synth_pnr/lib_prep/work/d_cells_hdll.ndm
Design count: 769

--------------------------------------------------------------------------------
** Timing Data:

Power rails:

Index  Name        Type
  0    <default>   power
  1    vddInt      power
  2    gndCommon   ground

Pane count: 8

Pane 0:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.62
  Voltage for rail 1 (vddInt): 1.62
  Voltage for rail 2 (gndCommon): 0
  Temperature: 150

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_slow_1_62V_150C.db



Pane 1:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.62
  Voltage for rail 1 (vddInt): 1.62
  Voltage for rail 2 (gndCommon): 0
  Temperature: 175

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_slow_1_62V_175C.db



Pane 2:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.98
  Voltage for rail 1 (vddInt): 1.98
  Voltage for rail 2 (gndCommon): 0
  Temperature: -40

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_fast_1_98V_m40C.db



Pane 3:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.62
  Voltage for rail 1 (vddInt): 1.62
  Voltage for rail 2 (gndCommon): 0
  Temperature: 85

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_slow_1_62V_85C.db



Pane 4:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.98
  Voltage for rail 1 (vddInt): 1.98
  Voltage for rail 2 (gndCommon): 0
  Temperature: 0

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_fast_1_98V_0C.db



Pane 5:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.62
  Voltage for rail 1 (vddInt): 1.62
  Voltage for rail 2 (gndCommon): 0
  Temperature: -40

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_slow_1_62V_m40C.db



Pane 6:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.8
  Voltage for rail 1 (vddInt): 1.8
  Voltage for rail 2 (gndCommon): 0
  Temperature: 25

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_typ_1_80V_25C.db



Pane 7:
  Process label: (none)
  Process number: 1
  Voltage rail count: 3
  Voltage for rail 0 (<default>): 1.62
  Voltage for rail 1 (vddInt): 1.62
  Voltage for rail 2 (gndCommon): 0
  Temperature: 125

  Thresholds:
    r/f InputDelay: 0.5/0.5  r/f OutputDelay: 0.5/0.5
    l/h RiseTrans:  0.2/0.8  h/l FallTrans:   0.8/0.2
    TransDerate:    1

  Source .db file:
    /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/diglibs/D_CELLS_HDLL/v2_1/liberty_LPMOS/v2_1_1/PVT_1_80V_range/D_CELLS_HDLL_LPMOS_slow_1_62V_125C.db




Source .db libraries:
  D_CELLS_HDLL_LPMOS_slow_1_62V_150C.db:D_CELLS_HDLL_LPMOS_slow_1_62V_150C
  D_CELLS_HDLL_LPMOS_slow_1_62V_175C.db:D_CELLS_HDLL_LPMOS_slow_1_62V_175C
  D_CELLS_HDLL_LPMOS_fast_1_98V_m40C.db:D_CELLS_HDLL_LPMOS_fast_1_98V_m40C
  D_CELLS_HDLL_LPMOS_slow_1_62V_85C.db:D_CELLS_HDLL_LPMOS_slow_1_62V_85C
  D_CELLS_HDLL_LPMOS_fast_1_98V_0C.db:D_CELLS_HDLL_LPMOS_fast_1_98V_0C
  D_CELLS_HDLL_LPMOS_slow_1_62V_m40C.db:D_CELLS_HDLL_LPMOS_slow_1_62V_m40C
  D_CELLS_HDLL_LPMOS_typ_1_80V_25C.db:D_CELLS_HDLL_LPMOS_typ_1_80V_25C
  D_CELLS_HDLL_LPMOS_slow_1_62V_125C.db:D_CELLS_HDLL_LPMOS_slow_1_62V_125C


Operating Conditions:

   Name                 Process   Label                Temp      Voltage   Original DB Name     Original DB Filename
   --------------------------------------------------------------------------------------------------------------------------------------
   slow_1_62V_150C      1.00      (none)               150.00    1.62      D_CELLS_HDLL_LPMOS_slow_1_62V_150C D_CELLS_HDLL_LPMOS_slow_1_62V_150C.db
   slow_1_62V_175C      1.00      (none)               175.00    1.62      D_CELLS_HDLL_LPMOS_slow_1_62V_175C D_CELLS_HDLL_LPMOS_slow_1_62V_175C.db
   fast_1_98V_m40C      1.00      (none)               -40.00    1.98      D_CELLS_HDLL_LPMOS_fast_1_98V_m40C D_CELLS_HDLL_LPMOS_fast_1_98V_m40C.db
   slow_1_62V_85C       1.00      (none)               85.00     1.62      D_CELLS_HDLL_LPMOS_slow_1_62V_85C D_CELLS_HDLL_LPMOS_slow_1_62V_85C.db
   fast_1_98V_0C        1.00      (none)               0.00      1.98      D_CELLS_HDLL_LPMOS_fast_1_98V_0C D_CELLS_HDLL_LPMOS_fast_1_98V_0C.db
   slow_1_62V_m40C      1.00      (none)               -40.00    1.62      D_CELLS_HDLL_LPMOS_slow_1_62V_m40C D_CELLS_HDLL_LPMOS_slow_1_62V_m40C.db
   typ_1_80V_25C        1.00      (none)               25.00     1.80      D_CELLS_HDLL_LPMOS_typ_1_80V_25C D_CELLS_HDLL_LPMOS_typ_1_80V_25C.db
   slow_1_62V_125C      1.00      (none)               125.00    1.62      D_CELLS_HDLL_LPMOS_slow_1_62V_125C D_CELLS_HDLL_LPMOS_slow_1_62V_125C.db


Lib Cell  Attrs    #  Arc Sense/Type        From       To         When       NLDM Status
------------------------------------------------------------------------------------------
AN211HDLLX0        0  negative_unate        A          Q                     complete (32)
AN211HDLLX0        1  negative_unate        B          Q                     complete (32)
AN211HDLLX0        2  negative_unate        C          Q                     complete (32)
AN211HDLLX0        3  negative_unate        C          Q          !A*B*!D    complete (32)
AN211HDLLX0        4  negative_unate        C          Q          A*!B*!D    complete (32)
AN211HDLLX0        5  negative_unate        D          Q                     complete (32)
AN211HDLLX0        6  negative_unate        D          Q          !A*B*!C    complete (32)
AN211HDLLX0        7  negative_unate        D          Q          A*!B*!C    complete (32)

AN211HDLLX1        0  negative_unate        A          Q                     complete (32)
AN211HDLLX1        1  negative_unate        B          Q                     complete (32)
AN211HDLLX1        2  negative_unate        C          Q                     complete (32)
AN211HDLLX1        3  negative_unate        C          Q          !A*B*!D    complete (32)
AN211HDLLX1        4  negative_unate        C          Q          A*!B*!D    complete (32)
AN211HDLLX1        5  negative_unate        D          Q                     complete (32)
AN211HDLLX1        6  negative_unate        D          Q          !A*B*!C    complete (32)
AN211HDLLX1        7  negative_unate        D          Q          A*!B*!C    complete (32)

AN211HDLLX2        0  negative_unate        A          Q                     complete (32)
AN211HDLLX2        1  negative_unate        B          Q                     complete (32)
AN211HDLLX2        2  negative_unate        C          Q                     complete (32)
AN211HDLLX2        3  negative_unate        C          Q          !A*B*!D    complete (32)
AN211HDLLX2        4  negative_unate        C          Q          A*!B*!D    complete (32)
AN211HDLLX2        5  negative_unate        D          Q                     complete (32)
AN211HDLLX2        6  negative_unate        D          Q          !A*B*!C    complete (32)
AN211HDLLX2        7  negative_unate        D          Q          A*!B*!C    complete (32)

AN211HDLLX4        0  negative_unate        A          Q                     complete (32)
AN211HDLLX4        1  negative_unate        B          Q                     complete (32)
AN211HDLLX4        2  negative_unate        C          Q                     complete (32)
AN211HDLLX4        3  negative_unate        C          Q          !A*B*!D    complete (32)
AN211HDLLX4        4  negative_unate        C          Q          A*!B*!D    complete (32)
AN211HDLLX4        5  negative_unate        D          Q                     complete (32)
AN211HDLLX4        6  negative_unate        D          Q          !A*B*!C    complete (32)
AN211HDLLX4        7  negative_unate        D          Q          A*!B*!C    complete (32)

AN21HDLLX0         0  negative_unate        A          Q                     complete (32)
AN21HDLLX0         1  negative_unate        B          Q                     complete (32)
AN21HDLLX0         2  negative_unate        C          Q                     complete (32)
AN21HDLLX0         3  negative_unate        C          Q          A*!B       complete (32)

AN21HDLLX1         0  negative_unate        A          Q                     complete (32)
AN21HDLLX1         1  negative_unate        B          Q                     complete (32)
AN21HDLLX1         2  negative_unate        C          Q                     complete (32)
AN21HDLLX1         3  negative_unate        C          Q          A*!B       complete (32)

AN21HDLLX2         0  negative_unate        A          Q                     complete (32)
AN21HDLLX2         1  negative_unate        B          Q                     complete (32)
AN21HDLLX2         2  negative_unate        C          Q                     complete (32)
AN21HDLLX2         3  negative_unate        C          Q          A*!B       complete (32)

AN21HDLLX4         0  negative_unate        A          Q                     complete (32)
AN21HDLLX4         1  negative_unate        B          Q                     complete (32)
AN21HDLLX4         2  negative_unate        C          Q                     complete (32)
AN21HDLLX4         3  negative_unate        C          Q          A*!B       complete (32)

AN221HDLLX0        0  negative_unate        A          Q                     complete (32)
AN221HDLLX0        1  negative_unate        A          Q          D          complete (32)
AN221HDLLX0        2  negative_unate        B          Q                     complete (32)
AN221HDLLX0        3  negative_unate        B          Q          D          complete (32)
AN221HDLLX0        4  negative_unate        C          Q                     complete (32)
AN221HDLLX0        5  negative_unate        C          Q          !A*B       complete (32)
AN221HDLLX0        6  negative_unate        C          Q          A*!B       complete (32)
AN221HDLLX0        7  negative_unate        D          Q                     complete (32)
AN221HDLLX0        8  negative_unate        D          Q          !A*B       complete (32)
AN221HDLLX0        9  negative_unate        D          Q          A*!B       complete (32)
AN221HDLLX0        10 negative_unate        E          Q                     complete (32)
AN221HDLLX0        11 negative_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AN221HDLLX0        12 negative_unate        E          Q          !A*B*!C*D  complete (32)

AN221HDLLX1        0  negative_unate        A          Q                     complete (32)
AN221HDLLX1        1  negative_unate        A          Q          D          complete (32)
AN221HDLLX1        2  negative_unate        B          Q                     complete (32)
AN221HDLLX1        3  negative_unate        B          Q          D          complete (32)
AN221HDLLX1        4  negative_unate        C          Q                     complete (32)
AN221HDLLX1        5  negative_unate        C          Q          !A*B       complete (32)
AN221HDLLX1        6  negative_unate        C          Q          A*!B       complete (32)
AN221HDLLX1        7  negative_unate        D          Q                     complete (32)
AN221HDLLX1        8  negative_unate        D          Q          !A*B       complete (32)
AN221HDLLX1        9  negative_unate        D          Q          A*!B       complete (32)
AN221HDLLX1        10 negative_unate        E          Q                     complete (32)
AN221HDLLX1        11 negative_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AN221HDLLX1        12 negative_unate        E          Q          !A*B*!C*D  complete (32)

AN221HDLLX2        0  negative_unate        A          Q                     complete (32)
AN221HDLLX2        1  negative_unate        A          Q          D          complete (32)
AN221HDLLX2        2  negative_unate        B          Q                     complete (32)
AN221HDLLX2        3  negative_unate        B          Q          D          complete (32)
AN221HDLLX2        4  negative_unate        C          Q                     complete (32)
AN221HDLLX2        5  negative_unate        C          Q          !A*B       complete (32)
AN221HDLLX2        6  negative_unate        C          Q          A*!B       complete (32)
AN221HDLLX2        7  negative_unate        D          Q                     complete (32)
AN221HDLLX2        8  negative_unate        D          Q          !A*B       complete (32)
AN221HDLLX2        9  negative_unate        D          Q          A*!B       complete (32)
AN221HDLLX2        10 negative_unate        E          Q                     complete (32)
AN221HDLLX2        11 negative_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AN221HDLLX2        12 negative_unate        E          Q          !A*B*!C*D  complete (32)

AN221HDLLX4        0  negative_unate        A          Q                     complete (32)
AN221HDLLX4        1  negative_unate        A          Q          D          complete (32)
AN221HDLLX4        2  negative_unate        B          Q                     complete (32)
AN221HDLLX4        3  negative_unate        B          Q          D          complete (32)
AN221HDLLX4        4  negative_unate        C          Q                     complete (32)
AN221HDLLX4        5  negative_unate        C          Q          !A*B       complete (32)
AN221HDLLX4        6  negative_unate        C          Q          A*!B       complete (32)
AN221HDLLX4        7  negative_unate        D          Q                     complete (32)
AN221HDLLX4        8  negative_unate        D          Q          !A*B       complete (32)
AN221HDLLX4        9  negative_unate        D          Q          A*!B       complete (32)
AN221HDLLX4        10 negative_unate        E          Q                     complete (32)
AN221HDLLX4        11 negative_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AN221HDLLX4        12 negative_unate        E          Q          !A*B*!C*D  complete (32)

AN222HDLLX0        0  negative_unate        A          Q                     complete (32)
AN222HDLLX0        1  negative_unate        A          Q          B*!C*D*!E*F complete (32)
AN222HDLLX0        2  negative_unate        B          Q                     complete (32)
AN222HDLLX0        3  negative_unate        B          Q          A*!C*D*!E*F complete (32)
AN222HDLLX0        4  negative_unate        C          Q                     complete (32)
AN222HDLLX0        5  negative_unate        C          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX0        6  negative_unate        D          Q                     complete (32)
AN222HDLLX0        7  negative_unate        D          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX0        8  negative_unate        E          Q                     complete (32)
AN222HDLLX0        9  negative_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX0        10 negative_unate        E          Q          B*!D       complete (32)
AN222HDLLX0        11 negative_unate        E          Q          !A*B*!C*D  complete (32)
AN222HDLLX0        12 negative_unate        F          Q                     complete (32)
AN222HDLLX0        13 negative_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX0        14 negative_unate        F          Q          B*!D       complete (32)
AN222HDLLX0        15 negative_unate        F          Q          !A*B*!C*D  complete (32)

AN222HDLLX1        0  negative_unate        A          Q                     complete (32)
AN222HDLLX1        1  negative_unate        A          Q          B*!C*D*!E*F complete (32)
AN222HDLLX1        2  negative_unate        B          Q                     complete (32)
AN222HDLLX1        3  negative_unate        B          Q          A*!C*D*!E*F complete (32)
AN222HDLLX1        4  negative_unate        C          Q                     complete (32)
AN222HDLLX1        5  negative_unate        C          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX1        6  negative_unate        D          Q                     complete (32)
AN222HDLLX1        7  negative_unate        D          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX1        8  negative_unate        E          Q                     complete (32)
AN222HDLLX1        9  negative_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX1        10 negative_unate        E          Q          B*!D       complete (32)
AN222HDLLX1        11 negative_unate        E          Q          !A*B*!C*D  complete (32)
AN222HDLLX1        12 negative_unate        F          Q                     complete (32)
AN222HDLLX1        13 negative_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX1        14 negative_unate        F          Q          B*!D       complete (32)
AN222HDLLX1        15 negative_unate        F          Q          !A*B*!C*D  complete (32)

AN222HDLLX2        0  negative_unate        A          Q                     complete (32)
AN222HDLLX2        1  negative_unate        A          Q          B*!C*D*!E*F complete (32)
AN222HDLLX2        2  negative_unate        B          Q                     complete (32)
AN222HDLLX2        3  negative_unate        B          Q          A*!C*D*!E*F complete (32)
AN222HDLLX2        4  negative_unate        C          Q                     complete (32)
AN222HDLLX2        5  negative_unate        C          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX2        6  negative_unate        D          Q                     complete (32)
AN222HDLLX2        7  negative_unate        D          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX2        8  negative_unate        E          Q                     complete (32)
AN222HDLLX2        9  negative_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX2        10 negative_unate        E          Q          B*!D       complete (32)
AN222HDLLX2        11 negative_unate        E          Q          !A*B*!C*D  complete (32)
AN222HDLLX2        12 negative_unate        F          Q                     complete (32)
AN222HDLLX2        13 negative_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX2        14 negative_unate        F          Q          B*!D       complete (32)
AN222HDLLX2        15 negative_unate        F          Q          !A*B*!C*D  complete (32)

AN222HDLLX4        0  negative_unate        A          Q                     complete (32)
AN222HDLLX4        1  negative_unate        A          Q          B*!C*D*!E*F complete (32)
AN222HDLLX4        2  negative_unate        B          Q                     complete (32)
AN222HDLLX4        3  negative_unate        B          Q          A*!C*D*!E*F complete (32)
AN222HDLLX4        4  negative_unate        C          Q                     complete (32)
AN222HDLLX4        5  negative_unate        C          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX4        6  negative_unate        D          Q                     complete (32)
AN222HDLLX4        7  negative_unate        D          Q          (B)+(A*!B*F) complete (32)
AN222HDLLX4        8  negative_unate        E          Q                     complete (32)
AN222HDLLX4        9  negative_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX4        10 negative_unate        E          Q          B*!D       complete (32)
AN222HDLLX4        11 negative_unate        E          Q          !A*B*!C*D  complete (32)
AN222HDLLX4        12 negative_unate        F          Q                     complete (32)
AN222HDLLX4        13 negative_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AN222HDLLX4        14 negative_unate        F          Q          B*!D       complete (32)
AN222HDLLX4        15 negative_unate        F          Q          !A*B*!C*D  complete (32)

AN22HDLLX0         0  negative_unate        A          Q                     complete (32)
AN22HDLLX0         1  negative_unate        A          Q          B*C        complete (32)
AN22HDLLX0         2  negative_unate        B          Q                     complete (32)
AN22HDLLX0         3  negative_unate        B          Q          A*C        complete (32)
AN22HDLLX0         4  negative_unate        C          Q                     complete (32)
AN22HDLLX0         5  negative_unate        C          Q          !A*B       complete (32)
AN22HDLLX0         6  negative_unate        C          Q          A*!B       complete (32)
AN22HDLLX0         7  negative_unate        D          Q                     complete (32)
AN22HDLLX0         8  negative_unate        D          Q          !A*B       complete (32)
AN22HDLLX0         9  negative_unate        D          Q          A*!B       complete (32)

AN22HDLLX1         0  negative_unate        A          Q                     complete (32)
AN22HDLLX1         1  negative_unate        A          Q          B*C        complete (32)
AN22HDLLX1         2  negative_unate        B          Q                     complete (32)
AN22HDLLX1         3  negative_unate        B          Q          A*C        complete (32)
AN22HDLLX1         4  negative_unate        C          Q                     complete (32)
AN22HDLLX1         5  negative_unate        C          Q          !A*B       complete (32)
AN22HDLLX1         6  negative_unate        C          Q          A*!B       complete (32)
AN22HDLLX1         7  negative_unate        D          Q                     complete (32)
AN22HDLLX1         8  negative_unate        D          Q          !A*B       complete (32)
AN22HDLLX1         9  negative_unate        D          Q          A*!B       complete (32)

AN22HDLLX2         0  negative_unate        A          Q                     complete (32)
AN22HDLLX2         1  negative_unate        A          Q          B*C        complete (32)
AN22HDLLX2         2  negative_unate        B          Q                     complete (32)
AN22HDLLX2         3  negative_unate        B          Q          A*C        complete (32)
AN22HDLLX2         4  negative_unate        C          Q                     complete (32)
AN22HDLLX2         5  negative_unate        C          Q          !A*B       complete (32)
AN22HDLLX2         6  negative_unate        C          Q          A*!B       complete (32)
AN22HDLLX2         7  negative_unate        D          Q                     complete (32)
AN22HDLLX2         8  negative_unate        D          Q          !A*B       complete (32)
AN22HDLLX2         9  negative_unate        D          Q          A*!B       complete (32)

AN22HDLLX4         0  negative_unate        A          Q                     complete (32)
AN22HDLLX4         1  negative_unate        A          Q          B*C        complete (32)
AN22HDLLX4         2  negative_unate        B          Q                     complete (32)
AN22HDLLX4         3  negative_unate        B          Q          A*C        complete (32)
AN22HDLLX4         4  negative_unate        C          Q                     complete (32)
AN22HDLLX4         5  negative_unate        C          Q          !A*B       complete (32)
AN22HDLLX4         6  negative_unate        C          Q          A*!B       complete (32)
AN22HDLLX4         7  negative_unate        D          Q                     complete (32)
AN22HDLLX4         8  negative_unate        D          Q          !A*B       complete (32)
AN22HDLLX4         9  negative_unate        D          Q          A*!B       complete (32)

AN311HDLLX0        0  negative_unate        A          Q                     complete (32)
AN311HDLLX0        1  negative_unate        B          Q                     complete (32)
AN311HDLLX0        2  negative_unate        C          Q                     complete (32)
AN311HDLLX0        3  negative_unate        D          Q                     complete (32)
AN311HDLLX0        4  negative_unate        D          Q          !B*C       complete (32)
AN311HDLLX0        5  negative_unate        D          Q          B*C        complete (32)
AN311HDLLX0        6  negative_unate        E          Q                     complete (32)
AN311HDLLX0        7  negative_unate        E          Q          !B*C       complete (32)
AN311HDLLX0        8  negative_unate        E          Q          B*C        complete (32)

AN311HDLLX1        0  negative_unate        A          Q                     complete (32)
AN311HDLLX1        1  negative_unate        B          Q                     complete (32)
AN311HDLLX1        2  negative_unate        C          Q                     complete (32)
AN311HDLLX1        3  negative_unate        D          Q                     complete (32)
AN311HDLLX1        4  negative_unate        D          Q          !B*C       complete (32)
AN311HDLLX1        5  negative_unate        D          Q          B*C        complete (32)
AN311HDLLX1        6  negative_unate        E          Q                     complete (32)
AN311HDLLX1        7  negative_unate        E          Q          !B*C       complete (32)
AN311HDLLX1        8  negative_unate        E          Q          B*C        complete (32)

AN311HDLLX2        0  negative_unate        A          Q                     complete (32)
AN311HDLLX2        1  negative_unate        B          Q                     complete (32)
AN311HDLLX2        2  negative_unate        C          Q                     complete (32)
AN311HDLLX2        3  negative_unate        D          Q                     complete (32)
AN311HDLLX2        4  negative_unate        D          Q          !B*C       complete (32)
AN311HDLLX2        5  negative_unate        D          Q          B*C        complete (32)
AN311HDLLX2        6  negative_unate        E          Q                     complete (32)
AN311HDLLX2        7  negative_unate        E          Q          !B*C       complete (32)
AN311HDLLX2        8  negative_unate        E          Q          B*C        complete (32)

AN311HDLLX4        0  negative_unate        A          Q                     complete (32)
AN311HDLLX4        1  negative_unate        B          Q                     complete (32)
AN311HDLLX4        2  negative_unate        C          Q                     complete (32)
AN311HDLLX4        3  negative_unate        D          Q                     complete (32)
AN311HDLLX4        4  negative_unate        D          Q          !B*C       complete (32)
AN311HDLLX4        5  negative_unate        D          Q          B*C        complete (32)
AN311HDLLX4        6  negative_unate        E          Q                     complete (32)
AN311HDLLX4        7  negative_unate        E          Q          !B*C       complete (32)
AN311HDLLX4        8  negative_unate        E          Q          B*C        complete (32)

AN31HDLLX0         0  negative_unate        A          Q                     complete (32)
AN31HDLLX0         1  negative_unate        B          Q                     complete (32)
AN31HDLLX0         2  negative_unate        C          Q                     complete (32)
AN31HDLLX0         3  negative_unate        D          Q                     complete (32)
AN31HDLLX0         4  negative_unate        D          Q          !A*!B*C    complete (32)
AN31HDLLX0         5  negative_unate        D          Q          A*!B*C     complete (32)
AN31HDLLX0         6  negative_unate        D          Q          A*B*!C     complete (32)
AN31HDLLX0         7  negative_unate        D          Q          !A*B*C     complete (32)

AN31HDLLX1         0  negative_unate        A          Q                     complete (32)
AN31HDLLX1         1  negative_unate        B          Q                     complete (32)
AN31HDLLX1         2  negative_unate        C          Q                     complete (32)
AN31HDLLX1         3  negative_unate        D          Q                     complete (32)
AN31HDLLX1         4  negative_unate        D          Q          !A*!B*C    complete (32)
AN31HDLLX1         5  negative_unate        D          Q          A*!B*C     complete (32)
AN31HDLLX1         6  negative_unate        D          Q          A*B*!C     complete (32)
AN31HDLLX1         7  negative_unate        D          Q          !A*B*C     complete (32)

AN31HDLLX2         0  negative_unate        A          Q                     complete (32)
AN31HDLLX2         1  negative_unate        B          Q                     complete (32)
AN31HDLLX2         2  negative_unate        C          Q                     complete (32)
AN31HDLLX2         3  negative_unate        D          Q                     complete (32)
AN31HDLLX2         4  negative_unate        D          Q          !A*!B*C    complete (32)
AN31HDLLX2         5  negative_unate        D          Q          A*!B*C     complete (32)
AN31HDLLX2         6  negative_unate        D          Q          A*B*!C     complete (32)
AN31HDLLX2         7  negative_unate        D          Q          !A*B*C     complete (32)

AN31HDLLX4         0  negative_unate        A          Q                     complete (32)
AN31HDLLX4         1  negative_unate        B          Q                     complete (32)
AN31HDLLX4         2  negative_unate        C          Q                     complete (32)
AN31HDLLX4         3  negative_unate        D          Q                     complete (32)
AN31HDLLX4         4  negative_unate        D          Q          !A*!B*C    complete (32)
AN31HDLLX4         5  negative_unate        D          Q          A*!B*C     complete (32)
AN31HDLLX4         6  negative_unate        D          Q          A*B*!C     complete (32)
AN31HDLLX4         7  negative_unate        D          Q          !A*B*C     complete (32)

AN321HDLLX0        0  negative_unate        A          Q                     complete (32)
AN321HDLLX0        1  negative_unate        A          Q          B*C*!D*E*!F complete (32)
AN321HDLLX0        2  negative_unate        B          Q                     complete (32)
AN321HDLLX0        3  negative_unate        B          Q          A*C*!D*E*!F complete (32)
AN321HDLLX0        4  negative_unate        C          Q                     complete (32)
AN321HDLLX0        5  negative_unate        C          Q          A*B*!D*E*!F complete (32)
AN321HDLLX0        6  negative_unate        D          Q                     complete (32)
AN321HDLLX0        7  negative_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX0        8  negative_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX0        9  negative_unate        E          Q                     complete (32)
AN321HDLLX0        10 negative_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX0        11 negative_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX0        12 negative_unate        F          Q                     complete (32)
AN321HDLLX0        13 negative_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AN321HDLLX0        14 negative_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AN321HDLLX0        15 negative_unate        F          Q          !A*B*C*!D*E complete (32)

AN321HDLLX1        0  negative_unate        A          Q                     complete (32)
AN321HDLLX1        1  negative_unate        A          Q          B*C*!D*E*!F complete (32)
AN321HDLLX1        2  negative_unate        B          Q                     complete (32)
AN321HDLLX1        3  negative_unate        B          Q          A*C*!D*E*!F complete (32)
AN321HDLLX1        4  negative_unate        C          Q                     complete (32)
AN321HDLLX1        5  negative_unate        C          Q          A*B*!D*E*!F complete (32)
AN321HDLLX1        6  negative_unate        D          Q                     complete (32)
AN321HDLLX1        7  negative_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX1        8  negative_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX1        9  negative_unate        E          Q                     complete (32)
AN321HDLLX1        10 negative_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX1        11 negative_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX1        12 negative_unate        F          Q                     complete (32)
AN321HDLLX1        13 negative_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AN321HDLLX1        14 negative_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AN321HDLLX1        15 negative_unate        F          Q          !A*B*C*!D*E complete (32)

AN321HDLLX2        0  negative_unate        A          Q                     complete (32)
AN321HDLLX2        1  negative_unate        A          Q          B*C*!D*E*!F complete (32)
AN321HDLLX2        2  negative_unate        B          Q                     complete (32)
AN321HDLLX2        3  negative_unate        B          Q          A*C*!D*E*!F complete (32)
AN321HDLLX2        4  negative_unate        C          Q                     complete (32)
AN321HDLLX2        5  negative_unate        C          Q          A*B*!D*E*!F complete (32)
AN321HDLLX2        6  negative_unate        D          Q                     complete (32)
AN321HDLLX2        7  negative_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX2        8  negative_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX2        9  negative_unate        E          Q                     complete (32)
AN321HDLLX2        10 negative_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX2        11 negative_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX2        12 negative_unate        F          Q                     complete (32)
AN321HDLLX2        13 negative_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AN321HDLLX2        14 negative_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AN321HDLLX2        15 negative_unate        F          Q          !A*B*C*!D*E complete (32)

AN321HDLLX4        0  negative_unate        A          Q                     complete (32)
AN321HDLLX4        1  negative_unate        A          Q          B*C*!D*E*!F complete (32)
AN321HDLLX4        2  negative_unate        B          Q                     complete (32)
AN321HDLLX4        3  negative_unate        B          Q          A*C*!D*E*!F complete (32)
AN321HDLLX4        4  negative_unate        C          Q                     complete (32)
AN321HDLLX4        5  negative_unate        C          Q          A*B*!D*E*!F complete (32)
AN321HDLLX4        6  negative_unate        D          Q                     complete (32)
AN321HDLLX4        7  negative_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX4        8  negative_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX4        9  negative_unate        E          Q                     complete (32)
AN321HDLLX4        10 negative_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AN321HDLLX4        11 negative_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AN321HDLLX4        12 negative_unate        F          Q                     complete (32)
AN321HDLLX4        13 negative_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AN321HDLLX4        14 negative_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AN321HDLLX4        15 negative_unate        F          Q          !A*B*C*!D*E complete (32)

AN32HDLLX0         0  negative_unate        A          Q                     complete (32)
AN32HDLLX0         1  negative_unate        A          Q          E          complete (32)
AN32HDLLX0         2  negative_unate        B          Q                     complete (32)
AN32HDLLX0         3  negative_unate        B          Q          E          complete (32)
AN32HDLLX0         4  negative_unate        C          Q                     complete (32)
AN32HDLLX0         5  negative_unate        C          Q          E          complete (32)
AN32HDLLX0         6  negative_unate        D          Q                     complete (32)
AN32HDLLX0         7  negative_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AN32HDLLX0         8  negative_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AN32HDLLX0         9  negative_unate        E          Q                     complete (32)
AN32HDLLX0         10 negative_unate        E          Q          A*B*!C     complete (32)
AN32HDLLX0         11 negative_unate        E          Q          !A*!B*C    complete (32)
AN32HDLLX0         12 negative_unate        E          Q          A*!B*C     complete (32)
AN32HDLLX0         13 negative_unate        E          Q          !A*B*C     complete (32)

AN32HDLLX1         0  negative_unate        A          Q                     complete (32)
AN32HDLLX1         1  negative_unate        A          Q          E          complete (32)
AN32HDLLX1         2  negative_unate        B          Q                     complete (32)
AN32HDLLX1         3  negative_unate        B          Q          E          complete (32)
AN32HDLLX1         4  negative_unate        C          Q                     complete (32)
AN32HDLLX1         5  negative_unate        C          Q          E          complete (32)
AN32HDLLX1         6  negative_unate        D          Q                     complete (32)
AN32HDLLX1         7  negative_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AN32HDLLX1         8  negative_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AN32HDLLX1         9  negative_unate        E          Q                     complete (32)
AN32HDLLX1         10 negative_unate        E          Q          A*B*!C     complete (32)
AN32HDLLX1         11 negative_unate        E          Q          !A*!B*C    complete (32)
AN32HDLLX1         12 negative_unate        E          Q          A*!B*C     complete (32)
AN32HDLLX1         13 negative_unate        E          Q          !A*B*C     complete (32)

AN32HDLLX2         0  negative_unate        A          Q                     complete (32)
AN32HDLLX2         1  negative_unate        A          Q          E          complete (32)
AN32HDLLX2         2  negative_unate        B          Q                     complete (32)
AN32HDLLX2         3  negative_unate        B          Q          E          complete (32)
AN32HDLLX2         4  negative_unate        C          Q                     complete (32)
AN32HDLLX2         5  negative_unate        C          Q          E          complete (32)
AN32HDLLX2         6  negative_unate        D          Q                     complete (32)
AN32HDLLX2         7  negative_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AN32HDLLX2         8  negative_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AN32HDLLX2         9  negative_unate        E          Q                     complete (32)
AN32HDLLX2         10 negative_unate        E          Q          A*B*!C     complete (32)
AN32HDLLX2         11 negative_unate        E          Q          !A*!B*C    complete (32)
AN32HDLLX2         12 negative_unate        E          Q          A*!B*C     complete (32)
AN32HDLLX2         13 negative_unate        E          Q          !A*B*C     complete (32)

AN32HDLLX4         0  negative_unate        A          Q                     complete (32)
AN32HDLLX4         1  negative_unate        A          Q          E          complete (32)
AN32HDLLX4         2  negative_unate        B          Q                     complete (32)
AN32HDLLX4         3  negative_unate        B          Q          E          complete (32)
AN32HDLLX4         4  negative_unate        C          Q                     complete (32)
AN32HDLLX4         5  negative_unate        C          Q          E          complete (32)
AN32HDLLX4         6  negative_unate        D          Q                     complete (32)
AN32HDLLX4         7  negative_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AN32HDLLX4         8  negative_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AN32HDLLX4         9  negative_unate        E          Q                     complete (32)
AN32HDLLX4         10 negative_unate        E          Q          A*B*!C     complete (32)
AN32HDLLX4         11 negative_unate        E          Q          !A*!B*C    complete (32)
AN32HDLLX4         12 negative_unate        E          Q          A*!B*C     complete (32)
AN32HDLLX4         13 negative_unate        E          Q          !A*B*C     complete (32)

AN33HDLLX0         0  negative_unate        A          Q                     complete (32)
AN33HDLLX0         1  negative_unate        A          Q          B*C*!D*E*F complete (32)
AN33HDLLX0         2  negative_unate        B          Q                     complete (32)
AN33HDLLX0         3  negative_unate        B          Q          A*C*!D*E*F complete (32)
AN33HDLLX0         4  negative_unate        C          Q                     complete (32)
AN33HDLLX0         5  negative_unate        C          Q          A*B*!D*E*F complete (32)
AN33HDLLX0         6  negative_unate        D          Q                     complete (32)
AN33HDLLX0         7  negative_unate        D          Q          C          complete (32)
AN33HDLLX0         8  negative_unate        E          Q                     complete (32)
AN33HDLLX0         9  negative_unate        E          Q          C          complete (32)
AN33HDLLX0         10 negative_unate        F          Q                     complete (32)
AN33HDLLX0         11 negative_unate        F          Q          C          complete (32)

AN33HDLLX1         0  negative_unate        A          Q                     complete (32)
AN33HDLLX1         1  negative_unate        A          Q          B*C*!D*E*F complete (32)
AN33HDLLX1         2  negative_unate        B          Q                     complete (32)
AN33HDLLX1         3  negative_unate        B          Q          A*C*!D*E*F complete (32)
AN33HDLLX1         4  negative_unate        C          Q                     complete (32)
AN33HDLLX1         5  negative_unate        C          Q          A*B*!D*E*F complete (32)
AN33HDLLX1         6  negative_unate        D          Q                     complete (32)
AN33HDLLX1         7  negative_unate        D          Q          C          complete (32)
AN33HDLLX1         8  negative_unate        E          Q                     complete (32)
AN33HDLLX1         9  negative_unate        E          Q          C          complete (32)
AN33HDLLX1         10 negative_unate        F          Q                     complete (32)
AN33HDLLX1         11 negative_unate        F          Q          C          complete (32)

AN33HDLLX2         0  negative_unate        A          Q                     complete (32)
AN33HDLLX2         1  negative_unate        A          Q          B*C*!D*E*F complete (32)
AN33HDLLX2         2  negative_unate        B          Q                     complete (32)
AN33HDLLX2         3  negative_unate        B          Q          A*C*!D*E*F complete (32)
AN33HDLLX2         4  negative_unate        C          Q                     complete (32)
AN33HDLLX2         5  negative_unate        C          Q          A*B*!D*E*F complete (32)
AN33HDLLX2         6  negative_unate        D          Q                     complete (32)
AN33HDLLX2         7  negative_unate        D          Q          C          complete (32)
AN33HDLLX2         8  negative_unate        E          Q                     complete (32)
AN33HDLLX2         9  negative_unate        E          Q          C          complete (32)
AN33HDLLX2         10 negative_unate        F          Q                     complete (32)
AN33HDLLX2         11 negative_unate        F          Q          C          complete (32)

AN33HDLLX4         0  negative_unate        A          Q                     complete (32)
AN33HDLLX4         1  negative_unate        A          Q          B*C*!D*E*F complete (32)
AN33HDLLX4         2  negative_unate        B          Q                     complete (32)
AN33HDLLX4         3  negative_unate        B          Q          A*C*!D*E*F complete (32)
AN33HDLLX4         4  negative_unate        C          Q                     complete (32)
AN33HDLLX4         5  negative_unate        C          Q          A*B*!D*E*F complete (32)
AN33HDLLX4         6  negative_unate        D          Q                     complete (32)
AN33HDLLX4         7  negative_unate        D          Q          C          complete (32)
AN33HDLLX4         8  negative_unate        E          Q                     complete (32)
AN33HDLLX4         9  negative_unate        E          Q          C          complete (32)
AN33HDLLX4         10 negative_unate        F          Q                     complete (32)
AN33HDLLX4         11 negative_unate        F          Q          C          complete (32)

AND2HDLLX0         0  positive_unate        A          Q                     complete (32)
AND2HDLLX0         1  positive_unate        B          Q                     complete (32)

AND2HDLLX1         0  positive_unate        A          Q                     complete (32)
AND2HDLLX1         1  positive_unate        B          Q                     complete (32)

AND2HDLLX2         0  positive_unate        A          Q                     complete (32)
AND2HDLLX2         1  positive_unate        B          Q                     complete (32)

AND2HDLLX4         0  positive_unate        A          Q                     complete (32)
AND2HDLLX4         1  positive_unate        B          Q                     complete (32)

AND3HDLLX0         0  positive_unate        A          Q                     complete (32)
AND3HDLLX0         1  positive_unate        B          Q                     complete (32)
AND3HDLLX0         2  positive_unate        C          Q                     complete (32)

AND3HDLLX1         0  positive_unate        A          Q                     complete (32)
AND3HDLLX1         1  positive_unate        B          Q                     complete (32)
AND3HDLLX1         2  positive_unate        C          Q                     complete (32)

AND3HDLLX2         0  positive_unate        A          Q                     complete (32)
AND3HDLLX2         1  positive_unate        B          Q                     complete (32)
AND3HDLLX2         2  positive_unate        C          Q                     complete (32)

AND3HDLLX4         0  positive_unate        A          Q                     complete (32)
AND3HDLLX4         1  positive_unate        B          Q                     complete (32)
AND3HDLLX4         2  positive_unate        C          Q                     complete (32)

AND4HDLLX0         0  positive_unate        A          Q                     complete (32)
AND4HDLLX0         1  positive_unate        B          Q                     complete (32)
AND4HDLLX0         2  positive_unate        C          Q                     complete (32)
AND4HDLLX0         3  positive_unate        D          Q                     complete (32)

AND4HDLLX1         0  positive_unate        A          Q                     complete (32)
AND4HDLLX1         1  positive_unate        B          Q                     complete (32)
AND4HDLLX1         2  positive_unate        C          Q                     complete (32)
AND4HDLLX1         3  positive_unate        D          Q                     complete (32)

AND4HDLLX2         0  positive_unate        A          Q                     complete (32)
AND4HDLLX2         1  positive_unate        B          Q                     complete (32)
AND4HDLLX2         2  positive_unate        C          Q                     complete (32)
AND4HDLLX2         3  positive_unate        D          Q                     complete (32)

AND4HDLLX4         0  positive_unate        A          Q                     complete (32)
AND4HDLLX4         1  positive_unate        B          Q                     complete (32)
AND4HDLLX4         2  positive_unate        C          Q                     complete (32)
AND4HDLLX4         3  positive_unate        D          Q                     complete (32)

AND5HDLLX0         0  positive_unate        A          Q                     complete (32)
AND5HDLLX0         1  positive_unate        B          Q                     complete (32)
AND5HDLLX0         2  positive_unate        C          Q                     complete (32)
AND5HDLLX0         3  positive_unate        D          Q                     complete (32)
AND5HDLLX0         4  positive_unate        E          Q                     complete (32)

AND5HDLLX1         0  positive_unate        A          Q                     complete (32)
AND5HDLLX1         1  positive_unate        B          Q                     complete (32)
AND5HDLLX1         2  positive_unate        C          Q                     complete (32)
AND5HDLLX1         3  positive_unate        D          Q                     complete (32)
AND5HDLLX1         4  positive_unate        E          Q                     complete (32)

AND5HDLLX2         0  positive_unate        A          Q                     complete (32)
AND5HDLLX2         1  positive_unate        B          Q                     complete (32)
AND5HDLLX2         2  positive_unate        C          Q                     complete (32)
AND5HDLLX2         3  positive_unate        D          Q                     complete (32)
AND5HDLLX2         4  positive_unate        E          Q                     complete (32)

AND5HDLLX4         0  positive_unate        A          Q                     complete (32)
AND5HDLLX4         1  positive_unate        B          Q                     complete (32)
AND5HDLLX4         2  positive_unate        C          Q                     complete (32)
AND5HDLLX4         3  positive_unate        D          Q                     complete (32)
AND5HDLLX4         4  positive_unate        E          Q                     complete (32)

AND6HDLLX0         0  positive_unate        A          Q                     complete (32)
AND6HDLLX0         1  positive_unate        B          Q                     complete (32)
AND6HDLLX0         2  positive_unate        C          Q                     complete (32)
AND6HDLLX0         3  positive_unate        D          Q                     complete (32)
AND6HDLLX0         4  positive_unate        E          Q                     complete (32)
AND6HDLLX0         5  positive_unate        F          Q                     complete (32)

AND6HDLLX1         0  positive_unate        A          Q                     complete (32)
AND6HDLLX1         1  positive_unate        B          Q                     complete (32)
AND6HDLLX1         2  positive_unate        C          Q                     complete (32)
AND6HDLLX1         3  positive_unate        D          Q                     complete (32)
AND6HDLLX1         4  positive_unate        E          Q                     complete (32)
AND6HDLLX1         5  positive_unate        F          Q                     complete (32)

AND6HDLLX2         0  positive_unate        A          Q                     complete (32)
AND6HDLLX2         1  positive_unate        B          Q                     complete (32)
AND6HDLLX2         2  positive_unate        C          Q                     complete (32)
AND6HDLLX2         3  positive_unate        D          Q                     complete (32)
AND6HDLLX2         4  positive_unate        E          Q                     complete (32)
AND6HDLLX2         5  positive_unate        F          Q                     complete (32)

AND6HDLLX4         0  positive_unate        A          Q                     complete (32)
AND6HDLLX4         1  positive_unate        B          Q                     complete (32)
AND6HDLLX4         2  positive_unate        C          Q                     complete (32)
AND6HDLLX4         3  positive_unate        D          Q                     complete (32)
AND6HDLLX4         4  positive_unate        E          Q                     complete (32)
AND6HDLLX4         5  positive_unate        F          Q                     complete (32)

AO211HDLLX0        0  positive_unate        A          Q                     complete (32)
AO211HDLLX0        1  positive_unate        B          Q                     complete (32)
AO211HDLLX0        2  positive_unate        C          Q                     complete (32)
AO211HDLLX0        3  positive_unate        C          Q          !A*B*!D    complete (32)
AO211HDLLX0        4  positive_unate        C          Q          A*!B*!D    complete (32)
AO211HDLLX0        5  positive_unate        D          Q                     complete (32)
AO211HDLLX0        6  positive_unate        D          Q          !A*B*!C    complete (32)
AO211HDLLX0        7  positive_unate        D          Q          A*!B*!C    complete (32)

AO211HDLLX1        0  positive_unate        A          Q                     complete (32)
AO211HDLLX1        1  positive_unate        B          Q                     complete (32)
AO211HDLLX1        2  positive_unate        C          Q                     complete (32)
AO211HDLLX1        3  positive_unate        C          Q          !A*B*!D    complete (32)
AO211HDLLX1        4  positive_unate        C          Q          A*!B*!D    complete (32)
AO211HDLLX1        5  positive_unate        D          Q                     complete (32)
AO211HDLLX1        6  positive_unate        D          Q          !A*B*!C    complete (32)
AO211HDLLX1        7  positive_unate        D          Q          A*!B*!C    complete (32)

AO211HDLLX2        0  positive_unate        A          Q                     complete (32)
AO211HDLLX2        1  positive_unate        B          Q                     complete (32)
AO211HDLLX2        2  positive_unate        C          Q                     complete (32)
AO211HDLLX2        3  positive_unate        C          Q          !A*B*!D    complete (32)
AO211HDLLX2        4  positive_unate        C          Q          A*!B*!D    complete (32)
AO211HDLLX2        5  positive_unate        D          Q                     complete (32)
AO211HDLLX2        6  positive_unate        D          Q          !A*B*!C    complete (32)
AO211HDLLX2        7  positive_unate        D          Q          A*!B*!C    complete (32)

AO211HDLLX4        0  positive_unate        A          Q                     complete (32)
AO211HDLLX4        1  positive_unate        B          Q                     complete (32)
AO211HDLLX4        2  positive_unate        C          Q                     complete (32)
AO211HDLLX4        3  positive_unate        C          Q          !A*B*!D    complete (32)
AO211HDLLX4        4  positive_unate        C          Q          A*!B*!D    complete (32)
AO211HDLLX4        5  positive_unate        D          Q                     complete (32)
AO211HDLLX4        6  positive_unate        D          Q          !A*B*!C    complete (32)
AO211HDLLX4        7  positive_unate        D          Q          A*!B*!C    complete (32)

AO21HDLLX0         0  positive_unate        A          Q                     complete (32)
AO21HDLLX0         1  positive_unate        B          Q                     complete (32)
AO21HDLLX0         2  positive_unate        C          Q                     complete (32)
AO21HDLLX0         3  positive_unate        C          Q          A*!B       complete (32)

AO21HDLLX1         0  positive_unate        A          Q                     complete (32)
AO21HDLLX1         1  positive_unate        B          Q                     complete (32)
AO21HDLLX1         2  positive_unate        C          Q                     complete (32)
AO21HDLLX1         3  positive_unate        C          Q          A*!B       complete (32)

AO21HDLLX2         0  positive_unate        A          Q                     complete (32)
AO21HDLLX2         1  positive_unate        B          Q                     complete (32)
AO21HDLLX2         2  positive_unate        C          Q                     complete (32)
AO21HDLLX2         3  positive_unate        C          Q          A*!B       complete (32)

AO21HDLLX4         0  positive_unate        A          Q                     complete (32)
AO21HDLLX4         1  positive_unate        B          Q                     complete (32)
AO21HDLLX4         2  positive_unate        C          Q                     complete (32)
AO21HDLLX4         3  positive_unate        C          Q          A*!B       complete (32)

AO221HDLLX0        0  positive_unate        A          Q                     complete (32)
AO221HDLLX0        1  positive_unate        A          Q          D          complete (32)
AO221HDLLX0        2  positive_unate        B          Q                     complete (32)
AO221HDLLX0        3  positive_unate        B          Q          D          complete (32)
AO221HDLLX0        4  positive_unate        C          Q                     complete (32)
AO221HDLLX0        5  positive_unate        C          Q          !A*B       complete (32)
AO221HDLLX0        6  positive_unate        C          Q          A*!B       complete (32)
AO221HDLLX0        7  positive_unate        D          Q                     complete (32)
AO221HDLLX0        8  positive_unate        D          Q          !A*B       complete (32)
AO221HDLLX0        9  positive_unate        D          Q          A*!B       complete (32)
AO221HDLLX0        10 positive_unate        E          Q                     complete (32)
AO221HDLLX0        11 positive_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AO221HDLLX0        12 positive_unate        E          Q          !A*B*!C*D  complete (32)

AO221HDLLX1        0  positive_unate        A          Q                     complete (32)
AO221HDLLX1        1  positive_unate        A          Q          D          complete (32)
AO221HDLLX1        2  positive_unate        B          Q                     complete (32)
AO221HDLLX1        3  positive_unate        B          Q          D          complete (32)
AO221HDLLX1        4  positive_unate        C          Q                     complete (32)
AO221HDLLX1        5  positive_unate        C          Q          !A*B       complete (32)
AO221HDLLX1        6  positive_unate        C          Q          A*!B       complete (32)
AO221HDLLX1        7  positive_unate        D          Q                     complete (32)
AO221HDLLX1        8  positive_unate        D          Q          !A*B       complete (32)
AO221HDLLX1        9  positive_unate        D          Q          A*!B       complete (32)
AO221HDLLX1        10 positive_unate        E          Q                     complete (32)
AO221HDLLX1        11 positive_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AO221HDLLX1        12 positive_unate        E          Q          !A*B*!C*D  complete (32)

AO221HDLLX2        0  positive_unate        A          Q                     complete (32)
AO221HDLLX2        1  positive_unate        A          Q          D          complete (32)
AO221HDLLX2        2  positive_unate        B          Q                     complete (32)
AO221HDLLX2        3  positive_unate        B          Q          D          complete (32)
AO221HDLLX2        4  positive_unate        C          Q                     complete (32)
AO221HDLLX2        5  positive_unate        C          Q          !A*B       complete (32)
AO221HDLLX2        6  positive_unate        C          Q          A*!B       complete (32)
AO221HDLLX2        7  positive_unate        D          Q                     complete (32)
AO221HDLLX2        8  positive_unate        D          Q          !A*B       complete (32)
AO221HDLLX2        9  positive_unate        D          Q          A*!B       complete (32)
AO221HDLLX2        10 positive_unate        E          Q                     complete (32)
AO221HDLLX2        11 positive_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AO221HDLLX2        12 positive_unate        E          Q          !A*B*!C*D  complete (32)

AO221HDLLX4        0  positive_unate        A          Q                     complete (32)
AO221HDLLX4        1  positive_unate        A          Q          D          complete (32)
AO221HDLLX4        2  positive_unate        B          Q                     complete (32)
AO221HDLLX4        3  positive_unate        B          Q          D          complete (32)
AO221HDLLX4        4  positive_unate        C          Q                     complete (32)
AO221HDLLX4        5  positive_unate        C          Q          !A*B       complete (32)
AO221HDLLX4        6  positive_unate        C          Q          A*!B       complete (32)
AO221HDLLX4        7  positive_unate        D          Q                     complete (32)
AO221HDLLX4        8  positive_unate        D          Q          !A*B       complete (32)
AO221HDLLX4        9  positive_unate        D          Q          A*!B       complete (32)
AO221HDLLX4        10 positive_unate        E          Q                     complete (32)
AO221HDLLX4        11 positive_unate        E          Q          (B*!D)+(!B*!C*D) complete (32)
AO221HDLLX4        12 positive_unate        E          Q          !A*B*!C*D  complete (32)

AO222HDLLX0        0  positive_unate        A          Q                     complete (32)
AO222HDLLX0        1  positive_unate        A          Q          B*!C*D*!E*F complete (32)
AO222HDLLX0        2  positive_unate        B          Q                     complete (32)
AO222HDLLX0        3  positive_unate        B          Q          A*!C*D*!E*F complete (32)
AO222HDLLX0        4  positive_unate        C          Q                     complete (32)
AO222HDLLX0        5  positive_unate        C          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX0        6  positive_unate        D          Q                     complete (32)
AO222HDLLX0        7  positive_unate        D          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX0        8  positive_unate        E          Q                     complete (32)
AO222HDLLX0        9  positive_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX0        10 positive_unate        E          Q          B*!D       complete (32)
AO222HDLLX0        11 positive_unate        E          Q          !A*B*!C*D  complete (32)
AO222HDLLX0        12 positive_unate        F          Q                     complete (32)
AO222HDLLX0        13 positive_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX0        14 positive_unate        F          Q          B*!D       complete (32)
AO222HDLLX0        15 positive_unate        F          Q          !A*B*!C*D  complete (32)

AO222HDLLX1        0  positive_unate        A          Q                     complete (32)
AO222HDLLX1        1  positive_unate        A          Q          B*!C*D*!E*F complete (32)
AO222HDLLX1        2  positive_unate        B          Q                     complete (32)
AO222HDLLX1        3  positive_unate        B          Q          A*!C*D*!E*F complete (32)
AO222HDLLX1        4  positive_unate        C          Q                     complete (32)
AO222HDLLX1        5  positive_unate        C          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX1        6  positive_unate        D          Q                     complete (32)
AO222HDLLX1        7  positive_unate        D          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX1        8  positive_unate        E          Q                     complete (32)
AO222HDLLX1        9  positive_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX1        10 positive_unate        E          Q          B*!D       complete (32)
AO222HDLLX1        11 positive_unate        E          Q          !A*B*!C*D  complete (32)
AO222HDLLX1        12 positive_unate        F          Q                     complete (32)
AO222HDLLX1        13 positive_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX1        14 positive_unate        F          Q          B*!D       complete (32)
AO222HDLLX1        15 positive_unate        F          Q          !A*B*!C*D  complete (32)

AO222HDLLX2        0  positive_unate        A          Q                     complete (32)
AO222HDLLX2        1  positive_unate        A          Q          B*!C*D*!E*F complete (32)
AO222HDLLX2        2  positive_unate        B          Q                     complete (32)
AO222HDLLX2        3  positive_unate        B          Q          A*!C*D*!E*F complete (32)
AO222HDLLX2        4  positive_unate        C          Q                     complete (32)
AO222HDLLX2        5  positive_unate        C          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX2        6  positive_unate        D          Q                     complete (32)
AO222HDLLX2        7  positive_unate        D          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX2        8  positive_unate        E          Q                     complete (32)
AO222HDLLX2        9  positive_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX2        10 positive_unate        E          Q          B*!D       complete (32)
AO222HDLLX2        11 positive_unate        E          Q          !A*B*!C*D  complete (32)
AO222HDLLX2        12 positive_unate        F          Q                     complete (32)
AO222HDLLX2        13 positive_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX2        14 positive_unate        F          Q          B*!D       complete (32)
AO222HDLLX2        15 positive_unate        F          Q          !A*B*!C*D  complete (32)

AO222HDLLX4        0  positive_unate        A          Q                     complete (32)
AO222HDLLX4        1  positive_unate        A          Q          B*!C*D*!E*F complete (32)
AO222HDLLX4        2  positive_unate        B          Q                     complete (32)
AO222HDLLX4        3  positive_unate        B          Q          A*!C*D*!E*F complete (32)
AO222HDLLX4        4  positive_unate        C          Q                     complete (32)
AO222HDLLX4        5  positive_unate        C          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX4        6  positive_unate        D          Q                     complete (32)
AO222HDLLX4        7  positive_unate        D          Q          (B)+(A*!B*F) complete (32)
AO222HDLLX4        8  positive_unate        E          Q                     complete (32)
AO222HDLLX4        9  positive_unate        E          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX4        10 positive_unate        E          Q          B*!D       complete (32)
AO222HDLLX4        11 positive_unate        E          Q          !A*B*!C*D  complete (32)
AO222HDLLX4        12 positive_unate        F          Q                     complete (32)
AO222HDLLX4        13 positive_unate        F          Q          (!B*D)+(A*!B*C*!D) complete (32)
AO222HDLLX4        14 positive_unate        F          Q          B*!D       complete (32)
AO222HDLLX4        15 positive_unate        F          Q          !A*B*!C*D  complete (32)

AO22HDLLX0         0  positive_unate        A          Q                     complete (32)
AO22HDLLX0         1  positive_unate        A          Q          B*C        complete (32)
AO22HDLLX0         2  positive_unate        B          Q                     complete (32)
AO22HDLLX0         3  positive_unate        B          Q          A*C        complete (32)
AO22HDLLX0         4  positive_unate        C          Q                     complete (32)
AO22HDLLX0         5  positive_unate        C          Q          !A*B       complete (32)
AO22HDLLX0         6  positive_unate        C          Q          A*!B       complete (32)
AO22HDLLX0         7  positive_unate        D          Q                     complete (32)
AO22HDLLX0         8  positive_unate        D          Q          !A*B       complete (32)
AO22HDLLX0         9  positive_unate        D          Q          A*!B       complete (32)

AO22HDLLX1         0  positive_unate        A          Q                     complete (32)
AO22HDLLX1         1  positive_unate        A          Q          B*C        complete (32)
AO22HDLLX1         2  positive_unate        B          Q                     complete (32)
AO22HDLLX1         3  positive_unate        B          Q          A*C        complete (32)
AO22HDLLX1         4  positive_unate        C          Q                     complete (32)
AO22HDLLX1         5  positive_unate        C          Q          !A*B       complete (32)
AO22HDLLX1         6  positive_unate        C          Q          A*!B       complete (32)
AO22HDLLX1         7  positive_unate        D          Q                     complete (32)
AO22HDLLX1         8  positive_unate        D          Q          !A*B       complete (32)
AO22HDLLX1         9  positive_unate        D          Q          A*!B       complete (32)

AO22HDLLX2         0  positive_unate        A          Q                     complete (32)
AO22HDLLX2         1  positive_unate        A          Q          B*C        complete (32)
AO22HDLLX2         2  positive_unate        B          Q                     complete (32)
AO22HDLLX2         3  positive_unate        B          Q          A*C        complete (32)
AO22HDLLX2         4  positive_unate        C          Q                     complete (32)
AO22HDLLX2         5  positive_unate        C          Q          !A*B       complete (32)
AO22HDLLX2         6  positive_unate        C          Q          A*!B       complete (32)
AO22HDLLX2         7  positive_unate        D          Q                     complete (32)
AO22HDLLX2         8  positive_unate        D          Q          !A*B       complete (32)
AO22HDLLX2         9  positive_unate        D          Q          A*!B       complete (32)

AO22HDLLX4         0  positive_unate        A          Q                     complete (32)
AO22HDLLX4         1  positive_unate        A          Q          B*C        complete (32)
AO22HDLLX4         2  positive_unate        B          Q                     complete (32)
AO22HDLLX4         3  positive_unate        B          Q          A*C        complete (32)
AO22HDLLX4         4  positive_unate        C          Q                     complete (32)
AO22HDLLX4         5  positive_unate        C          Q          !A*B       complete (32)
AO22HDLLX4         6  positive_unate        C          Q          A*!B       complete (32)
AO22HDLLX4         7  positive_unate        D          Q                     complete (32)
AO22HDLLX4         8  positive_unate        D          Q          !A*B       complete (32)
AO22HDLLX4         9  positive_unate        D          Q          A*!B       complete (32)

AO311HDLLX0        0  positive_unate        A          Q                     complete (32)
AO311HDLLX0        1  positive_unate        B          Q                     complete (32)
AO311HDLLX0        2  positive_unate        C          Q                     complete (32)
AO311HDLLX0        3  positive_unate        D          Q                     complete (32)
AO311HDLLX0        4  positive_unate        D          Q          !B*C       complete (32)
AO311HDLLX0        5  positive_unate        D          Q          B*C        complete (32)
AO311HDLLX0        6  positive_unate        E          Q                     complete (32)
AO311HDLLX0        7  positive_unate        E          Q          !B*C       complete (32)
AO311HDLLX0        8  positive_unate        E          Q          B*C        complete (32)

AO311HDLLX1        0  positive_unate        A          Q                     complete (32)
AO311HDLLX1        1  positive_unate        B          Q                     complete (32)
AO311HDLLX1        2  positive_unate        C          Q                     complete (32)
AO311HDLLX1        3  positive_unate        D          Q                     complete (32)
AO311HDLLX1        4  positive_unate        D          Q          !B*C       complete (32)
AO311HDLLX1        5  positive_unate        D          Q          B*C        complete (32)
AO311HDLLX1        6  positive_unate        E          Q                     complete (32)
AO311HDLLX1        7  positive_unate        E          Q          !B*C       complete (32)
AO311HDLLX1        8  positive_unate        E          Q          B*C        complete (32)

AO311HDLLX2        0  positive_unate        A          Q                     complete (32)
AO311HDLLX2        1  positive_unate        B          Q                     complete (32)
AO311HDLLX2        2  positive_unate        C          Q                     complete (32)
AO311HDLLX2        3  positive_unate        D          Q                     complete (32)
AO311HDLLX2        4  positive_unate        D          Q          !B*C       complete (32)
AO311HDLLX2        5  positive_unate        D          Q          B*C        complete (32)
AO311HDLLX2        6  positive_unate        E          Q                     complete (32)
AO311HDLLX2        7  positive_unate        E          Q          !B*C       complete (32)
AO311HDLLX2        8  positive_unate        E          Q          B*C        complete (32)

AO311HDLLX4        0  positive_unate        A          Q                     complete (32)
AO311HDLLX4        1  positive_unate        B          Q                     complete (32)
AO311HDLLX4        2  positive_unate        C          Q                     complete (32)
AO311HDLLX4        3  positive_unate        D          Q                     complete (32)
AO311HDLLX4        4  positive_unate        D          Q          !B*C       complete (32)
AO311HDLLX4        5  positive_unate        D          Q          B*C        complete (32)
AO311HDLLX4        6  positive_unate        E          Q                     complete (32)
AO311HDLLX4        7  positive_unate        E          Q          !B*C       complete (32)
AO311HDLLX4        8  positive_unate        E          Q          B*C        complete (32)

AO31HDLLX0         0  positive_unate        A          Q                     complete (32)
AO31HDLLX0         1  positive_unate        B          Q                     complete (32)
AO31HDLLX0         2  positive_unate        C          Q                     complete (32)
AO31HDLLX0         3  positive_unate        D          Q                     complete (32)
AO31HDLLX0         4  positive_unate        D          Q          !A*!B*C    complete (32)
AO31HDLLX0         5  positive_unate        D          Q          A*!B*C     complete (32)
AO31HDLLX0         6  positive_unate        D          Q          A*B*!C     complete (32)
AO31HDLLX0         7  positive_unate        D          Q          !A*B*C     complete (32)

AO31HDLLX1         0  positive_unate        A          Q                     complete (32)
AO31HDLLX1         1  positive_unate        B          Q                     complete (32)
AO31HDLLX1         2  positive_unate        C          Q                     complete (32)
AO31HDLLX1         3  positive_unate        D          Q                     complete (32)
AO31HDLLX1         4  positive_unate        D          Q          !A*!B*C    complete (32)
AO31HDLLX1         5  positive_unate        D          Q          A*!B*C     complete (32)
AO31HDLLX1         6  positive_unate        D          Q          A*B*!C     complete (32)
AO31HDLLX1         7  positive_unate        D          Q          !A*B*C     complete (32)

AO31HDLLX2         0  positive_unate        A          Q                     complete (32)
AO31HDLLX2         1  positive_unate        B          Q                     complete (32)
AO31HDLLX2         2  positive_unate        C          Q                     complete (32)
AO31HDLLX2         3  positive_unate        D          Q                     complete (32)
AO31HDLLX2         4  positive_unate        D          Q          !A*!B*C    complete (32)
AO31HDLLX2         5  positive_unate        D          Q          A*!B*C     complete (32)
AO31HDLLX2         6  positive_unate        D          Q          A*B*!C     complete (32)
AO31HDLLX2         7  positive_unate        D          Q          !A*B*C     complete (32)

AO31HDLLX4         0  positive_unate        A          Q                     complete (32)
AO31HDLLX4         1  positive_unate        B          Q                     complete (32)
AO31HDLLX4         2  positive_unate        C          Q                     complete (32)
AO31HDLLX4         3  positive_unate        D          Q                     complete (32)
AO31HDLLX4         4  positive_unate        D          Q          !A*!B*C    complete (32)
AO31HDLLX4         5  positive_unate        D          Q          A*!B*C     complete (32)
AO31HDLLX4         6  positive_unate        D          Q          A*B*!C     complete (32)
AO31HDLLX4         7  positive_unate        D          Q          !A*B*C     complete (32)

AO321HDLLX0        0  positive_unate        A          Q                     complete (32)
AO321HDLLX0        1  positive_unate        A          Q          B*C*!D*E*!F complete (32)
AO321HDLLX0        2  positive_unate        B          Q                     complete (32)
AO321HDLLX0        3  positive_unate        B          Q          A*C*!D*E*!F complete (32)
AO321HDLLX0        4  positive_unate        C          Q                     complete (32)
AO321HDLLX0        5  positive_unate        C          Q          A*B*!D*E*!F complete (32)
AO321HDLLX0        6  positive_unate        D          Q                     complete (32)
AO321HDLLX0        7  positive_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX0        8  positive_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX0        9  positive_unate        E          Q                     complete (32)
AO321HDLLX0        10 positive_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX0        11 positive_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX0        12 positive_unate        F          Q                     complete (32)
AO321HDLLX0        13 positive_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AO321HDLLX0        14 positive_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AO321HDLLX0        15 positive_unate        F          Q          !A*B*C*!D*E complete (32)

AO321HDLLX1        0  positive_unate        A          Q                     complete (32)
AO321HDLLX1        1  positive_unate        A          Q          B*C*!D*E*!F complete (32)
AO321HDLLX1        2  positive_unate        B          Q                     complete (32)
AO321HDLLX1        3  positive_unate        B          Q          A*C*!D*E*!F complete (32)
AO321HDLLX1        4  positive_unate        C          Q                     complete (32)
AO321HDLLX1        5  positive_unate        C          Q          A*B*!D*E*!F complete (32)
AO321HDLLX1        6  positive_unate        D          Q                     complete (32)
AO321HDLLX1        7  positive_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX1        8  positive_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX1        9  positive_unate        E          Q                     complete (32)
AO321HDLLX1        10 positive_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX1        11 positive_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX1        12 positive_unate        F          Q                     complete (32)
AO321HDLLX1        13 positive_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AO321HDLLX1        14 positive_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AO321HDLLX1        15 positive_unate        F          Q          !A*B*C*!D*E complete (32)

AO321HDLLX2        0  positive_unate        A          Q                     complete (32)
AO321HDLLX2        1  positive_unate        A          Q          B*C*!D*E*!F complete (32)
AO321HDLLX2        2  positive_unate        B          Q                     complete (32)
AO321HDLLX2        3  positive_unate        B          Q          A*C*!D*E*!F complete (32)
AO321HDLLX2        4  positive_unate        C          Q                     complete (32)
AO321HDLLX2        5  positive_unate        C          Q          A*B*!D*E*!F complete (32)
AO321HDLLX2        6  positive_unate        D          Q                     complete (32)
AO321HDLLX2        7  positive_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX2        8  positive_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX2        9  positive_unate        E          Q                     complete (32)
AO321HDLLX2        10 positive_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX2        11 positive_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX2        12 positive_unate        F          Q                     complete (32)
AO321HDLLX2        13 positive_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AO321HDLLX2        14 positive_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AO321HDLLX2        15 positive_unate        F          Q          !A*B*C*!D*E complete (32)

AO321HDLLX4        0  positive_unate        A          Q                     complete (32)
AO321HDLLX4        1  positive_unate        A          Q          B*C*!D*E*!F complete (32)
AO321HDLLX4        2  positive_unate        B          Q                     complete (32)
AO321HDLLX4        3  positive_unate        B          Q          A*C*!D*E*!F complete (32)
AO321HDLLX4        4  positive_unate        C          Q                     complete (32)
AO321HDLLX4        5  positive_unate        C          Q          A*B*!D*E*!F complete (32)
AO321HDLLX4        6  positive_unate        D          Q                     complete (32)
AO321HDLLX4        7  positive_unate        D          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX4        8  positive_unate        D          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX4        9  positive_unate        E          Q                     complete (32)
AO321HDLLX4        10 positive_unate        E          Q          (A*B*!C)+(!A*!B*C) complete (32)
AO321HDLLX4        11 positive_unate        E          Q          (A*!B*C)+(!A*B*C) complete (32)
AO321HDLLX4        12 positive_unate        F          Q                     complete (32)
AO321HDLLX4        13 positive_unate        F          Q          (!C*E)+(!B*C*D*!E)+(A*!B*C*!D*!E)+(!A*B*C*!D*!E) complete (32)
AO321HDLLX4        14 positive_unate        F          Q          (!A*B*C*D*!E)+(A*!B*C*!D*E) complete (32)
AO321HDLLX4        15 positive_unate        F          Q          !A*B*C*!D*E complete (32)

AO32HDLLX0         0  positive_unate        A          Q                     complete (32)
AO32HDLLX0         1  positive_unate        A          Q          E          complete (32)
AO32HDLLX0         2  positive_unate        B          Q                     complete (32)
AO32HDLLX0         3  positive_unate        B          Q          E          complete (32)
AO32HDLLX0         4  positive_unate        C          Q                     complete (32)
AO32HDLLX0         5  positive_unate        C          Q          E          complete (32)
AO32HDLLX0         6  positive_unate        D          Q                     complete (32)
AO32HDLLX0         7  positive_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AO32HDLLX0         8  positive_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AO32HDLLX0         9  positive_unate        E          Q                     complete (32)
AO32HDLLX0         10 positive_unate        E          Q          A*B*!C     complete (32)
AO32HDLLX0         11 positive_unate        E          Q          !A*!B*C    complete (32)
AO32HDLLX0         12 positive_unate        E          Q          A*!B*C     complete (32)
AO32HDLLX0         13 positive_unate        E          Q          !A*B*C     complete (32)

AO32HDLLX1         0  positive_unate        A          Q                     complete (32)
AO32HDLLX1         1  positive_unate        A          Q          E          complete (32)
AO32HDLLX1         2  positive_unate        B          Q                     complete (32)
AO32HDLLX1         3  positive_unate        B          Q          E          complete (32)
AO32HDLLX1         4  positive_unate        C          Q                     complete (32)
AO32HDLLX1         5  positive_unate        C          Q          E          complete (32)
AO32HDLLX1         6  positive_unate        D          Q                     complete (32)
AO32HDLLX1         7  positive_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AO32HDLLX1         8  positive_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AO32HDLLX1         9  positive_unate        E          Q                     complete (32)
AO32HDLLX1         10 positive_unate        E          Q          A*B*!C     complete (32)
AO32HDLLX1         11 positive_unate        E          Q          !A*!B*C    complete (32)
AO32HDLLX1         12 positive_unate        E          Q          A*!B*C     complete (32)
AO32HDLLX1         13 positive_unate        E          Q          !A*B*C     complete (32)

AO32HDLLX2         0  positive_unate        A          Q                     complete (32)
AO32HDLLX2         1  positive_unate        A          Q          E          complete (32)
AO32HDLLX2         2  positive_unate        B          Q                     complete (32)
AO32HDLLX2         3  positive_unate        B          Q          E          complete (32)
AO32HDLLX2         4  positive_unate        C          Q                     complete (32)
AO32HDLLX2         5  positive_unate        C          Q          E          complete (32)
AO32HDLLX2         6  positive_unate        D          Q                     complete (32)
AO32HDLLX2         7  positive_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AO32HDLLX2         8  positive_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AO32HDLLX2         9  positive_unate        E          Q                     complete (32)
AO32HDLLX2         10 positive_unate        E          Q          A*B*!C     complete (32)
AO32HDLLX2         11 positive_unate        E          Q          !A*!B*C    complete (32)
AO32HDLLX2         12 positive_unate        E          Q          A*!B*C     complete (32)
AO32HDLLX2         13 positive_unate        E          Q          !A*B*C     complete (32)

AO32HDLLX4         0  positive_unate        A          Q                     complete (32)
AO32HDLLX4         1  positive_unate        A          Q          E          complete (32)
AO32HDLLX4         2  positive_unate        B          Q                     complete (32)
AO32HDLLX4         3  positive_unate        B          Q          E          complete (32)
AO32HDLLX4         4  positive_unate        C          Q                     complete (32)
AO32HDLLX4         5  positive_unate        C          Q          E          complete (32)
AO32HDLLX4         6  positive_unate        D          Q                     complete (32)
AO32HDLLX4         7  positive_unate        D          Q          (!A*!B*C)+(A*B*!C) complete (32)
AO32HDLLX4         8  positive_unate        D          Q          (!A*B*C)+(A*!B*C) complete (32)
AO32HDLLX4         9  positive_unate        E          Q                     complete (32)
AO32HDLLX4         10 positive_unate        E          Q          A*B*!C     complete (32)
AO32HDLLX4         11 positive_unate        E          Q          !A*!B*C    complete (32)
AO32HDLLX4         12 positive_unate        E          Q          A*!B*C     complete (32)
AO32HDLLX4         13 positive_unate        E          Q          !A*B*C     complete (32)

AO33HDLLX0         0  positive_unate        A          Q                     complete (32)
AO33HDLLX0         1  positive_unate        A          Q          B*C*!D*E*F complete (32)
AO33HDLLX0         2  positive_unate        B          Q                     complete (32)
AO33HDLLX0         3  positive_unate        B          Q          A*C*!D*E*F complete (32)
AO33HDLLX0         4  positive_unate        C          Q                     complete (32)
AO33HDLLX0         5  positive_unate        C          Q          A*B*!D*E*F complete (32)
AO33HDLLX0         6  positive_unate        D          Q                     complete (32)
AO33HDLLX0         7  positive_unate        D          Q          C          complete (32)
AO33HDLLX0         8  positive_unate        E          Q                     complete (32)
AO33HDLLX0         9  positive_unate        E          Q          C          complete (32)
AO33HDLLX0         10 positive_unate        F          Q                     complete (32)
AO33HDLLX0         11 positive_unate        F          Q          C          complete (32)

AO33HDLLX1         0  positive_unate        A          Q                     complete (32)
AO33HDLLX1         1  positive_unate        A          Q          B*C*!D*E*F complete (32)
AO33HDLLX1         2  positive_unate        B          Q                     complete (32)
AO33HDLLX1         3  positive_unate        B          Q          A*C*!D*E*F complete (32)
AO33HDLLX1         4  positive_unate        C          Q                     complete (32)
AO33HDLLX1         5  positive_unate        C          Q          A*B*!D*E*F complete (32)
AO33HDLLX1         6  positive_unate        D          Q                     complete (32)
AO33HDLLX1         7  positive_unate        D          Q          C          complete (32)
AO33HDLLX1         8  positive_unate        E          Q                     complete (32)
AO33HDLLX1         9  positive_unate        E          Q          C          complete (32)
AO33HDLLX1         10 positive_unate        F          Q                     complete (32)
AO33HDLLX1         11 positive_unate        F          Q          C          complete (32)

AO33HDLLX2         0  positive_unate        A          Q                     complete (32)
AO33HDLLX2         1  positive_unate        A          Q          B*C*!D*E*F complete (32)
AO33HDLLX2         2  positive_unate        B          Q                     complete (32)
AO33HDLLX2         3  positive_unate        B          Q          A*C*!D*E*F complete (32)
AO33HDLLX2         4  positive_unate        C          Q                     complete (32)
AO33HDLLX2         5  positive_unate        C          Q          A*B*!D*E*F complete (32)
AO33HDLLX2         6  positive_unate        D          Q                     complete (32)
AO33HDLLX2         7  positive_unate        D          Q          C          complete (32)
AO33HDLLX2         8  positive_unate        E          Q                     complete (32)
AO33HDLLX2         9  positive_unate        E          Q          C          complete (32)
AO33HDLLX2         10 positive_unate        F          Q                     complete (32)
AO33HDLLX2         11 positive_unate        F          Q          C          complete (32)

AO33HDLLX4         0  positive_unate        A          Q                     complete (32)
AO33HDLLX4         1  positive_unate        A          Q          B*C*!D*E*F complete (32)
AO33HDLLX4         2  positive_unate        B          Q                     complete (32)
AO33HDLLX4         3  positive_unate        B          Q          A*C*!D*E*F complete (32)
AO33HDLLX4         4  positive_unate        C          Q                     complete (32)
AO33HDLLX4         5  positive_unate        C          Q          A*B*!D*E*F complete (32)
AO33HDLLX4         6  positive_unate        D          Q                     complete (32)
AO33HDLLX4         7  positive_unate        D          Q          C          complete (32)
AO33HDLLX4         8  positive_unate        E          Q                     complete (32)
AO33HDLLX4         9  positive_unate        E          Q          C          complete (32)
AO33HDLLX4         10 positive_unate        F          Q                     complete (32)
AO33HDLLX4         11 positive_unate        F          Q          C          complete (32)

BTHHDLLX12         0  positive_unate        A          Q                     complete (32)
BTHHDLLX12         1  enable_high           E          Q                     complete (32)
BTHHDLLX12         2  disable_low           E          Q                     complete (32)

BTHHDLLX1          0  positive_unate        A          Q                     complete (32)
BTHHDLLX1          1  enable_high           E          Q                     complete (32)
BTHHDLLX1          2  disable_low           E          Q                     complete (32)

BTHHDLLX2          0  positive_unate        A          Q                     complete (32)
BTHHDLLX2          1  enable_high           E          Q                     complete (32)
BTHHDLLX2          2  disable_low           E          Q                     complete (32)

BTHHDLLX3          0  positive_unate        A          Q                     complete (32)
BTHHDLLX3          1  enable_high           E          Q                     complete (32)
BTHHDLLX3          2  disable_low           E          Q                     complete (32)

BTHHDLLX4          0  positive_unate        A          Q                     complete (32)
BTHHDLLX4          1  enable_high           E          Q                     complete (32)
BTHHDLLX4          2  disable_low           E          Q                     complete (32)

BTHHDLLX6          0  positive_unate        A          Q                     complete (32)
BTHHDLLX6          1  enable_high           E          Q                     complete (32)
BTHHDLLX6          2  disable_low           E          Q                     complete (32)

BTHHDLLX8          0  positive_unate        A          Q                     complete (32)
BTHHDLLX8          1  enable_high           E          Q                     complete (32)
BTHHDLLX8          2  disable_low           E          Q                     complete (32)

BTLHDLLX12         0  positive_unate        A          Q                     complete (32)
BTLHDLLX12         1  enable_low            EN         Q                     complete (32)
BTLHDLLX12         2  disable_high          EN         Q                     complete (32)

BTLHDLLX1          0  positive_unate        A          Q                     complete (32)
BTLHDLLX1          1  enable_low            EN         Q                     complete (32)
BTLHDLLX1          2  disable_high          EN         Q                     complete (32)

BTLHDLLX2          0  positive_unate        A          Q                     complete (32)
BTLHDLLX2          1  enable_low            EN         Q                     complete (32)
BTLHDLLX2          2  disable_high          EN         Q                     complete (32)

BTLHDLLX3          0  positive_unate        A          Q                     complete (32)
BTLHDLLX3          1  enable_low            EN         Q                     complete (32)
BTLHDLLX3          2  disable_high          EN         Q                     complete (32)

BTLHDLLX4          0  positive_unate        A          Q                     complete (32)
BTLHDLLX4          1  enable_low            EN         Q                     complete (32)
BTLHDLLX4          2  disable_high          EN         Q                     complete (32)

BTLHDLLX6          0  positive_unate        A          Q                     complete (32)
BTLHDLLX6          1  enable_low            EN         Q                     complete (32)
BTLHDLLX6          2  disable_high          EN         Q                     complete (32)

BTLHDLLX8          0  positive_unate        A          Q                     complete (32)
BTLHDLLX8          1  enable_low            EN         Q                     complete (32)
BTLHDLLX8          2  disable_high          EN         Q                     complete (32)

BUHDLLX0           0  positive_unate        A          Q                     complete (32)

BUHDLLX12          0  positive_unate        A          Q                     complete (32)

BUHDLLX1           0  positive_unate        A          Q                     complete (32)

BUHDLLX2           0  positive_unate        A          Q                     complete (32)

BUHDLLX3           0  positive_unate        A          Q                     complete (32)

BUHDLLX4           0  positive_unate        A          Q                     complete (32)

BUHDLLX6           0  positive_unate        A          Q                     complete (32)

BUHDLLX8           0  positive_unate        A          Q                     complete (32)

CAGHDLLX0          0  positive_unate        A          CO                    complete (32)
CAGHDLLX0          1  positive_unate        B          CO                    complete (32)
CAGHDLLX0          2  positive_unate        CI         CO                    complete (32)

CAGHDLLX1          0  positive_unate        A          CO                    complete (32)
CAGHDLLX1          1  positive_unate        B          CO                    complete (32)
CAGHDLLX1          2  positive_unate        CI         CO                    complete (32)

CAGHDLLX2          0  positive_unate        A          CO                    complete (32)
CAGHDLLX2          1  positive_unate        B          CO                    complete (32)
CAGHDLLX2          2  positive_unate        CI         CO                    complete (32)

CAGHDLLX4          0  positive_unate        A          CO                    complete (32)
CAGHDLLX4          1  positive_unate        B          CO                    complete (32)
CAGHDLLX4          2  positive_unate        CI         CO                    complete (32)

DFFHDLLX0          0  clock_pulse_width_high CN        CN                    complete (16)
DFFHDLLX0          1  clock_pulse_width_low CN         CN                    complete (16)
DFFHDLLX0          2  setup_clk_fall        CN         D                     complete (16)
DFFHDLLX0          3  hold_clk_fall         CN         D                     complete (16)
DFFHDLLX0          4  falling_edge          CN         Q                     complete (32)
DFFHDLLX0          5  falling_edge          CN         QN                    complete (32)

DFFHDLLX1          0  clock_pulse_width_high CN        CN                    complete (16)
DFFHDLLX1          1  clock_pulse_width_low CN         CN                    complete (16)
DFFHDLLX1          2  setup_clk_fall        CN         D                     complete (16)
DFFHDLLX1          3  hold_clk_fall         CN         D                     complete (16)
DFFHDLLX1          4  falling_edge          CN         Q                     complete (32)
DFFHDLLX1          5  falling_edge          CN         QN                    complete (32)

DFFHDLLX2          0  clock_pulse_width_high CN        CN                    complete (16)
DFFHDLLX2          1  clock_pulse_width_low CN         CN                    complete (16)
DFFHDLLX2          2  setup_clk_fall        CN         D                     complete (16)
DFFHDLLX2          3  hold_clk_fall         CN         D                     complete (16)
DFFHDLLX2          4  falling_edge          CN         Q                     complete (32)
DFFHDLLX2          5  falling_edge          CN         QN                    complete (32)

DFFHDLLX4          0  clock_pulse_width_high CN        CN                    complete (16)
DFFHDLLX4          1  clock_pulse_width_low CN         CN                    complete (16)
DFFHDLLX4          2  setup_clk_fall        CN         D                     complete (16)
DFFHDLLX4          3  hold_clk_fall         CN         D                     complete (16)
DFFHDLLX4          4  falling_edge          CN         Q                     complete (32)
DFFHDLLX4          5  falling_edge          CN         QN                    complete (32)

DFFQHDLLX0         0  clock_pulse_width_high CN        CN                    complete (16)
DFFQHDLLX0         1  clock_pulse_width_low CN         CN                    complete (16)
DFFQHDLLX0         2  setup_clk_fall        CN         D                     complete (16)
DFFQHDLLX0         3  hold_clk_fall         CN         D                     complete (16)
DFFQHDLLX0         4  falling_edge          CN         Q                     complete (32)

DFFQHDLLX1         0  clock_pulse_width_high CN        CN                    complete (16)
DFFQHDLLX1         1  clock_pulse_width_low CN         CN                    complete (16)
DFFQHDLLX1         2  setup_clk_fall        CN         D                     complete (16)
DFFQHDLLX1         3  hold_clk_fall         CN         D                     complete (16)
DFFQHDLLX1         4  falling_edge          CN         Q                     complete (32)

DFFQHDLLX2         0  clock_pulse_width_high CN        CN                    complete (16)
DFFQHDLLX2         1  clock_pulse_width_low CN         CN                    complete (16)
DFFQHDLLX2         2  setup_clk_fall        CN         D                     complete (16)
DFFQHDLLX2         3  hold_clk_fall         CN         D                     complete (16)
DFFQHDLLX2         4  falling_edge          CN         Q                     complete (32)

DFFQHDLLX4         0  clock_pulse_width_high CN        CN                    complete (16)
DFFQHDLLX4         1  clock_pulse_width_low CN         CN                    complete (16)
DFFQHDLLX4         2  setup_clk_fall        CN         D                     complete (16)
DFFQHDLLX4         3  hold_clk_fall         CN         D                     complete (16)
DFFQHDLLX4         4  falling_edge          CN         Q                     complete (32)

DFFRHDLLX0         0  clock_pulse_width_high CN        CN                    complete (16)
DFFRHDLLX0         1  clock_pulse_width_low CN         CN                    complete (16)
DFFRHDLLX0         2  setup_clk_fall        CN         D                     complete (16)
DFFRHDLLX0         3  hold_clk_fall         CN         D                     complete (16)
DFFRHDLLX0         4  clock_pulse_width_high RN        RN                    empty (8)
DFFRHDLLX0         5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRHDLLX0         6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRHDLLX0         7  clear_low             RN         Q                     complete (16)
DFFRHDLLX0         8  falling_edge          CN         Q                     complete (32)
DFFRHDLLX0         9  preset_low            RN         QN                    complete (16)
DFFRHDLLX0         10 falling_edge          CN         QN                    complete (32)

DFFRHDLLX1         0  clock_pulse_width_high CN        CN                    complete (16)
DFFRHDLLX1         1  clock_pulse_width_low CN         CN                    complete (16)
DFFRHDLLX1         2  setup_clk_fall        CN         D                     complete (16)
DFFRHDLLX1         3  hold_clk_fall         CN         D                     complete (16)
DFFRHDLLX1         4  clock_pulse_width_high RN        RN                    empty (8)
DFFRHDLLX1         5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRHDLLX1         6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRHDLLX1         7  clear_low             RN         Q                     complete (16)
DFFRHDLLX1         8  falling_edge          CN         Q                     complete (32)
DFFRHDLLX1         9  preset_low            RN         QN                    complete (16)
DFFRHDLLX1         10 falling_edge          CN         QN                    complete (32)

DFFRHDLLX2         0  clock_pulse_width_high CN        CN                    complete (16)
DFFRHDLLX2         1  clock_pulse_width_low CN         CN                    complete (16)
DFFRHDLLX2         2  setup_clk_fall        CN         D                     complete (16)
DFFRHDLLX2         3  hold_clk_fall         CN         D                     complete (16)
DFFRHDLLX2         4  clock_pulse_width_high RN        RN                    empty (8)
DFFRHDLLX2         5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRHDLLX2         6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRHDLLX2         7  clear_low             RN         Q                     complete (16)
DFFRHDLLX2         8  falling_edge          CN         Q                     complete (32)
DFFRHDLLX2         9  preset_low            RN         QN                    complete (16)
DFFRHDLLX2         10 falling_edge          CN         QN                    complete (32)

DFFRHDLLX4         0  clock_pulse_width_high CN        CN                    complete (16)
DFFRHDLLX4         1  clock_pulse_width_low CN         CN                    complete (16)
DFFRHDLLX4         2  setup_clk_fall        CN         D                     complete (16)
DFFRHDLLX4         3  hold_clk_fall         CN         D                     complete (16)
DFFRHDLLX4         4  clock_pulse_width_high RN        RN                    empty (8)
DFFRHDLLX4         5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRHDLLX4         6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRHDLLX4         7  clear_low             RN         Q                     complete (16)
DFFRHDLLX4         8  falling_edge          CN         Q                     complete (32)
DFFRHDLLX4         9  preset_low            RN         QN                    complete (16)
DFFRHDLLX4         10 falling_edge          CN         QN                    complete (32)

DFFRQHDLLX0        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRQHDLLX0        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRQHDLLX0        2  setup_clk_fall        CN         D                     complete (16)
DFFRQHDLLX0        3  hold_clk_fall         CN         D                     complete (16)
DFFRQHDLLX0        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRQHDLLX0        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRQHDLLX0        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRQHDLLX0        7  clear_low             RN         Q                     complete (16)
DFFRQHDLLX0        8  falling_edge          CN         Q                     complete (32)

DFFRQHDLLX1        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRQHDLLX1        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRQHDLLX1        2  setup_clk_fall        CN         D                     complete (16)
DFFRQHDLLX1        3  hold_clk_fall         CN         D                     complete (16)
DFFRQHDLLX1        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRQHDLLX1        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRQHDLLX1        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRQHDLLX1        7  clear_low             RN         Q                     complete (16)
DFFRQHDLLX1        8  falling_edge          CN         Q                     complete (32)

DFFRQHDLLX2        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRQHDLLX2        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRQHDLLX2        2  setup_clk_fall        CN         D                     complete (16)
DFFRQHDLLX2        3  hold_clk_fall         CN         D                     complete (16)
DFFRQHDLLX2        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRQHDLLX2        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRQHDLLX2        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRQHDLLX2        7  clear_low             RN         Q                     complete (16)
DFFRQHDLLX2        8  falling_edge          CN         Q                     complete (32)

DFFRQHDLLX4        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRQHDLLX4        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRQHDLLX4        2  setup_clk_fall        CN         D                     complete (16)
DFFRQHDLLX4        3  hold_clk_fall         CN         D                     complete (16)
DFFRQHDLLX4        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRQHDLLX4        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRQHDLLX4        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRQHDLLX4        7  clear_low             RN         Q                     complete (16)
DFFRQHDLLX4        8  falling_edge          CN         Q                     complete (32)

DFFRSHDLLX0        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSHDLLX0        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSHDLLX0        2  setup_clk_fall        CN         D                     complete (16)
DFFRSHDLLX0        3  hold_clk_fall         CN         D                     complete (16)
DFFRSHDLLX0        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSHDLLX0        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSHDLLX0        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSHDLLX0        7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSHDLLX0        8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSHDLLX0        9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSHDLLX0        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSHDLLX0        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSHDLLX0        12 preset_low            SN         Q                     complete (16)
DFFRSHDLLX0        13 clear_low             RN         Q                     complete (32)
DFFRSHDLLX0        14 falling_edge          CN         Q                     complete (32)
DFFRSHDLLX0        15 clear_low             SN         QN                    complete (32)
DFFRSHDLLX0        16 preset_low            RN         QN                    complete (16)
DFFRSHDLLX0        17 falling_edge          CN         QN                    complete (32)

DFFRSHDLLX1        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSHDLLX1        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSHDLLX1        2  setup_clk_fall        CN         D                     complete (16)
DFFRSHDLLX1        3  hold_clk_fall         CN         D                     complete (16)
DFFRSHDLLX1        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSHDLLX1        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSHDLLX1        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSHDLLX1        7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSHDLLX1        8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSHDLLX1        9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSHDLLX1        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSHDLLX1        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSHDLLX1        12 preset_low            SN         Q                     complete (16)
DFFRSHDLLX1        13 clear_low             RN         Q                     complete (32)
DFFRSHDLLX1        14 falling_edge          CN         Q                     complete (32)
DFFRSHDLLX1        15 clear_low             SN         QN                    complete (32)
DFFRSHDLLX1        16 preset_low            RN         QN                    complete (16)
DFFRSHDLLX1        17 falling_edge          CN         QN                    complete (32)

DFFRSHDLLX2        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSHDLLX2        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSHDLLX2        2  setup_clk_fall        CN         D                     complete (16)
DFFRSHDLLX2        3  hold_clk_fall         CN         D                     complete (16)
DFFRSHDLLX2        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSHDLLX2        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSHDLLX2        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSHDLLX2        7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSHDLLX2        8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSHDLLX2        9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSHDLLX2        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSHDLLX2        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSHDLLX2        12 preset_low            SN         Q                     complete (16)
DFFRSHDLLX2        13 clear_low             RN         Q                     complete (32)
DFFRSHDLLX2        14 falling_edge          CN         Q                     complete (32)
DFFRSHDLLX2        15 clear_low             SN         QN                    complete (32)
DFFRSHDLLX2        16 preset_low            RN         QN                    complete (16)
DFFRSHDLLX2        17 falling_edge          CN         QN                    complete (32)

DFFRSHDLLX4        0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSHDLLX4        1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSHDLLX4        2  setup_clk_fall        CN         D                     complete (16)
DFFRSHDLLX4        3  hold_clk_fall         CN         D                     complete (16)
DFFRSHDLLX4        4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSHDLLX4        5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSHDLLX4        6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSHDLLX4        7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSHDLLX4        8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSHDLLX4        9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSHDLLX4        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSHDLLX4        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSHDLLX4        12 preset_low            SN         Q                     complete (16)
DFFRSHDLLX4        13 clear_low             RN         Q                     complete (32)
DFFRSHDLLX4        14 falling_edge          CN         Q                     complete (32)
DFFRSHDLLX4        15 clear_low             SN         QN                    complete (32)
DFFRSHDLLX4        16 preset_low            RN         QN                    complete (16)
DFFRSHDLLX4        17 falling_edge          CN         QN                    complete (32)

DFFRSQHDLLX0       0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSQHDLLX0       1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSQHDLLX0       2  setup_clk_fall        CN         D                     complete (16)
DFFRSQHDLLX0       3  hold_clk_fall         CN         D                     complete (16)
DFFRSQHDLLX0       4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSQHDLLX0       5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSQHDLLX0       6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSQHDLLX0       7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSQHDLLX0       8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSQHDLLX0       9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSQHDLLX0       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSQHDLLX0       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSQHDLLX0       12 preset_low            SN         Q                     complete (16)
DFFRSQHDLLX0       13 clear_low             RN         Q                     complete (32)
DFFRSQHDLLX0       14 falling_edge          CN         Q                     complete (32)

DFFRSQHDLLX1       0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSQHDLLX1       1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSQHDLLX1       2  setup_clk_fall        CN         D                     complete (16)
DFFRSQHDLLX1       3  hold_clk_fall         CN         D                     complete (16)
DFFRSQHDLLX1       4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSQHDLLX1       5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSQHDLLX1       6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSQHDLLX1       7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSQHDLLX1       8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSQHDLLX1       9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSQHDLLX1       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSQHDLLX1       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSQHDLLX1       12 preset_low            SN         Q                     complete (16)
DFFRSQHDLLX1       13 clear_low             RN         Q                     complete (32)
DFFRSQHDLLX1       14 falling_edge          CN         Q                     complete (32)

DFFRSQHDLLX2       0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSQHDLLX2       1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSQHDLLX2       2  setup_clk_fall        CN         D                     complete (16)
DFFRSQHDLLX2       3  hold_clk_fall         CN         D                     complete (16)
DFFRSQHDLLX2       4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSQHDLLX2       5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSQHDLLX2       6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSQHDLLX2       7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSQHDLLX2       8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSQHDLLX2       9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSQHDLLX2       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSQHDLLX2       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSQHDLLX2       12 preset_low            SN         Q                     complete (16)
DFFRSQHDLLX2       13 clear_low             RN         Q                     complete (32)
DFFRSQHDLLX2       14 falling_edge          CN         Q                     complete (32)

DFFRSQHDLLX4       0  clock_pulse_width_high CN        CN                    complete (16)
DFFRSQHDLLX4       1  clock_pulse_width_low CN         CN                    complete (16)
DFFRSQHDLLX4       2  setup_clk_fall        CN         D                     complete (16)
DFFRSQHDLLX4       3  hold_clk_fall         CN         D                     complete (16)
DFFRSQHDLLX4       4  clock_pulse_width_high RN        RN                    empty (8)
DFFRSQHDLLX4       5  recovery_rise_clk_fall CN        RN                    complete (8)
DFFRSQHDLLX4       6  removal_rise_clk_fall CN         RN                    complete (8)
DFFRSQHDLLX4       7  clock_pulse_width_high SN        SN                    empty (8)
DFFRSQHDLLX4       8  recovery_rise_clk_fall CN        SN                    complete (8)
DFFRSQHDLLX4       9  removal_rise_clk_fall CN         SN                    complete (8)
DFFRSQHDLLX4       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFFRSQHDLLX4       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFFRSQHDLLX4       12 preset_low            SN         Q                     complete (16)
DFFRSQHDLLX4       13 clear_low             RN         Q                     complete (32)
DFFRSQHDLLX4       14 falling_edge          CN         Q                     complete (32)

DFFSHDLLX0         0  clock_pulse_width_high CN        CN                    complete (16)
DFFSHDLLX0         1  clock_pulse_width_low CN         CN                    complete (16)
DFFSHDLLX0         2  setup_clk_fall        CN         D                     complete (16)
DFFSHDLLX0         3  hold_clk_fall         CN         D                     complete (16)
DFFSHDLLX0         4  clock_pulse_width_high SN        SN                    empty (8)
DFFSHDLLX0         5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSHDLLX0         6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSHDLLX0         7  preset_low            SN         Q                     complete (16)
DFFSHDLLX0         8  falling_edge          CN         Q                     complete (32)
DFFSHDLLX0         9  clear_low             SN         QN                    complete (16)
DFFSHDLLX0         10 falling_edge          CN         QN                    complete (32)

DFFSHDLLX1         0  clock_pulse_width_high CN        CN                    complete (16)
DFFSHDLLX1         1  clock_pulse_width_low CN         CN                    complete (16)
DFFSHDLLX1         2  setup_clk_fall        CN         D                     complete (16)
DFFSHDLLX1         3  hold_clk_fall         CN         D                     complete (16)
DFFSHDLLX1         4  clock_pulse_width_high SN        SN                    empty (8)
DFFSHDLLX1         5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSHDLLX1         6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSHDLLX1         7  preset_low            SN         Q                     complete (16)
DFFSHDLLX1         8  falling_edge          CN         Q                     complete (32)
DFFSHDLLX1         9  clear_low             SN         QN                    complete (16)
DFFSHDLLX1         10 falling_edge          CN         QN                    complete (32)

DFFSHDLLX2         0  clock_pulse_width_high CN        CN                    complete (16)
DFFSHDLLX2         1  clock_pulse_width_low CN         CN                    complete (16)
DFFSHDLLX2         2  setup_clk_fall        CN         D                     complete (16)
DFFSHDLLX2         3  hold_clk_fall         CN         D                     complete (16)
DFFSHDLLX2         4  clock_pulse_width_high SN        SN                    empty (8)
DFFSHDLLX2         5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSHDLLX2         6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSHDLLX2         7  preset_low            SN         Q                     complete (16)
DFFSHDLLX2         8  falling_edge          CN         Q                     complete (32)
DFFSHDLLX2         9  clear_low             SN         QN                    complete (16)
DFFSHDLLX2         10 falling_edge          CN         QN                    complete (32)

DFFSHDLLX4         0  clock_pulse_width_high CN        CN                    complete (16)
DFFSHDLLX4         1  clock_pulse_width_low CN         CN                    complete (16)
DFFSHDLLX4         2  setup_clk_fall        CN         D                     complete (16)
DFFSHDLLX4         3  hold_clk_fall         CN         D                     complete (16)
DFFSHDLLX4         4  clock_pulse_width_high SN        SN                    empty (8)
DFFSHDLLX4         5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSHDLLX4         6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSHDLLX4         7  preset_low            SN         Q                     complete (16)
DFFSHDLLX4         8  falling_edge          CN         Q                     complete (32)
DFFSHDLLX4         9  clear_low             SN         QN                    complete (16)
DFFSHDLLX4         10 falling_edge          CN         QN                    complete (32)

DFFSQHDLLX0        0  clock_pulse_width_high CN        CN                    complete (16)
DFFSQHDLLX0        1  clock_pulse_width_low CN         CN                    complete (16)
DFFSQHDLLX0        2  setup_clk_fall        CN         D                     complete (16)
DFFSQHDLLX0        3  hold_clk_fall         CN         D                     complete (16)
DFFSQHDLLX0        4  clock_pulse_width_high SN        SN                    empty (8)
DFFSQHDLLX0        5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSQHDLLX0        6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSQHDLLX0        7  preset_low            SN         Q                     complete (16)
DFFSQHDLLX0        8  falling_edge          CN         Q                     complete (32)

DFFSQHDLLX1        0  clock_pulse_width_high CN        CN                    complete (16)
DFFSQHDLLX1        1  clock_pulse_width_low CN         CN                    complete (16)
DFFSQHDLLX1        2  setup_clk_fall        CN         D                     complete (16)
DFFSQHDLLX1        3  hold_clk_fall         CN         D                     complete (16)
DFFSQHDLLX1        4  clock_pulse_width_high SN        SN                    empty (8)
DFFSQHDLLX1        5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSQHDLLX1        6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSQHDLLX1        7  preset_low            SN         Q                     complete (16)
DFFSQHDLLX1        8  falling_edge          CN         Q                     complete (32)

DFFSQHDLLX2        0  clock_pulse_width_high CN        CN                    complete (16)
DFFSQHDLLX2        1  clock_pulse_width_low CN         CN                    complete (16)
DFFSQHDLLX2        2  setup_clk_fall        CN         D                     complete (16)
DFFSQHDLLX2        3  hold_clk_fall         CN         D                     complete (16)
DFFSQHDLLX2        4  clock_pulse_width_high SN        SN                    empty (8)
DFFSQHDLLX2        5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSQHDLLX2        6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSQHDLLX2        7  preset_low            SN         Q                     complete (16)
DFFSQHDLLX2        8  falling_edge          CN         Q                     complete (32)

DFFSQHDLLX4        0  clock_pulse_width_high CN        CN                    complete (16)
DFFSQHDLLX4        1  clock_pulse_width_low CN         CN                    complete (16)
DFFSQHDLLX4        2  setup_clk_fall        CN         D                     complete (16)
DFFSQHDLLX4        3  hold_clk_fall         CN         D                     complete (16)
DFFSQHDLLX4        4  clock_pulse_width_high SN        SN                    empty (8)
DFFSQHDLLX4        5  recovery_rise_clk_fall CN        SN                    complete (8)
DFFSQHDLLX4        6  removal_rise_clk_fall CN         SN                    complete (8)
DFFSQHDLLX4        7  preset_low            SN         Q                     complete (16)
DFFSQHDLLX4        8  falling_edge          CN         Q                     complete (32)

DFRHDLLX0          0  clock_pulse_width_high C         C                     complete (16)
DFRHDLLX0          1  clock_pulse_width_low C          C                     complete (16)
DFRHDLLX0          2  setup_clk_rise        C          D                     complete (16)
DFRHDLLX0          3  hold_clk_rise         C          D                     complete (16)
DFRHDLLX0          4  rising_edge           C          Q                     complete (32)
DFRHDLLX0          5  rising_edge           C          QN                    complete (32)

DFRHDLLX1          0  clock_pulse_width_high C         C                     complete (16)
DFRHDLLX1          1  clock_pulse_width_low C          C                     complete (16)
DFRHDLLX1          2  setup_clk_rise        C          D                     complete (16)
DFRHDLLX1          3  hold_clk_rise         C          D                     complete (16)
DFRHDLLX1          4  rising_edge           C          Q                     complete (32)
DFRHDLLX1          5  rising_edge           C          QN                    complete (32)

DFRHDLLX2          0  clock_pulse_width_high C         C                     complete (16)
DFRHDLLX2          1  clock_pulse_width_low C          C                     complete (16)
DFRHDLLX2          2  setup_clk_rise        C          D                     complete (16)
DFRHDLLX2          3  hold_clk_rise         C          D                     complete (16)
DFRHDLLX2          4  rising_edge           C          Q                     complete (32)
DFRHDLLX2          5  rising_edge           C          QN                    complete (32)

DFRHDLLX4          0  clock_pulse_width_high C         C                     complete (16)
DFRHDLLX4          1  clock_pulse_width_low C          C                     complete (16)
DFRHDLLX4          2  setup_clk_rise        C          D                     complete (16)
DFRHDLLX4          3  hold_clk_rise         C          D                     complete (16)
DFRHDLLX4          4  rising_edge           C          Q                     complete (32)
DFRHDLLX4          5  rising_edge           C          QN                    complete (32)

DFRQHDLLX0         0  clock_pulse_width_high C         C                     complete (16)
DFRQHDLLX0         1  clock_pulse_width_low C          C                     complete (16)
DFRQHDLLX0         2  setup_clk_rise        C          D                     complete (16)
DFRQHDLLX0         3  hold_clk_rise         C          D                     complete (16)
DFRQHDLLX0         4  rising_edge           C          Q                     complete (32)

DFRQHDLLX1         0  clock_pulse_width_high C         C                     complete (16)
DFRQHDLLX1         1  clock_pulse_width_low C          C                     complete (16)
DFRQHDLLX1         2  setup_clk_rise        C          D                     complete (16)
DFRQHDLLX1         3  hold_clk_rise         C          D                     complete (16)
DFRQHDLLX1         4  rising_edge           C          Q                     complete (32)

DFRQHDLLX2         0  clock_pulse_width_high C         C                     complete (16)
DFRQHDLLX2         1  clock_pulse_width_low C          C                     complete (16)
DFRQHDLLX2         2  setup_clk_rise        C          D                     complete (16)
DFRQHDLLX2         3  hold_clk_rise         C          D                     complete (16)
DFRQHDLLX2         4  rising_edge           C          Q                     complete (32)

DFRQHDLLX4         0  clock_pulse_width_high C         C                     complete (16)
DFRQHDLLX4         1  clock_pulse_width_low C          C                     complete (16)
DFRQHDLLX4         2  setup_clk_rise        C          D                     complete (16)
DFRQHDLLX4         3  hold_clk_rise         C          D                     complete (16)
DFRQHDLLX4         4  rising_edge           C          Q                     complete (32)

DFRRHDLLX0         0  clock_pulse_width_high C         C                     complete (16)
DFRRHDLLX0         1  clock_pulse_width_low C          C                     complete (16)
DFRRHDLLX0         2  setup_clk_rise        C          D                     complete (16)
DFRRHDLLX0         3  hold_clk_rise         C          D                     complete (16)
DFRRHDLLX0         4  clock_pulse_width_high RN        RN                    empty (8)
DFRRHDLLX0         5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRHDLLX0         6  removal_rise_clk_rise C          RN                    complete (8)
DFRRHDLLX0         7  clear_low             RN         Q                     complete (16)
DFRRHDLLX0         8  rising_edge           C          Q                     complete (32)
DFRRHDLLX0         9  preset_low            RN         QN                    complete (16)
DFRRHDLLX0         10 rising_edge           C          QN                    complete (32)

DFRRHDLLX1         0  clock_pulse_width_high C         C                     complete (16)
DFRRHDLLX1         1  clock_pulse_width_low C          C                     complete (16)
DFRRHDLLX1         2  setup_clk_rise        C          D                     complete (16)
DFRRHDLLX1         3  hold_clk_rise         C          D                     complete (16)
DFRRHDLLX1         4  clock_pulse_width_high RN        RN                    empty (8)
DFRRHDLLX1         5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRHDLLX1         6  removal_rise_clk_rise C          RN                    complete (8)
DFRRHDLLX1         7  clear_low             RN         Q                     complete (16)
DFRRHDLLX1         8  rising_edge           C          Q                     complete (32)
DFRRHDLLX1         9  preset_low            RN         QN                    complete (16)
DFRRHDLLX1         10 rising_edge           C          QN                    complete (32)

DFRRHDLLX2         0  clock_pulse_width_high C         C                     complete (16)
DFRRHDLLX2         1  clock_pulse_width_low C          C                     complete (16)
DFRRHDLLX2         2  setup_clk_rise        C          D                     complete (16)
DFRRHDLLX2         3  hold_clk_rise         C          D                     complete (16)
DFRRHDLLX2         4  clock_pulse_width_high RN        RN                    empty (8)
DFRRHDLLX2         5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRHDLLX2         6  removal_rise_clk_rise C          RN                    complete (8)
DFRRHDLLX2         7  clear_low             RN         Q                     complete (16)
DFRRHDLLX2         8  rising_edge           C          Q                     complete (32)
DFRRHDLLX2         9  preset_low            RN         QN                    complete (16)
DFRRHDLLX2         10 rising_edge           C          QN                    complete (32)

DFRRHDLLX4         0  clock_pulse_width_high C         C                     complete (16)
DFRRHDLLX4         1  clock_pulse_width_low C          C                     complete (16)
DFRRHDLLX4         2  setup_clk_rise        C          D                     complete (16)
DFRRHDLLX4         3  hold_clk_rise         C          D                     complete (16)
DFRRHDLLX4         4  clock_pulse_width_high RN        RN                    empty (8)
DFRRHDLLX4         5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRHDLLX4         6  removal_rise_clk_rise C          RN                    complete (8)
DFRRHDLLX4         7  clear_low             RN         Q                     complete (16)
DFRRHDLLX4         8  rising_edge           C          Q                     complete (32)
DFRRHDLLX4         9  preset_low            RN         QN                    complete (16)
DFRRHDLLX4         10 rising_edge           C          QN                    complete (32)

DFRRQHDLLX0        0  clock_pulse_width_high C         C                     complete (16)
DFRRQHDLLX0        1  clock_pulse_width_low C          C                     complete (16)
DFRRQHDLLX0        2  setup_clk_rise        C          D                     complete (16)
DFRRQHDLLX0        3  hold_clk_rise         C          D                     complete (16)
DFRRQHDLLX0        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRQHDLLX0        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRQHDLLX0        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRQHDLLX0        7  clear_low             RN         Q                     complete (16)
DFRRQHDLLX0        8  rising_edge           C          Q                     complete (32)

DFRRQHDLLX1        0  clock_pulse_width_high C         C                     complete (16)
DFRRQHDLLX1        1  clock_pulse_width_low C          C                     complete (16)
DFRRQHDLLX1        2  setup_clk_rise        C          D                     complete (16)
DFRRQHDLLX1        3  hold_clk_rise         C          D                     complete (16)
DFRRQHDLLX1        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRQHDLLX1        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRQHDLLX1        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRQHDLLX1        7  clear_low             RN         Q                     complete (16)
DFRRQHDLLX1        8  rising_edge           C          Q                     complete (32)

DFRRQHDLLX2        0  clock_pulse_width_high C         C                     complete (16)
DFRRQHDLLX2        1  clock_pulse_width_low C          C                     complete (16)
DFRRQHDLLX2        2  setup_clk_rise        C          D                     complete (16)
DFRRQHDLLX2        3  hold_clk_rise         C          D                     complete (16)
DFRRQHDLLX2        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRQHDLLX2        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRQHDLLX2        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRQHDLLX2        7  clear_low             RN         Q                     complete (16)
DFRRQHDLLX2        8  rising_edge           C          Q                     complete (32)

DFRRQHDLLX4        0  clock_pulse_width_high C         C                     complete (16)
DFRRQHDLLX4        1  clock_pulse_width_low C          C                     complete (16)
DFRRQHDLLX4        2  setup_clk_rise        C          D                     complete (16)
DFRRQHDLLX4        3  hold_clk_rise         C          D                     complete (16)
DFRRQHDLLX4        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRQHDLLX4        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRQHDLLX4        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRQHDLLX4        7  clear_low             RN         Q                     complete (16)
DFRRQHDLLX4        8  rising_edge           C          Q                     complete (32)

DFRRSHDLLX0        0  clock_pulse_width_high C         C                     complete (16)
DFRRSHDLLX0        1  clock_pulse_width_low C          C                     complete (16)
DFRRSHDLLX0        2  setup_clk_rise        C          D                     complete (16)
DFRRSHDLLX0        3  hold_clk_rise         C          D                     complete (16)
DFRRSHDLLX0        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSHDLLX0        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSHDLLX0        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSHDLLX0        7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSHDLLX0        8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSHDLLX0        9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSHDLLX0        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSHDLLX0        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSHDLLX0        12 preset_low            SN         Q                     complete (16)
DFRRSHDLLX0        13 clear_low             RN         Q                     complete (32)
DFRRSHDLLX0        14 rising_edge           C          Q                     complete (32)
DFRRSHDLLX0        15 clear_low             SN         QN                    complete (32)
DFRRSHDLLX0        16 preset_low            RN         QN                    complete (16)
DFRRSHDLLX0        17 rising_edge           C          QN                    complete (32)

DFRRSHDLLX1        0  clock_pulse_width_high C         C                     complete (16)
DFRRSHDLLX1        1  clock_pulse_width_low C          C                     complete (16)
DFRRSHDLLX1        2  setup_clk_rise        C          D                     complete (16)
DFRRSHDLLX1        3  hold_clk_rise         C          D                     complete (16)
DFRRSHDLLX1        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSHDLLX1        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSHDLLX1        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSHDLLX1        7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSHDLLX1        8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSHDLLX1        9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSHDLLX1        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSHDLLX1        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSHDLLX1        12 preset_low            SN         Q                     complete (16)
DFRRSHDLLX1        13 clear_low             RN         Q                     complete (32)
DFRRSHDLLX1        14 rising_edge           C          Q                     complete (32)
DFRRSHDLLX1        15 clear_low             SN         QN                    complete (32)
DFRRSHDLLX1        16 preset_low            RN         QN                    complete (16)
DFRRSHDLLX1        17 rising_edge           C          QN                    complete (32)

DFRRSHDLLX2        0  clock_pulse_width_high C         C                     complete (16)
DFRRSHDLLX2        1  clock_pulse_width_low C          C                     complete (16)
DFRRSHDLLX2        2  setup_clk_rise        C          D                     complete (16)
DFRRSHDLLX2        3  hold_clk_rise         C          D                     complete (16)
DFRRSHDLLX2        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSHDLLX2        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSHDLLX2        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSHDLLX2        7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSHDLLX2        8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSHDLLX2        9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSHDLLX2        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSHDLLX2        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSHDLLX2        12 preset_low            SN         Q                     complete (16)
DFRRSHDLLX2        13 clear_low             RN         Q                     complete (32)
DFRRSHDLLX2        14 rising_edge           C          Q                     complete (32)
DFRRSHDLLX2        15 clear_low             SN         QN                    complete (32)
DFRRSHDLLX2        16 preset_low            RN         QN                    complete (16)
DFRRSHDLLX2        17 rising_edge           C          QN                    complete (32)

DFRRSHDLLX4        0  clock_pulse_width_high C         C                     complete (16)
DFRRSHDLLX4        1  clock_pulse_width_low C          C                     complete (16)
DFRRSHDLLX4        2  setup_clk_rise        C          D                     complete (16)
DFRRSHDLLX4        3  hold_clk_rise         C          D                     complete (16)
DFRRSHDLLX4        4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSHDLLX4        5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSHDLLX4        6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSHDLLX4        7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSHDLLX4        8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSHDLLX4        9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSHDLLX4        10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSHDLLX4        11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSHDLLX4        12 preset_low            SN         Q                     complete (16)
DFRRSHDLLX4        13 clear_low             RN         Q                     complete (32)
DFRRSHDLLX4        14 rising_edge           C          Q                     complete (32)
DFRRSHDLLX4        15 clear_low             SN         QN                    complete (32)
DFRRSHDLLX4        16 preset_low            RN         QN                    complete (16)
DFRRSHDLLX4        17 rising_edge           C          QN                    complete (32)

DFRRSQHDLLX0       0  clock_pulse_width_high C         C                     complete (16)
DFRRSQHDLLX0       1  clock_pulse_width_low C          C                     complete (16)
DFRRSQHDLLX0       2  setup_clk_rise        C          D                     complete (16)
DFRRSQHDLLX0       3  hold_clk_rise         C          D                     complete (16)
DFRRSQHDLLX0       4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSQHDLLX0       5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSQHDLLX0       6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSQHDLLX0       7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSQHDLLX0       8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSQHDLLX0       9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSQHDLLX0       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSQHDLLX0       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSQHDLLX0       12 preset_low            SN         Q                     complete (16)
DFRRSQHDLLX0       13 clear_low             RN         Q                     complete (32)
DFRRSQHDLLX0       14 rising_edge           C          Q                     complete (32)

DFRRSQHDLLX1       0  clock_pulse_width_high C         C                     complete (16)
DFRRSQHDLLX1       1  clock_pulse_width_low C          C                     complete (16)
DFRRSQHDLLX1       2  setup_clk_rise        C          D                     complete (16)
DFRRSQHDLLX1       3  hold_clk_rise         C          D                     complete (16)
DFRRSQHDLLX1       4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSQHDLLX1       5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSQHDLLX1       6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSQHDLLX1       7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSQHDLLX1       8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSQHDLLX1       9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSQHDLLX1       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSQHDLLX1       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSQHDLLX1       12 preset_low            SN         Q                     complete (16)
DFRRSQHDLLX1       13 clear_low             RN         Q                     complete (32)
DFRRSQHDLLX1       14 rising_edge           C          Q                     complete (32)

DFRRSQHDLLX2       0  clock_pulse_width_high C         C                     complete (16)
DFRRSQHDLLX2       1  clock_pulse_width_low C          C                     complete (16)
DFRRSQHDLLX2       2  setup_clk_rise        C          D                     complete (16)
DFRRSQHDLLX2       3  hold_clk_rise         C          D                     complete (16)
DFRRSQHDLLX2       4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSQHDLLX2       5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSQHDLLX2       6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSQHDLLX2       7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSQHDLLX2       8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSQHDLLX2       9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSQHDLLX2       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSQHDLLX2       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSQHDLLX2       12 preset_low            SN         Q                     complete (16)
DFRRSQHDLLX2       13 clear_low             RN         Q                     complete (32)
DFRRSQHDLLX2       14 rising_edge           C          Q                     complete (32)

DFRRSQHDLLX4       0  clock_pulse_width_high C         C                     complete (16)
DFRRSQHDLLX4       1  clock_pulse_width_low C          C                     complete (16)
DFRRSQHDLLX4       2  setup_clk_rise        C          D                     complete (16)
DFRRSQHDLLX4       3  hold_clk_rise         C          D                     complete (16)
DFRRSQHDLLX4       4  clock_pulse_width_high RN        RN                    empty (8)
DFRRSQHDLLX4       5  recovery_rise_clk_rise C         RN                    complete (8)
DFRRSQHDLLX4       6  removal_rise_clk_rise C          RN                    complete (8)
DFRRSQHDLLX4       7  clock_pulse_width_high SN        SN                    empty (8)
DFRRSQHDLLX4       8  recovery_rise_clk_rise C         SN                    complete (8)
DFRRSQHDLLX4       9  removal_rise_clk_rise C          SN                    complete (8)
DFRRSQHDLLX4       10 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DFRRSQHDLLX4       11 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DFRRSQHDLLX4       12 preset_low            SN         Q                     complete (16)
DFRRSQHDLLX4       13 clear_low             RN         Q                     complete (32)
DFRRSQHDLLX4       14 rising_edge           C          Q                     complete (32)

DFRSHDLLX0         0  clock_pulse_width_high C         C                     complete (16)
DFRSHDLLX0         1  clock_pulse_width_low C          C                     complete (16)
DFRSHDLLX0         2  setup_clk_rise        C          D                     complete (16)
DFRSHDLLX0         3  hold_clk_rise         C          D                     complete (16)
DFRSHDLLX0         4  clock_pulse_width_high SN        SN                    empty (8)
DFRSHDLLX0         5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSHDLLX0         6  removal_rise_clk_rise C          SN                    complete (8)
DFRSHDLLX0         7  preset_low            SN         Q                     complete (16)
DFRSHDLLX0         8  rising_edge           C          Q                     complete (32)
DFRSHDLLX0         9  clear_low             SN         QN                    complete (16)
DFRSHDLLX0         10 rising_edge           C          QN                    complete (32)

DFRSHDLLX1         0  clock_pulse_width_high C         C                     complete (16)
DFRSHDLLX1         1  clock_pulse_width_low C          C                     complete (16)
DFRSHDLLX1         2  setup_clk_rise        C          D                     complete (16)
DFRSHDLLX1         3  hold_clk_rise         C          D                     complete (16)
DFRSHDLLX1         4  clock_pulse_width_high SN        SN                    empty (8)
DFRSHDLLX1         5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSHDLLX1         6  removal_rise_clk_rise C          SN                    complete (8)
DFRSHDLLX1         7  preset_low            SN         Q                     complete (16)
DFRSHDLLX1         8  rising_edge           C          Q                     complete (32)
DFRSHDLLX1         9  clear_low             SN         QN                    complete (16)
DFRSHDLLX1         10 rising_edge           C          QN                    complete (32)

DFRSHDLLX2         0  clock_pulse_width_high C         C                     complete (16)
DFRSHDLLX2         1  clock_pulse_width_low C          C                     complete (16)
DFRSHDLLX2         2  setup_clk_rise        C          D                     complete (16)
DFRSHDLLX2         3  hold_clk_rise         C          D                     complete (16)
DFRSHDLLX2         4  clock_pulse_width_high SN        SN                    empty (8)
DFRSHDLLX2         5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSHDLLX2         6  removal_rise_clk_rise C          SN                    complete (8)
DFRSHDLLX2         7  preset_low            SN         Q                     complete (16)
DFRSHDLLX2         8  rising_edge           C          Q                     complete (32)
DFRSHDLLX2         9  clear_low             SN         QN                    complete (16)
DFRSHDLLX2         10 rising_edge           C          QN                    complete (32)

DFRSHDLLX4         0  clock_pulse_width_high C         C                     complete (16)
DFRSHDLLX4         1  clock_pulse_width_low C          C                     complete (16)
DFRSHDLLX4         2  setup_clk_rise        C          D                     complete (16)
DFRSHDLLX4         3  hold_clk_rise         C          D                     complete (16)
DFRSHDLLX4         4  clock_pulse_width_high SN        SN                    empty (8)
DFRSHDLLX4         5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSHDLLX4         6  removal_rise_clk_rise C          SN                    complete (8)
DFRSHDLLX4         7  preset_low            SN         Q                     complete (16)
DFRSHDLLX4         8  rising_edge           C          Q                     complete (32)
DFRSHDLLX4         9  clear_low             SN         QN                    complete (16)
DFRSHDLLX4         10 rising_edge           C          QN                    complete (32)

DFRSQHDLLX0        0  clock_pulse_width_high C         C                     complete (16)
DFRSQHDLLX0        1  clock_pulse_width_low C          C                     complete (16)
DFRSQHDLLX0        2  setup_clk_rise        C          D                     complete (16)
DFRSQHDLLX0        3  hold_clk_rise         C          D                     complete (16)
DFRSQHDLLX0        4  clock_pulse_width_high SN        SN                    empty (8)
DFRSQHDLLX0        5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSQHDLLX0        6  removal_rise_clk_rise C          SN                    complete (8)
DFRSQHDLLX0        7  preset_low            SN         Q                     complete (16)
DFRSQHDLLX0        8  rising_edge           C          Q                     complete (32)

DFRSQHDLLX1        0  clock_pulse_width_high C         C                     complete (16)
DFRSQHDLLX1        1  clock_pulse_width_low C          C                     complete (16)
DFRSQHDLLX1        2  setup_clk_rise        C          D                     complete (16)
DFRSQHDLLX1        3  hold_clk_rise         C          D                     complete (16)
DFRSQHDLLX1        4  clock_pulse_width_high SN        SN                    empty (8)
DFRSQHDLLX1        5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSQHDLLX1        6  removal_rise_clk_rise C          SN                    complete (8)
DFRSQHDLLX1        7  preset_low            SN         Q                     complete (16)
DFRSQHDLLX1        8  rising_edge           C          Q                     complete (32)

DFRSQHDLLX2        0  clock_pulse_width_high C         C                     complete (16)
DFRSQHDLLX2        1  clock_pulse_width_low C          C                     complete (16)
DFRSQHDLLX2        2  setup_clk_rise        C          D                     complete (16)
DFRSQHDLLX2        3  hold_clk_rise         C          D                     complete (16)
DFRSQHDLLX2        4  clock_pulse_width_high SN        SN                    empty (8)
DFRSQHDLLX2        5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSQHDLLX2        6  removal_rise_clk_rise C          SN                    complete (8)
DFRSQHDLLX2        7  preset_low            SN         Q                     complete (16)
DFRSQHDLLX2        8  rising_edge           C          Q                     complete (32)

DFRSQHDLLX4        0  clock_pulse_width_high C         C                     complete (16)
DFRSQHDLLX4        1  clock_pulse_width_low C          C                     complete (16)
DFRSQHDLLX4        2  setup_clk_rise        C          D                     complete (16)
DFRSQHDLLX4        3  hold_clk_rise         C          D                     complete (16)
DFRSQHDLLX4        4  clock_pulse_width_high SN        SN                    empty (8)
DFRSQHDLLX4        5  recovery_rise_clk_rise C         SN                    complete (8)
DFRSQHDLLX4        6  removal_rise_clk_rise C          SN                    complete (8)
DFRSQHDLLX4        7  preset_low            SN         Q                     complete (16)
DFRSQHDLLX4        8  rising_edge           C          Q                     complete (32)

DLHHDLLX0          0  setup_clk_fall        G          D                     complete (16)
DLHHDLLX0          1  hold_clk_fall         G          D                     complete (16)
DLHHDLLX0          2  clock_pulse_width_low G          G                     empty (8)
DLHHDLLX0          3  rising_edge           G          Q                     complete (32)
DLHHDLLX0          4  positive_unate        D          Q                     complete (32)
DLHHDLLX0          5  rising_edge           G          QN                    complete (32)
DLHHDLLX0          6  negative_unate        D          QN                    complete (32)

DLHHDLLX1          0  setup_clk_fall        G          D                     complete (16)
DLHHDLLX1          1  hold_clk_fall         G          D                     complete (16)
DLHHDLLX1          2  clock_pulse_width_low G          G                     empty (8)
DLHHDLLX1          3  rising_edge           G          Q                     complete (32)
DLHHDLLX1          4  positive_unate        D          Q                     complete (32)
DLHHDLLX1          5  rising_edge           G          QN                    complete (32)
DLHHDLLX1          6  negative_unate        D          QN                    complete (32)

DLHHDLLX2          0  setup_clk_fall        G          D                     complete (16)
DLHHDLLX2          1  hold_clk_fall         G          D                     complete (16)
DLHHDLLX2          2  clock_pulse_width_low G          G                     empty (8)
DLHHDLLX2          3  rising_edge           G          Q                     complete (32)
DLHHDLLX2          4  positive_unate        D          Q                     complete (32)
DLHHDLLX2          5  rising_edge           G          QN                    complete (32)
DLHHDLLX2          6  negative_unate        D          QN                    complete (32)

DLHHDLLX4          0  setup_clk_fall        G          D                     complete (16)
DLHHDLLX4          1  hold_clk_fall         G          D                     complete (16)
DLHHDLLX4          2  clock_pulse_width_low G          G                     empty (8)
DLHHDLLX4          3  rising_edge           G          Q                     complete (32)
DLHHDLLX4          4  positive_unate        D          Q                     complete (32)
DLHHDLLX4          5  rising_edge           G          QN                    complete (32)
DLHHDLLX4          6  negative_unate        D          QN                    complete (32)

DLHQHDLLX0         0  setup_clk_fall        G          D                     complete (16)
DLHQHDLLX0         1  hold_clk_fall         G          D                     complete (16)
DLHQHDLLX0         2  clock_pulse_width_low G          G                     empty (8)
DLHQHDLLX0         3  rising_edge           G          Q                     complete (32)
DLHQHDLLX0         4  positive_unate        D          Q                     complete (32)

DLHQHDLLX1         0  setup_clk_fall        G          D                     complete (16)
DLHQHDLLX1         1  hold_clk_fall         G          D                     complete (16)
DLHQHDLLX1         2  clock_pulse_width_low G          G                     empty (8)
DLHQHDLLX1         3  rising_edge           G          Q                     complete (32)
DLHQHDLLX1         4  positive_unate        D          Q                     complete (32)

DLHQHDLLX2         0  setup_clk_fall        G          D                     complete (16)
DLHQHDLLX2         1  hold_clk_fall         G          D                     complete (16)
DLHQHDLLX2         2  clock_pulse_width_low G          G                     empty (8)
DLHQHDLLX2         3  rising_edge           G          Q                     complete (32)
DLHQHDLLX2         4  positive_unate        D          Q                     complete (32)

DLHQHDLLX4         0  setup_clk_fall        G          D                     complete (16)
DLHQHDLLX4         1  hold_clk_fall         G          D                     complete (16)
DLHQHDLLX4         2  clock_pulse_width_low G          G                     empty (8)
DLHQHDLLX4         3  rising_edge           G          Q                     complete (32)
DLHQHDLLX4         4  positive_unate        D          Q                     complete (32)

DLHRHDLLX0         0  setup_clk_fall        G          D                     complete (16)
DLHRHDLLX0         1  hold_clk_fall         G          D                     complete (16)
DLHRHDLLX0         2  clock_pulse_width_low G          G                     empty (8)
DLHRHDLLX0         3  clock_pulse_width_high RN        RN                    empty (8)
DLHRHDLLX0         4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRHDLLX0         5  removal_rise_clk_fall G          RN                    complete (8)
DLHRHDLLX0         6  rising_edge           G          Q                     complete (32)
DLHRHDLLX0         7  positive_unate        D          Q                     complete (32)
DLHRHDLLX0         8  clear_low             RN         Q                     complete (32)
DLHRHDLLX0         9  rising_edge           G          QN                    complete (32)
DLHRHDLLX0         10 negative_unate        D          QN                    complete (32)
DLHRHDLLX0         11 preset_low            RN         QN                    complete (32)

DLHRHDLLX1         0  setup_clk_fall        G          D                     complete (16)
DLHRHDLLX1         1  hold_clk_fall         G          D                     complete (16)
DLHRHDLLX1         2  clock_pulse_width_low G          G                     empty (8)
DLHRHDLLX1         3  clock_pulse_width_high RN        RN                    empty (8)
DLHRHDLLX1         4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRHDLLX1         5  removal_rise_clk_fall G          RN                    complete (8)
DLHRHDLLX1         6  rising_edge           G          Q                     complete (32)
DLHRHDLLX1         7  positive_unate        D          Q                     complete (32)
DLHRHDLLX1         8  clear_low             RN         Q                     complete (32)
DLHRHDLLX1         9  rising_edge           G          QN                    complete (32)
DLHRHDLLX1         10 negative_unate        D          QN                    complete (32)
DLHRHDLLX1         11 preset_low            RN         QN                    complete (32)

DLHRHDLLX2         0  setup_clk_fall        G          D                     complete (16)
DLHRHDLLX2         1  hold_clk_fall         G          D                     complete (16)
DLHRHDLLX2         2  clock_pulse_width_low G          G                     empty (8)
DLHRHDLLX2         3  clock_pulse_width_high RN        RN                    empty (8)
DLHRHDLLX2         4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRHDLLX2         5  removal_rise_clk_fall G          RN                    complete (8)
DLHRHDLLX2         6  rising_edge           G          Q                     complete (32)
DLHRHDLLX2         7  positive_unate        D          Q                     complete (32)
DLHRHDLLX2         8  clear_low             RN         Q                     complete (32)
DLHRHDLLX2         9  rising_edge           G          QN                    complete (32)
DLHRHDLLX2         10 negative_unate        D          QN                    complete (32)
DLHRHDLLX2         11 preset_low            RN         QN                    complete (32)

DLHRHDLLX4         0  setup_clk_fall        G          D                     complete (16)
DLHRHDLLX4         1  hold_clk_fall         G          D                     complete (16)
DLHRHDLLX4         2  clock_pulse_width_low G          G                     empty (8)
DLHRHDLLX4         3  clock_pulse_width_high RN        RN                    empty (8)
DLHRHDLLX4         4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRHDLLX4         5  removal_rise_clk_fall G          RN                    complete (8)
DLHRHDLLX4         6  rising_edge           G          Q                     complete (32)
DLHRHDLLX4         7  positive_unate        D          Q                     complete (32)
DLHRHDLLX4         8  clear_low             RN         Q                     complete (32)
DLHRHDLLX4         9  rising_edge           G          QN                    complete (32)
DLHRHDLLX4         10 negative_unate        D          QN                    complete (32)
DLHRHDLLX4         11 preset_low            RN         QN                    complete (32)

DLHRQHDLLX0        0  setup_clk_fall        G          D                     complete (16)
DLHRQHDLLX0        1  hold_clk_fall         G          D                     complete (16)
DLHRQHDLLX0        2  clock_pulse_width_low G          G                     empty (8)
DLHRQHDLLX0        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRQHDLLX0        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRQHDLLX0        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRQHDLLX0        6  rising_edge           G          Q                     complete (32)
DLHRQHDLLX0        7  positive_unate        D          Q                     complete (32)
DLHRQHDLLX0        8  clear_low             RN         Q                     complete (32)

DLHRQHDLLX1        0  setup_clk_fall        G          D                     complete (16)
DLHRQHDLLX1        1  hold_clk_fall         G          D                     complete (16)
DLHRQHDLLX1        2  clock_pulse_width_low G          G                     empty (8)
DLHRQHDLLX1        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRQHDLLX1        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRQHDLLX1        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRQHDLLX1        6  rising_edge           G          Q                     complete (32)
DLHRQHDLLX1        7  positive_unate        D          Q                     complete (32)
DLHRQHDLLX1        8  clear_low             RN         Q                     complete (32)

DLHRQHDLLX2        0  setup_clk_fall        G          D                     complete (16)
DLHRQHDLLX2        1  hold_clk_fall         G          D                     complete (16)
DLHRQHDLLX2        2  clock_pulse_width_low G          G                     empty (8)
DLHRQHDLLX2        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRQHDLLX2        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRQHDLLX2        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRQHDLLX2        6  rising_edge           G          Q                     complete (32)
DLHRQHDLLX2        7  positive_unate        D          Q                     complete (32)
DLHRQHDLLX2        8  clear_low             RN         Q                     complete (32)

DLHRQHDLLX4        0  setup_clk_fall        G          D                     complete (16)
DLHRQHDLLX4        1  hold_clk_fall         G          D                     complete (16)
DLHRQHDLLX4        2  clock_pulse_width_low G          G                     empty (8)
DLHRQHDLLX4        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRQHDLLX4        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRQHDLLX4        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRQHDLLX4        6  rising_edge           G          Q                     complete (32)
DLHRQHDLLX4        7  positive_unate        D          Q                     complete (32)
DLHRQHDLLX4        8  clear_low             RN         Q                     complete (32)

DLHRSHDLLX0        0  setup_clk_fall        G          D                     complete (16)
DLHRSHDLLX0        1  hold_clk_fall         G          D                     complete (16)
DLHRSHDLLX0        2  clock_pulse_width_low G          G                     empty (8)
DLHRSHDLLX0        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSHDLLX0        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSHDLLX0        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSHDLLX0        6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSHDLLX0        7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSHDLLX0        8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSHDLLX0        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSHDLLX0        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSHDLLX0        11 preset_low            SN         Q                     complete (32)
DLHRSHDLLX0        12 positive_unate        D          Q                     complete (32)
DLHRSHDLLX0        13 rising_edge           G          Q                     complete (32)
DLHRSHDLLX0        14 clear_low             RN         Q                     complete (32)
DLHRSHDLLX0        15 clear_low             SN         QN                    complete (32)
DLHRSHDLLX0        16 negative_unate        D          QN                    complete (32)
DLHRSHDLLX0        17 rising_edge           G          QN                    complete (32)
DLHRSHDLLX0        18 preset_low            RN         QN                    complete (32)

DLHRSHDLLX1        0  setup_clk_fall        G          D                     complete (16)
DLHRSHDLLX1        1  hold_clk_fall         G          D                     complete (16)
DLHRSHDLLX1        2  clock_pulse_width_low G          G                     empty (8)
DLHRSHDLLX1        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSHDLLX1        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSHDLLX1        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSHDLLX1        6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSHDLLX1        7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSHDLLX1        8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSHDLLX1        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSHDLLX1        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSHDLLX1        11 preset_low            SN         Q                     complete (32)
DLHRSHDLLX1        12 positive_unate        D          Q                     complete (32)
DLHRSHDLLX1        13 rising_edge           G          Q                     complete (32)
DLHRSHDLLX1        14 clear_low             RN         Q                     complete (32)
DLHRSHDLLX1        15 clear_low             SN         QN                    complete (32)
DLHRSHDLLX1        16 negative_unate        D          QN                    complete (32)
DLHRSHDLLX1        17 rising_edge           G          QN                    complete (32)
DLHRSHDLLX1        18 preset_low            RN         QN                    complete (32)

DLHRSHDLLX2        0  setup_clk_fall        G          D                     complete (16)
DLHRSHDLLX2        1  hold_clk_fall         G          D                     complete (16)
DLHRSHDLLX2        2  clock_pulse_width_low G          G                     empty (8)
DLHRSHDLLX2        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSHDLLX2        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSHDLLX2        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSHDLLX2        6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSHDLLX2        7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSHDLLX2        8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSHDLLX2        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSHDLLX2        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSHDLLX2        11 preset_low            SN         Q                     complete (32)
DLHRSHDLLX2        12 positive_unate        D          Q                     complete (32)
DLHRSHDLLX2        13 rising_edge           G          Q                     complete (32)
DLHRSHDLLX2        14 clear_low             RN         Q                     complete (32)
DLHRSHDLLX2        15 clear_low             SN         QN                    complete (32)
DLHRSHDLLX2        16 negative_unate        D          QN                    complete (32)
DLHRSHDLLX2        17 rising_edge           G          QN                    complete (32)
DLHRSHDLLX2        18 preset_low            RN         QN                    complete (32)

DLHRSHDLLX4        0  setup_clk_fall        G          D                     complete (16)
DLHRSHDLLX4        1  hold_clk_fall         G          D                     complete (16)
DLHRSHDLLX4        2  clock_pulse_width_low G          G                     empty (8)
DLHRSHDLLX4        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSHDLLX4        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSHDLLX4        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSHDLLX4        6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSHDLLX4        7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSHDLLX4        8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSHDLLX4        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSHDLLX4        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSHDLLX4        11 preset_low            SN         Q                     complete (32)
DLHRSHDLLX4        12 positive_unate        D          Q                     complete (32)
DLHRSHDLLX4        13 rising_edge           G          Q                     complete (32)
DLHRSHDLLX4        14 clear_low             RN         Q                     complete (32)
DLHRSHDLLX4        15 clear_low             SN         QN                    complete (32)
DLHRSHDLLX4        16 negative_unate        D          QN                    complete (32)
DLHRSHDLLX4        17 rising_edge           G          QN                    complete (32)
DLHRSHDLLX4        18 preset_low            RN         QN                    complete (32)

DLHRSQHDLLX0       0  setup_clk_fall        G          D                     complete (16)
DLHRSQHDLLX0       1  hold_clk_fall         G          D                     complete (16)
DLHRSQHDLLX0       2  clock_pulse_width_low G          G                     empty (8)
DLHRSQHDLLX0       3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSQHDLLX0       4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSQHDLLX0       5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSQHDLLX0       6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSQHDLLX0       7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSQHDLLX0       8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSQHDLLX0       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSQHDLLX0       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSQHDLLX0       11 preset_low            SN         Q                     complete (32)
DLHRSQHDLLX0       12 positive_unate        D          Q                     complete (32)
DLHRSQHDLLX0       13 rising_edge           G          Q                     complete (32)
DLHRSQHDLLX0       14 clear_low             RN         Q                     complete (32)

DLHRSQHDLLX1       0  setup_clk_fall        G          D                     complete (16)
DLHRSQHDLLX1       1  hold_clk_fall         G          D                     complete (16)
DLHRSQHDLLX1       2  clock_pulse_width_low G          G                     empty (8)
DLHRSQHDLLX1       3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSQHDLLX1       4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSQHDLLX1       5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSQHDLLX1       6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSQHDLLX1       7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSQHDLLX1       8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSQHDLLX1       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSQHDLLX1       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSQHDLLX1       11 preset_low            SN         Q                     complete (32)
DLHRSQHDLLX1       12 positive_unate        D          Q                     complete (32)
DLHRSQHDLLX1       13 rising_edge           G          Q                     complete (32)
DLHRSQHDLLX1       14 clear_low             RN         Q                     complete (32)

DLHRSQHDLLX2       0  setup_clk_fall        G          D                     complete (16)
DLHRSQHDLLX2       1  hold_clk_fall         G          D                     complete (16)
DLHRSQHDLLX2       2  clock_pulse_width_low G          G                     empty (8)
DLHRSQHDLLX2       3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSQHDLLX2       4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSQHDLLX2       5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSQHDLLX2       6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSQHDLLX2       7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSQHDLLX2       8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSQHDLLX2       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSQHDLLX2       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSQHDLLX2       11 preset_low            SN         Q                     complete (32)
DLHRSQHDLLX2       12 positive_unate        D          Q                     complete (32)
DLHRSQHDLLX2       13 rising_edge           G          Q                     complete (32)
DLHRSQHDLLX2       14 clear_low             RN         Q                     complete (32)

DLHRSQHDLLX4       0  setup_clk_fall        G          D                     complete (16)
DLHRSQHDLLX4       1  hold_clk_fall         G          D                     complete (16)
DLHRSQHDLLX4       2  clock_pulse_width_low G          G                     empty (8)
DLHRSQHDLLX4       3  clock_pulse_width_high RN        RN                    empty (8)
DLHRSQHDLLX4       4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRSQHDLLX4       5  removal_rise_clk_fall G          RN                    complete (8)
DLHRSQHDLLX4       6  clock_pulse_width_high SN        SN                    empty (8)
DLHRSQHDLLX4       7  recovery_rise_clk_fall G         SN                    complete (8)
DLHRSQHDLLX4       8  removal_rise_clk_fall G          SN                    complete (8)
DLHRSQHDLLX4       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLHRSQHDLLX4       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLHRSQHDLLX4       11 preset_low            SN         Q                     complete (32)
DLHRSQHDLLX4       12 positive_unate        D          Q                     complete (32)
DLHRSQHDLLX4       13 rising_edge           G          Q                     complete (32)
DLHRSQHDLLX4       14 clear_low             RN         Q                     complete (32)

DLHRTHDLLX1        0  setup_clk_fall        G          D                     complete (16)
DLHRTHDLLX1        1  hold_clk_fall         G          D                     complete (16)
DLHRTHDLLX1        2  clock_pulse_width_low G          G                     empty (8)
DLHRTHDLLX1        3  clock_pulse_width_high RN        RN                    empty (8)
DLHRTHDLLX1        4  recovery_rise_clk_fall G         RN                    complete (8)
DLHRTHDLLX1        5  removal_rise_clk_fall G          RN                    complete (8)
DLHRTHDLLX1        6  rising_edge           G          Q                     complete (32)
DLHRTHDLLX1        7  positive_unate        D          Q                     complete (32)
DLHRTHDLLX1        8  clear_low             RN         Q                     complete (32)
DLHRTHDLLX1        9  enable_low            EN         Q                     complete (32)
DLHRTHDLLX1        10 disable_high          EN         Q                     complete (32)

DLHSHDLLX0         0  setup_clk_fall        G          D                     complete (16)
DLHSHDLLX0         1  hold_clk_fall         G          D                     complete (16)
DLHSHDLLX0         2  clock_pulse_width_low G          G                     empty (8)
DLHSHDLLX0         3  clock_pulse_width_high SN        SN                    empty (8)
DLHSHDLLX0         4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSHDLLX0         5  removal_rise_clk_fall G          SN                    complete (8)
DLHSHDLLX0         6  rising_edge           G          Q                     complete (32)
DLHSHDLLX0         7  preset_low            SN         Q                     complete (32)
DLHSHDLLX0         8  positive_unate        D          Q                     complete (32)
DLHSHDLLX0         9  rising_edge           G          QN                    complete (32)
DLHSHDLLX0         10 clear_low             SN         QN                    complete (32)
DLHSHDLLX0         11 negative_unate        D          QN                    complete (32)

DLHSHDLLX1         0  setup_clk_fall        G          D                     complete (16)
DLHSHDLLX1         1  hold_clk_fall         G          D                     complete (16)
DLHSHDLLX1         2  clock_pulse_width_low G          G                     empty (8)
DLHSHDLLX1         3  clock_pulse_width_high SN        SN                    empty (8)
DLHSHDLLX1         4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSHDLLX1         5  removal_rise_clk_fall G          SN                    complete (8)
DLHSHDLLX1         6  rising_edge           G          Q                     complete (32)
DLHSHDLLX1         7  preset_low            SN         Q                     complete (32)
DLHSHDLLX1         8  positive_unate        D          Q                     complete (32)
DLHSHDLLX1         9  rising_edge           G          QN                    complete (32)
DLHSHDLLX1         10 clear_low             SN         QN                    complete (32)
DLHSHDLLX1         11 negative_unate        D          QN                    complete (32)

DLHSHDLLX2         0  setup_clk_fall        G          D                     complete (16)
DLHSHDLLX2         1  hold_clk_fall         G          D                     complete (16)
DLHSHDLLX2         2  clock_pulse_width_low G          G                     empty (8)
DLHSHDLLX2         3  clock_pulse_width_high SN        SN                    empty (8)
DLHSHDLLX2         4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSHDLLX2         5  removal_rise_clk_fall G          SN                    complete (8)
DLHSHDLLX2         6  rising_edge           G          Q                     complete (32)
DLHSHDLLX2         7  preset_low            SN         Q                     complete (32)
DLHSHDLLX2         8  positive_unate        D          Q                     complete (32)
DLHSHDLLX2         9  rising_edge           G          QN                    complete (32)
DLHSHDLLX2         10 clear_low             SN         QN                    complete (32)
DLHSHDLLX2         11 negative_unate        D          QN                    complete (32)

DLHSHDLLX4         0  setup_clk_fall        G          D                     complete (16)
DLHSHDLLX4         1  hold_clk_fall         G          D                     complete (16)
DLHSHDLLX4         2  clock_pulse_width_low G          G                     empty (8)
DLHSHDLLX4         3  clock_pulse_width_high SN        SN                    empty (8)
DLHSHDLLX4         4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSHDLLX4         5  removal_rise_clk_fall G          SN                    complete (8)
DLHSHDLLX4         6  rising_edge           G          Q                     complete (32)
DLHSHDLLX4         7  preset_low            SN         Q                     complete (32)
DLHSHDLLX4         8  positive_unate        D          Q                     complete (32)
DLHSHDLLX4         9  rising_edge           G          QN                    complete (32)
DLHSHDLLX4         10 clear_low             SN         QN                    complete (32)
DLHSHDLLX4         11 negative_unate        D          QN                    complete (32)

DLHSQHDLLX0        0  setup_clk_fall        G          D                     complete (16)
DLHSQHDLLX0        1  hold_clk_fall         G          D                     complete (16)
DLHSQHDLLX0        2  clock_pulse_width_low G          G                     empty (8)
DLHSQHDLLX0        3  clock_pulse_width_high SN        SN                    empty (8)
DLHSQHDLLX0        4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSQHDLLX0        5  removal_rise_clk_fall G          SN                    complete (8)
DLHSQHDLLX0        6  rising_edge           G          Q                     complete (32)
DLHSQHDLLX0        7  preset_low            SN         Q                     complete (32)
DLHSQHDLLX0        8  positive_unate        D          Q                     complete (32)

DLHSQHDLLX1        0  setup_clk_fall        G          D                     complete (16)
DLHSQHDLLX1        1  hold_clk_fall         G          D                     complete (16)
DLHSQHDLLX1        2  clock_pulse_width_low G          G                     empty (8)
DLHSQHDLLX1        3  clock_pulse_width_high SN        SN                    empty (8)
DLHSQHDLLX1        4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSQHDLLX1        5  removal_rise_clk_fall G          SN                    complete (8)
DLHSQHDLLX1        6  rising_edge           G          Q                     complete (32)
DLHSQHDLLX1        7  preset_low            SN         Q                     complete (32)
DLHSQHDLLX1        8  positive_unate        D          Q                     complete (32)

DLHSQHDLLX2        0  setup_clk_fall        G          D                     complete (16)
DLHSQHDLLX2        1  hold_clk_fall         G          D                     complete (16)
DLHSQHDLLX2        2  clock_pulse_width_low G          G                     empty (8)
DLHSQHDLLX2        3  clock_pulse_width_high SN        SN                    empty (8)
DLHSQHDLLX2        4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSQHDLLX2        5  removal_rise_clk_fall G          SN                    complete (8)
DLHSQHDLLX2        6  rising_edge           G          Q                     complete (32)
DLHSQHDLLX2        7  preset_low            SN         Q                     complete (32)
DLHSQHDLLX2        8  positive_unate        D          Q                     complete (32)

DLHSQHDLLX4        0  setup_clk_fall        G          D                     complete (16)
DLHSQHDLLX4        1  hold_clk_fall         G          D                     complete (16)
DLHSQHDLLX4        2  clock_pulse_width_low G          G                     empty (8)
DLHSQHDLLX4        3  clock_pulse_width_high SN        SN                    empty (8)
DLHSQHDLLX4        4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSQHDLLX4        5  removal_rise_clk_fall G          SN                    complete (8)
DLHSQHDLLX4        6  rising_edge           G          Q                     complete (32)
DLHSQHDLLX4        7  preset_low            SN         Q                     complete (32)
DLHSQHDLLX4        8  positive_unate        D          Q                     complete (32)

DLHSTHDLLX1        0  setup_clk_fall        G          D                     complete (16)
DLHSTHDLLX1        1  hold_clk_fall         G          D                     complete (16)
DLHSTHDLLX1        2  clock_pulse_width_low G          G                     empty (8)
DLHSTHDLLX1        3  clock_pulse_width_high SN        SN                    empty (8)
DLHSTHDLLX1        4  recovery_rise_clk_fall G         SN                    complete (8)
DLHSTHDLLX1        5  removal_rise_clk_fall G          SN                    complete (8)
DLHSTHDLLX1        6  rising_edge           G          Q                     complete (32)
DLHSTHDLLX1        7  preset_low            SN         Q                     complete (32)
DLHSTHDLLX1        8  positive_unate        D          Q                     complete (32)
DLHSTHDLLX1        9  enable_low            EN         Q                     complete (32)
DLHSTHDLLX1        10 disable_high          EN         Q                     complete (32)

DLHTHDLLX1         0  setup_clk_fall        G          D                     complete (16)
DLHTHDLLX1         1  hold_clk_fall         G          D                     complete (16)
DLHTHDLLX1         2  clock_pulse_width_low G          G                     empty (8)
DLHTHDLLX1         3  rising_edge           G          Q                     complete (32)
DLHTHDLLX1         4  positive_unate        D          Q                     complete (32)
DLHTHDLLX1         5  enable_low            EN         Q                     complete (32)
DLHTHDLLX1         6  disable_high          EN         Q                     complete (32)

DLLHDLLX0          0  setup_clk_rise        GN         D                     complete (16)
DLLHDLLX0          1  hold_clk_rise         GN         D                     complete (16)
DLLHDLLX0          2  clock_pulse_width_high GN        GN                    empty (8)
DLLHDLLX0          3  falling_edge          GN         Q                     complete (32)
DLLHDLLX0          4  positive_unate        D          Q                     complete (32)
DLLHDLLX0          5  falling_edge          GN         QN                    complete (32)
DLLHDLLX0          6  negative_unate        D          QN                    complete (32)

DLLHDLLX1          0  setup_clk_rise        GN         D                     complete (16)
DLLHDLLX1          1  hold_clk_rise         GN         D                     complete (16)
DLLHDLLX1          2  clock_pulse_width_high GN        GN                    empty (8)
DLLHDLLX1          3  falling_edge          GN         Q                     complete (32)
DLLHDLLX1          4  positive_unate        D          Q                     complete (32)
DLLHDLLX1          5  falling_edge          GN         QN                    complete (32)
DLLHDLLX1          6  negative_unate        D          QN                    complete (32)

DLLHDLLX2          0  setup_clk_rise        GN         D                     complete (16)
DLLHDLLX2          1  hold_clk_rise         GN         D                     complete (16)
DLLHDLLX2          2  clock_pulse_width_high GN        GN                    empty (8)
DLLHDLLX2          3  falling_edge          GN         Q                     complete (32)
DLLHDLLX2          4  positive_unate        D          Q                     complete (32)
DLLHDLLX2          5  falling_edge          GN         QN                    complete (32)
DLLHDLLX2          6  negative_unate        D          QN                    complete (32)

DLLHDLLX4          0  setup_clk_rise        GN         D                     complete (16)
DLLHDLLX4          1  hold_clk_rise         GN         D                     complete (16)
DLLHDLLX4          2  clock_pulse_width_high GN        GN                    empty (8)
DLLHDLLX4          3  falling_edge          GN         Q                     complete (32)
DLLHDLLX4          4  positive_unate        D          Q                     complete (32)
DLLHDLLX4          5  falling_edge          GN         QN                    complete (32)
DLLHDLLX4          6  negative_unate        D          QN                    complete (32)

DLLQHDLLX0         0  setup_clk_rise        GN         D                     complete (16)
DLLQHDLLX0         1  hold_clk_rise         GN         D                     complete (16)
DLLQHDLLX0         2  clock_pulse_width_high GN        GN                    empty (8)
DLLQHDLLX0         3  falling_edge          GN         Q                     complete (32)
DLLQHDLLX0         4  positive_unate        D          Q                     complete (32)

DLLQHDLLX1         0  setup_clk_rise        GN         D                     complete (16)
DLLQHDLLX1         1  hold_clk_rise         GN         D                     complete (16)
DLLQHDLLX1         2  clock_pulse_width_high GN        GN                    empty (8)
DLLQHDLLX1         3  falling_edge          GN         Q                     complete (32)
DLLQHDLLX1         4  positive_unate        D          Q                     complete (32)

DLLQHDLLX2         0  setup_clk_rise        GN         D                     complete (16)
DLLQHDLLX2         1  hold_clk_rise         GN         D                     complete (16)
DLLQHDLLX2         2  clock_pulse_width_high GN        GN                    empty (8)
DLLQHDLLX2         3  falling_edge          GN         Q                     complete (32)
DLLQHDLLX2         4  positive_unate        D          Q                     complete (32)

DLLQHDLLX4         0  setup_clk_rise        GN         D                     complete (16)
DLLQHDLLX4         1  hold_clk_rise         GN         D                     complete (16)
DLLQHDLLX4         2  clock_pulse_width_high GN        GN                    empty (8)
DLLQHDLLX4         3  falling_edge          GN         Q                     complete (32)
DLLQHDLLX4         4  positive_unate        D          Q                     complete (32)

DLLRHDLLX0         0  setup_clk_rise        GN         D                     complete (16)
DLLRHDLLX0         1  hold_clk_rise         GN         D                     complete (16)
DLLRHDLLX0         2  clock_pulse_width_high GN        GN                    empty (8)
DLLRHDLLX0         3  clock_pulse_width_high RN        RN                    empty (8)
DLLRHDLLX0         4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRHDLLX0         5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRHDLLX0         6  falling_edge          GN         Q                     complete (32)
DLLRHDLLX0         7  positive_unate        D          Q                     complete (32)
DLLRHDLLX0         8  clear_low             RN         Q                     complete (32)
DLLRHDLLX0         9  falling_edge          GN         QN                    complete (32)
DLLRHDLLX0         10 negative_unate        D          QN                    complete (32)
DLLRHDLLX0         11 preset_low            RN         QN                    complete (32)

DLLRHDLLX1         0  setup_clk_rise        GN         D                     complete (16)
DLLRHDLLX1         1  hold_clk_rise         GN         D                     complete (16)
DLLRHDLLX1         2  clock_pulse_width_high GN        GN                    empty (8)
DLLRHDLLX1         3  clock_pulse_width_high RN        RN                    empty (8)
DLLRHDLLX1         4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRHDLLX1         5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRHDLLX1         6  falling_edge          GN         Q                     complete (32)
DLLRHDLLX1         7  positive_unate        D          Q                     complete (32)
DLLRHDLLX1         8  clear_low             RN         Q                     complete (32)
DLLRHDLLX1         9  falling_edge          GN         QN                    complete (32)
DLLRHDLLX1         10 negative_unate        D          QN                    complete (32)
DLLRHDLLX1         11 preset_low            RN         QN                    complete (32)

DLLRHDLLX2         0  setup_clk_rise        GN         D                     complete (16)
DLLRHDLLX2         1  hold_clk_rise         GN         D                     complete (16)
DLLRHDLLX2         2  clock_pulse_width_high GN        GN                    empty (8)
DLLRHDLLX2         3  clock_pulse_width_high RN        RN                    empty (8)
DLLRHDLLX2         4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRHDLLX2         5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRHDLLX2         6  falling_edge          GN         Q                     complete (32)
DLLRHDLLX2         7  positive_unate        D          Q                     complete (32)
DLLRHDLLX2         8  clear_low             RN         Q                     complete (32)
DLLRHDLLX2         9  falling_edge          GN         QN                    complete (32)
DLLRHDLLX2         10 negative_unate        D          QN                    complete (32)
DLLRHDLLX2         11 preset_low            RN         QN                    complete (32)

DLLRHDLLX4         0  setup_clk_rise        GN         D                     complete (16)
DLLRHDLLX4         1  hold_clk_rise         GN         D                     complete (16)
DLLRHDLLX4         2  clock_pulse_width_high GN        GN                    empty (8)
DLLRHDLLX4         3  clock_pulse_width_high RN        RN                    empty (8)
DLLRHDLLX4         4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRHDLLX4         5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRHDLLX4         6  falling_edge          GN         Q                     complete (32)
DLLRHDLLX4         7  positive_unate        D          Q                     complete (32)
DLLRHDLLX4         8  clear_low             RN         Q                     complete (32)
DLLRHDLLX4         9  falling_edge          GN         QN                    complete (32)
DLLRHDLLX4         10 negative_unate        D          QN                    complete (32)
DLLRHDLLX4         11 preset_low            RN         QN                    complete (32)

DLLRQHDLLX0        0  setup_clk_rise        GN         D                     complete (16)
DLLRQHDLLX0        1  hold_clk_rise         GN         D                     complete (16)
DLLRQHDLLX0        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRQHDLLX0        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRQHDLLX0        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRQHDLLX0        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRQHDLLX0        6  falling_edge          GN         Q                     complete (32)
DLLRQHDLLX0        7  positive_unate        D          Q                     complete (32)
DLLRQHDLLX0        8  clear_low             RN         Q                     complete (32)

DLLRQHDLLX1        0  setup_clk_rise        GN         D                     complete (16)
DLLRQHDLLX1        1  hold_clk_rise         GN         D                     complete (16)
DLLRQHDLLX1        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRQHDLLX1        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRQHDLLX1        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRQHDLLX1        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRQHDLLX1        6  falling_edge          GN         Q                     complete (32)
DLLRQHDLLX1        7  positive_unate        D          Q                     complete (32)
DLLRQHDLLX1        8  clear_low             RN         Q                     complete (32)

DLLRQHDLLX2        0  setup_clk_rise        GN         D                     complete (16)
DLLRQHDLLX2        1  hold_clk_rise         GN         D                     complete (16)
DLLRQHDLLX2        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRQHDLLX2        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRQHDLLX2        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRQHDLLX2        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRQHDLLX2        6  falling_edge          GN         Q                     complete (32)
DLLRQHDLLX2        7  positive_unate        D          Q                     complete (32)
DLLRQHDLLX2        8  clear_low             RN         Q                     complete (32)

DLLRQHDLLX4        0  setup_clk_rise        GN         D                     complete (16)
DLLRQHDLLX4        1  hold_clk_rise         GN         D                     complete (16)
DLLRQHDLLX4        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRQHDLLX4        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRQHDLLX4        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRQHDLLX4        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRQHDLLX4        6  falling_edge          GN         Q                     complete (32)
DLLRQHDLLX4        7  positive_unate        D          Q                     complete (32)
DLLRQHDLLX4        8  clear_low             RN         Q                     complete (32)

DLLRSHDLLX0        0  setup_clk_rise        GN         D                     complete (16)
DLLRSHDLLX0        1  hold_clk_rise         GN         D                     complete (16)
DLLRSHDLLX0        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSHDLLX0        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSHDLLX0        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSHDLLX0        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSHDLLX0        6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSHDLLX0        7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSHDLLX0        8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSHDLLX0        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSHDLLX0        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSHDLLX0        11 preset_low            SN         Q                     complete (32)
DLLRSHDLLX0        12 positive_unate        D          Q                     complete (32)
DLLRSHDLLX0        13 falling_edge          GN         Q                     complete (32)
DLLRSHDLLX0        14 clear_low             RN         Q                     complete (32)
DLLRSHDLLX0        15 clear_low             SN         QN                    complete (32)
DLLRSHDLLX0        16 negative_unate        D          QN                    complete (32)
DLLRSHDLLX0        17 falling_edge          GN         QN                    complete (32)
DLLRSHDLLX0        18 preset_low            RN         QN                    complete (32)

DLLRSHDLLX1        0  setup_clk_rise        GN         D                     complete (16)
DLLRSHDLLX1        1  hold_clk_rise         GN         D                     complete (16)
DLLRSHDLLX1        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSHDLLX1        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSHDLLX1        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSHDLLX1        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSHDLLX1        6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSHDLLX1        7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSHDLLX1        8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSHDLLX1        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSHDLLX1        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSHDLLX1        11 preset_low            SN         Q                     complete (32)
DLLRSHDLLX1        12 positive_unate        D          Q                     complete (32)
DLLRSHDLLX1        13 falling_edge          GN         Q                     complete (32)
DLLRSHDLLX1        14 clear_low             RN         Q                     complete (32)
DLLRSHDLLX1        15 clear_low             SN         QN                    complete (32)
DLLRSHDLLX1        16 negative_unate        D          QN                    complete (32)
DLLRSHDLLX1        17 falling_edge          GN         QN                    complete (32)
DLLRSHDLLX1        18 preset_low            RN         QN                    complete (32)

DLLRSHDLLX2        0  setup_clk_rise        GN         D                     complete (16)
DLLRSHDLLX2        1  hold_clk_rise         GN         D                     complete (16)
DLLRSHDLLX2        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSHDLLX2        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSHDLLX2        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSHDLLX2        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSHDLLX2        6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSHDLLX2        7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSHDLLX2        8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSHDLLX2        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSHDLLX2        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSHDLLX2        11 preset_low            SN         Q                     complete (32)
DLLRSHDLLX2        12 positive_unate        D          Q                     complete (32)
DLLRSHDLLX2        13 falling_edge          GN         Q                     complete (32)
DLLRSHDLLX2        14 clear_low             RN         Q                     complete (32)
DLLRSHDLLX2        15 clear_low             SN         QN                    complete (32)
DLLRSHDLLX2        16 negative_unate        D          QN                    complete (32)
DLLRSHDLLX2        17 falling_edge          GN         QN                    complete (32)
DLLRSHDLLX2        18 preset_low            RN         QN                    complete (32)

DLLRSHDLLX4        0  setup_clk_rise        GN         D                     complete (16)
DLLRSHDLLX4        1  hold_clk_rise         GN         D                     complete (16)
DLLRSHDLLX4        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSHDLLX4        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSHDLLX4        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSHDLLX4        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSHDLLX4        6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSHDLLX4        7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSHDLLX4        8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSHDLLX4        9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSHDLLX4        10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSHDLLX4        11 preset_low            SN         Q                     complete (32)
DLLRSHDLLX4        12 positive_unate        D          Q                     complete (32)
DLLRSHDLLX4        13 falling_edge          GN         Q                     complete (32)
DLLRSHDLLX4        14 clear_low             RN         Q                     complete (32)
DLLRSHDLLX4        15 clear_low             SN         QN                    complete (32)
DLLRSHDLLX4        16 negative_unate        D          QN                    complete (32)
DLLRSHDLLX4        17 falling_edge          GN         QN                    complete (32)
DLLRSHDLLX4        18 preset_low            RN         QN                    complete (32)

DLLRSQHDLLX0       0  setup_clk_rise        GN         D                     complete (16)
DLLRSQHDLLX0       1  hold_clk_rise         GN         D                     complete (16)
DLLRSQHDLLX0       2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSQHDLLX0       3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSQHDLLX0       4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSQHDLLX0       5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSQHDLLX0       6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSQHDLLX0       7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSQHDLLX0       8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSQHDLLX0       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSQHDLLX0       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSQHDLLX0       11 preset_low            SN         Q                     complete (32)
DLLRSQHDLLX0       12 positive_unate        D          Q                     complete (32)
DLLRSQHDLLX0       13 falling_edge          GN         Q                     complete (32)
DLLRSQHDLLX0       14 clear_low             RN         Q                     complete (32)

DLLRSQHDLLX1       0  setup_clk_rise        GN         D                     complete (16)
DLLRSQHDLLX1       1  hold_clk_rise         GN         D                     complete (16)
DLLRSQHDLLX1       2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSQHDLLX1       3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSQHDLLX1       4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSQHDLLX1       5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSQHDLLX1       6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSQHDLLX1       7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSQHDLLX1       8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSQHDLLX1       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSQHDLLX1       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSQHDLLX1       11 preset_low            SN         Q                     complete (32)
DLLRSQHDLLX1       12 positive_unate        D          Q                     complete (32)
DLLRSQHDLLX1       13 falling_edge          GN         Q                     complete (32)
DLLRSQHDLLX1       14 clear_low             RN         Q                     complete (32)

DLLRSQHDLLX2       0  setup_clk_rise        GN         D                     complete (16)
DLLRSQHDLLX2       1  hold_clk_rise         GN         D                     complete (16)
DLLRSQHDLLX2       2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSQHDLLX2       3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSQHDLLX2       4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSQHDLLX2       5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSQHDLLX2       6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSQHDLLX2       7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSQHDLLX2       8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSQHDLLX2       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSQHDLLX2       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSQHDLLX2       11 preset_low            SN         Q                     complete (32)
DLLRSQHDLLX2       12 positive_unate        D          Q                     complete (32)
DLLRSQHDLLX2       13 falling_edge          GN         Q                     complete (32)
DLLRSQHDLLX2       14 clear_low             RN         Q                     complete (32)

DLLRSQHDLLX4       0  setup_clk_rise        GN         D                     complete (16)
DLLRSQHDLLX4       1  hold_clk_rise         GN         D                     complete (16)
DLLRSQHDLLX4       2  clock_pulse_width_high GN        GN                    empty (8)
DLLRSQHDLLX4       3  clock_pulse_width_high RN        RN                    empty (8)
DLLRSQHDLLX4       4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRSQHDLLX4       5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRSQHDLLX4       6  clock_pulse_width_high SN        SN                    empty (8)
DLLRSQHDLLX4       7  recovery_rise_clk_rise GN        SN                    complete (8)
DLLRSQHDLLX4       8  removal_rise_clk_rise GN         SN                    complete (8)
DLLRSQHDLLX4       9  nonseq_setup_rise_clk_rise RN    SN                    complete (8)
DLLRSQHDLLX4       10 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
DLLRSQHDLLX4       11 preset_low            SN         Q                     complete (32)
DLLRSQHDLLX4       12 positive_unate        D          Q                     complete (32)
DLLRSQHDLLX4       13 falling_edge          GN         Q                     complete (32)
DLLRSQHDLLX4       14 clear_low             RN         Q                     complete (32)

DLLRTHDLLX1        0  setup_clk_rise        GN         D                     complete (16)
DLLRTHDLLX1        1  hold_clk_rise         GN         D                     complete (16)
DLLRTHDLLX1        2  clock_pulse_width_high GN        GN                    empty (8)
DLLRTHDLLX1        3  clock_pulse_width_high RN        RN                    empty (8)
DLLRTHDLLX1        4  recovery_rise_clk_rise GN        RN                    complete (8)
DLLRTHDLLX1        5  removal_rise_clk_rise GN         RN                    complete (8)
DLLRTHDLLX1        6  falling_edge          GN         Q                     complete (32)
DLLRTHDLLX1        7  positive_unate        D          Q                     complete (32)
DLLRTHDLLX1        8  clear_low             RN         Q                     complete (32)
DLLRTHDLLX1        9  enable_low            EN         Q                     complete (32)
DLLRTHDLLX1        10 disable_high          EN         Q                     complete (32)

DLLSHDLLX0         0  setup_clk_rise        GN         D                     complete (16)
DLLSHDLLX0         1  hold_clk_rise         GN         D                     complete (16)
DLLSHDLLX0         2  clock_pulse_width_high GN        GN                    empty (8)
DLLSHDLLX0         3  clock_pulse_width_high SN        SN                    empty (8)
DLLSHDLLX0         4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSHDLLX0         5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSHDLLX0         6  falling_edge          GN         Q                     complete (32)
DLLSHDLLX0         7  preset_low            SN         Q                     complete (32)
DLLSHDLLX0         8  positive_unate        D          Q                     complete (32)
DLLSHDLLX0         9  falling_edge          GN         QN                    complete (32)
DLLSHDLLX0         10 clear_low             SN         QN                    complete (32)
DLLSHDLLX0         11 negative_unate        D          QN                    complete (32)

DLLSHDLLX1         0  setup_clk_rise        GN         D                     complete (16)
DLLSHDLLX1         1  hold_clk_rise         GN         D                     complete (16)
DLLSHDLLX1         2  clock_pulse_width_high GN        GN                    empty (8)
DLLSHDLLX1         3  clock_pulse_width_high SN        SN                    empty (8)
DLLSHDLLX1         4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSHDLLX1         5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSHDLLX1         6  falling_edge          GN         Q                     complete (32)
DLLSHDLLX1         7  preset_low            SN         Q                     complete (32)
DLLSHDLLX1         8  positive_unate        D          Q                     complete (32)
DLLSHDLLX1         9  falling_edge          GN         QN                    complete (32)
DLLSHDLLX1         10 clear_low             SN         QN                    complete (32)
DLLSHDLLX1         11 negative_unate        D          QN                    complete (32)

DLLSHDLLX2         0  setup_clk_rise        GN         D                     complete (16)
DLLSHDLLX2         1  hold_clk_rise         GN         D                     complete (16)
DLLSHDLLX2         2  clock_pulse_width_high GN        GN                    empty (8)
DLLSHDLLX2         3  clock_pulse_width_high SN        SN                    empty (8)
DLLSHDLLX2         4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSHDLLX2         5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSHDLLX2         6  falling_edge          GN         Q                     complete (32)
DLLSHDLLX2         7  preset_low            SN         Q                     complete (32)
DLLSHDLLX2         8  positive_unate        D          Q                     complete (32)
DLLSHDLLX2         9  falling_edge          GN         QN                    complete (32)
DLLSHDLLX2         10 clear_low             SN         QN                    complete (32)
DLLSHDLLX2         11 negative_unate        D          QN                    complete (32)

DLLSHDLLX4         0  setup_clk_rise        GN         D                     complete (16)
DLLSHDLLX4         1  hold_clk_rise         GN         D                     complete (16)
DLLSHDLLX4         2  clock_pulse_width_high GN        GN                    empty (8)
DLLSHDLLX4         3  clock_pulse_width_high SN        SN                    empty (8)
DLLSHDLLX4         4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSHDLLX4         5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSHDLLX4         6  falling_edge          GN         Q                     complete (32)
DLLSHDLLX4         7  preset_low            SN         Q                     complete (32)
DLLSHDLLX4         8  positive_unate        D          Q                     complete (32)
DLLSHDLLX4         9  falling_edge          GN         QN                    complete (32)
DLLSHDLLX4         10 clear_low             SN         QN                    complete (32)
DLLSHDLLX4         11 negative_unate        D          QN                    complete (32)

DLLSQHDLLX0        0  setup_clk_rise        GN         D                     complete (16)
DLLSQHDLLX0        1  hold_clk_rise         GN         D                     complete (16)
DLLSQHDLLX0        2  clock_pulse_width_high GN        GN                    empty (8)
DLLSQHDLLX0        3  clock_pulse_width_high SN        SN                    empty (8)
DLLSQHDLLX0        4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSQHDLLX0        5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSQHDLLX0        6  falling_edge          GN         Q                     complete (32)
DLLSQHDLLX0        7  preset_low            SN         Q                     complete (32)
DLLSQHDLLX0        8  positive_unate        D          Q                     complete (32)

DLLSQHDLLX1        0  setup_clk_rise        GN         D                     complete (16)
DLLSQHDLLX1        1  hold_clk_rise         GN         D                     complete (16)
DLLSQHDLLX1        2  clock_pulse_width_high GN        GN                    empty (8)
DLLSQHDLLX1        3  clock_pulse_width_high SN        SN                    empty (8)
DLLSQHDLLX1        4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSQHDLLX1        5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSQHDLLX1        6  falling_edge          GN         Q                     complete (32)
DLLSQHDLLX1        7  preset_low            SN         Q                     complete (32)
DLLSQHDLLX1        8  positive_unate        D          Q                     complete (32)

DLLSQHDLLX2        0  setup_clk_rise        GN         D                     complete (16)
DLLSQHDLLX2        1  hold_clk_rise         GN         D                     complete (16)
DLLSQHDLLX2        2  clock_pulse_width_high GN        GN                    empty (8)
DLLSQHDLLX2        3  clock_pulse_width_high SN        SN                    empty (8)
DLLSQHDLLX2        4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSQHDLLX2        5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSQHDLLX2        6  falling_edge          GN         Q                     complete (32)
DLLSQHDLLX2        7  preset_low            SN         Q                     complete (32)
DLLSQHDLLX2        8  positive_unate        D          Q                     complete (32)

DLLSQHDLLX4        0  setup_clk_rise        GN         D                     complete (16)
DLLSQHDLLX4        1  hold_clk_rise         GN         D                     complete (16)
DLLSQHDLLX4        2  clock_pulse_width_high GN        GN                    empty (8)
DLLSQHDLLX4        3  clock_pulse_width_high SN        SN                    empty (8)
DLLSQHDLLX4        4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSQHDLLX4        5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSQHDLLX4        6  falling_edge          GN         Q                     complete (32)
DLLSQHDLLX4        7  preset_low            SN         Q                     complete (32)
DLLSQHDLLX4        8  positive_unate        D          Q                     complete (32)

DLLSTHDLLX1        0  setup_clk_rise        GN         D                     complete (16)
DLLSTHDLLX1        1  hold_clk_rise         GN         D                     complete (16)
DLLSTHDLLX1        2  clock_pulse_width_high GN        GN                    empty (8)
DLLSTHDLLX1        3  clock_pulse_width_high SN        SN                    empty (8)
DLLSTHDLLX1        4  recovery_rise_clk_rise GN        SN                    complete (8)
DLLSTHDLLX1        5  removal_rise_clk_rise GN         SN                    complete (8)
DLLSTHDLLX1        6  falling_edge          GN         Q                     complete (32)
DLLSTHDLLX1        7  preset_low            SN         Q                     complete (32)
DLLSTHDLLX1        8  positive_unate        D          Q                     complete (32)
DLLSTHDLLX1        9  enable_low            EN         Q                     complete (32)
DLLSTHDLLX1        10 disable_high          EN         Q                     complete (32)

DLLTHDLLX1         0  setup_clk_rise        GN         D                     complete (16)
DLLTHDLLX1         1  hold_clk_rise         GN         D                     complete (16)
DLLTHDLLX1         2  clock_pulse_width_high GN        GN                    empty (8)
DLLTHDLLX1         3  falling_edge          GN         Q                     complete (32)
DLLTHDLLX1         4  positive_unate        D          Q                     complete (32)
DLLTHDLLX1         5  enable_low            EN         Q                     complete (32)
DLLTHDLLX1         6  disable_high          EN         Q                     complete (32)

DLY1HDLLX0         0  positive_unate        A          Q                     complete (32)

DLY1HDLLX1         0  positive_unate        A          Q                     complete (32)

DLY2HDLLX0         0  positive_unate        A          Q                     complete (32)

DLY2HDLLX1         0  positive_unate        A          Q                     complete (32)

DLY4HDLLX0         0  positive_unate        A          Q                     complete (32)

DLY4HDLLX1         0  positive_unate        A          Q                     complete (32)

DLY8HDLLX0         0  positive_unate        A          Q                     complete (32)

DLY8HDLLX1         0  positive_unate        A          Q                     complete (32)

EN2HDLLX0          0  negative_unate        A          Q                     complete (32)
EN2HDLLX0          1  positive_unate        A          Q                     complete (32)
EN2HDLLX0          2  positive_unate        A          Q          B          complete (32)
EN2HDLLX0          3  negative_unate        B          Q                     complete (32)
EN2HDLLX0          4  positive_unate        B          Q                     complete (32)
EN2HDLLX0          5  positive_unate        B          Q          A          complete (32)

EN2HDLLX1          0  negative_unate        A          Q                     complete (32)
EN2HDLLX1          1  positive_unate        A          Q                     complete (32)
EN2HDLLX1          2  positive_unate        A          Q          B          complete (32)
EN2HDLLX1          3  negative_unate        B          Q                     complete (32)
EN2HDLLX1          4  positive_unate        B          Q                     complete (32)
EN2HDLLX1          5  positive_unate        B          Q          A          complete (32)

EN2HDLLX2          0  negative_unate        A          Q                     complete (32)
EN2HDLLX2          1  positive_unate        A          Q                     complete (32)
EN2HDLLX2          2  positive_unate        A          Q          B          complete (32)
EN2HDLLX2          3  negative_unate        B          Q                     complete (32)
EN2HDLLX2          4  positive_unate        B          Q                     complete (32)
EN2HDLLX2          5  positive_unate        B          Q          A          complete (32)

EN2HDLLX4          0  negative_unate        A          Q                     complete (32)
EN2HDLLX4          1  positive_unate        A          Q                     complete (32)
EN2HDLLX4          2  positive_unate        A          Q          B          complete (32)
EN2HDLLX4          3  negative_unate        B          Q                     complete (32)
EN2HDLLX4          4  positive_unate        B          Q                     complete (32)
EN2HDLLX4          5  positive_unate        B          Q          A          complete (32)

EN3HDLLX0          0  negative_unate        A          Q                     complete (32)
EN3HDLLX0          1  positive_unate        A          Q                     complete (32)
EN3HDLLX0          2  positive_unate        A          Q          (!B*C)+(B*!C) complete (32)
EN3HDLLX0          3  negative_unate        B          Q                     complete (32)
EN3HDLLX0          4  positive_unate        B          Q                     complete (32)
EN3HDLLX0          5  positive_unate        B          Q          !A*C       complete (32)
EN3HDLLX0          6  positive_unate        B          Q          A*!C       complete (32)
EN3HDLLX0          7  negative_unate        B          Q          A*C        complete (32)
EN3HDLLX0          8  negative_unate        C          Q                     complete (32)
EN3HDLLX0          9  positive_unate        C          Q                     complete (32)
EN3HDLLX0          10 positive_unate        C          Q          !A*B       complete (32)
EN3HDLLX0          11 positive_unate        C          Q          A*!B       complete (32)
EN3HDLLX0          12 negative_unate        C          Q          A*B        complete (32)

EN3HDLLX1          0  negative_unate        A          Q                     complete (32)
EN3HDLLX1          1  positive_unate        A          Q                     complete (32)
EN3HDLLX1          2  positive_unate        A          Q          (!B*C)+(B*!C) complete (32)
EN3HDLLX1          3  negative_unate        B          Q                     complete (32)
EN3HDLLX1          4  positive_unate        B          Q                     complete (32)
EN3HDLLX1          5  positive_unate        B          Q          !A*C       complete (32)
EN3HDLLX1          6  positive_unate        B          Q          A*!C       complete (32)
EN3HDLLX1          7  negative_unate        B          Q          A*C        complete (32)
EN3HDLLX1          8  negative_unate        C          Q                     complete (32)
EN3HDLLX1          9  positive_unate        C          Q                     complete (32)
EN3HDLLX1          10 positive_unate        C          Q          !A*B       complete (32)
EN3HDLLX1          11 positive_unate        C          Q          A*!B       complete (32)
EN3HDLLX1          12 negative_unate        C          Q          A*B        complete (32)

EN3HDLLX2          0  negative_unate        A          Q                     complete (32)
EN3HDLLX2          1  positive_unate        A          Q                     complete (32)
EN3HDLLX2          2  positive_unate        A          Q          (!B*C)+(B*!C) complete (32)
EN3HDLLX2          3  negative_unate        B          Q                     complete (32)
EN3HDLLX2          4  positive_unate        B          Q                     complete (32)
EN3HDLLX2          5  positive_unate        B          Q          !A*C       complete (32)
EN3HDLLX2          6  positive_unate        B          Q          A*!C       complete (32)
EN3HDLLX2          7  negative_unate        B          Q          A*C        complete (32)
EN3HDLLX2          8  negative_unate        C          Q                     complete (32)
EN3HDLLX2          9  positive_unate        C          Q                     complete (32)
EN3HDLLX2          10 positive_unate        C          Q          !A*B       complete (32)
EN3HDLLX2          11 positive_unate        C          Q          A*!B       complete (32)
EN3HDLLX2          12 negative_unate        C          Q          A*B        complete (32)

EN3HDLLX4          0  negative_unate        A          Q                     complete (32)
EN3HDLLX4          1  positive_unate        A          Q                     complete (32)
EN3HDLLX4          2  positive_unate        A          Q          (!B*C)+(B*!C) complete (32)
EN3HDLLX4          3  negative_unate        B          Q                     complete (32)
EN3HDLLX4          4  positive_unate        B          Q                     complete (32)
EN3HDLLX4          5  positive_unate        B          Q          !A*C       complete (32)
EN3HDLLX4          6  positive_unate        B          Q          A*!C       complete (32)
EN3HDLLX4          7  negative_unate        B          Q          A*C        complete (32)
EN3HDLLX4          8  negative_unate        C          Q                     complete (32)
EN3HDLLX4          9  positive_unate        C          Q                     complete (32)
EN3HDLLX4          10 positive_unate        C          Q          !A*B       complete (32)
EN3HDLLX4          11 positive_unate        C          Q          A*!B       complete (32)
EN3HDLLX4          12 negative_unate        C          Q          A*B        complete (32)

EO2HDLLX0          0  negative_unate        A          Q                     complete (32)
EO2HDLLX0          1  positive_unate        A          Q                     complete (32)
EO2HDLLX0          2  negative_unate        A          Q          B          complete (32)
EO2HDLLX0          3  negative_unate        B          Q                     complete (32)
EO2HDLLX0          4  positive_unate        B          Q                     complete (32)
EO2HDLLX0          5  negative_unate        B          Q          A          complete (32)

EO2HDLLX1          0  negative_unate        A          Q                     complete (32)
EO2HDLLX1          1  positive_unate        A          Q                     complete (32)
EO2HDLLX1          2  negative_unate        A          Q          B          complete (32)
EO2HDLLX1          3  negative_unate        B          Q                     complete (32)
EO2HDLLX1          4  positive_unate        B          Q                     complete (32)
EO2HDLLX1          5  negative_unate        B          Q          A          complete (32)

EO2HDLLX2          0  negative_unate        A          Q                     complete (32)
EO2HDLLX2          1  positive_unate        A          Q                     complete (32)
EO2HDLLX2          2  negative_unate        A          Q          B          complete (32)
EO2HDLLX2          3  negative_unate        B          Q                     complete (32)
EO2HDLLX2          4  positive_unate        B          Q                     complete (32)
EO2HDLLX2          5  negative_unate        B          Q          A          complete (32)

EO2HDLLX4          0  negative_unate        A          Q                     complete (32)
EO2HDLLX4          1  positive_unate        A          Q                     complete (32)
EO2HDLLX4          2  negative_unate        A          Q          B          complete (32)
EO2HDLLX4          3  negative_unate        B          Q                     complete (32)
EO2HDLLX4          4  positive_unate        B          Q                     complete (32)
EO2HDLLX4          5  negative_unate        B          Q          A          complete (32)

EO3HDLLX0          0  negative_unate        A          Q                     complete (32)
EO3HDLLX0          1  positive_unate        A          Q                     complete (32)
EO3HDLLX0          2  negative_unate        A          Q          (!B*C)+(B*!C) complete (32)
EO3HDLLX0          3  negative_unate        B          Q                     complete (32)
EO3HDLLX0          4  positive_unate        B          Q                     complete (32)
EO3HDLLX0          5  negative_unate        B          Q          !A*C       complete (32)
EO3HDLLX0          6  negative_unate        B          Q          A*!C       complete (32)
EO3HDLLX0          7  positive_unate        B          Q          A*C        complete (32)
EO3HDLLX0          8  negative_unate        C          Q                     complete (32)
EO3HDLLX0          9  positive_unate        C          Q                     complete (32)
EO3HDLLX0          10 negative_unate        C          Q          !A*B       complete (32)
EO3HDLLX0          11 negative_unate        C          Q          A*!B       complete (32)
EO3HDLLX0          12 positive_unate        C          Q          A*B        complete (32)

EO3HDLLX1          0  negative_unate        A          Q                     complete (32)
EO3HDLLX1          1  positive_unate        A          Q                     complete (32)
EO3HDLLX1          2  negative_unate        A          Q          (!B*C)+(B*!C) complete (32)
EO3HDLLX1          3  negative_unate        B          Q                     complete (32)
EO3HDLLX1          4  positive_unate        B          Q                     complete (32)
EO3HDLLX1          5  negative_unate        B          Q          !A*C       complete (32)
EO3HDLLX1          6  negative_unate        B          Q          A*!C       complete (32)
EO3HDLLX1          7  positive_unate        B          Q          A*C        complete (32)
EO3HDLLX1          8  negative_unate        C          Q                     complete (32)
EO3HDLLX1          9  positive_unate        C          Q                     complete (32)
EO3HDLLX1          10 negative_unate        C          Q          !A*B       complete (32)
EO3HDLLX1          11 negative_unate        C          Q          A*!B       complete (32)
EO3HDLLX1          12 positive_unate        C          Q          A*B        complete (32)

EO3HDLLX2          0  negative_unate        A          Q                     complete (32)
EO3HDLLX2          1  positive_unate        A          Q                     complete (32)
EO3HDLLX2          2  negative_unate        A          Q          (!B*C)+(B*!C) complete (32)
EO3HDLLX2          3  negative_unate        B          Q                     complete (32)
EO3HDLLX2          4  positive_unate        B          Q                     complete (32)
EO3HDLLX2          5  negative_unate        B          Q          !A*C       complete (32)
EO3HDLLX2          6  negative_unate        B          Q          A*!C       complete (32)
EO3HDLLX2          7  positive_unate        B          Q          A*C        complete (32)
EO3HDLLX2          8  negative_unate        C          Q                     complete (32)
EO3HDLLX2          9  positive_unate        C          Q                     complete (32)
EO3HDLLX2          10 negative_unate        C          Q          !A*B       complete (32)
EO3HDLLX2          11 negative_unate        C          Q          A*!B       complete (32)
EO3HDLLX2          12 positive_unate        C          Q          A*B        complete (32)

EO3HDLLX4          0  negative_unate        A          Q                     complete (32)
EO3HDLLX4          1  positive_unate        A          Q                     complete (32)
EO3HDLLX4          2  negative_unate        A          Q          (!B*C)+(B*!C) complete (32)
EO3HDLLX4          3  negative_unate        B          Q                     complete (32)
EO3HDLLX4          4  positive_unate        B          Q                     complete (32)
EO3HDLLX4          5  negative_unate        B          Q          !A*C       complete (32)
EO3HDLLX4          6  negative_unate        B          Q          A*!C       complete (32)
EO3HDLLX4          7  positive_unate        B          Q          A*C        complete (32)
EO3HDLLX4          8  negative_unate        C          Q                     complete (32)
EO3HDLLX4          9  positive_unate        C          Q                     complete (32)
EO3HDLLX4          10 negative_unate        C          Q          !A*B       complete (32)
EO3HDLLX4          11 negative_unate        C          Q          A*!B       complete (32)
EO3HDLLX4          12 positive_unate        C          Q          A*B        complete (32)

FAHDLLX0           0  positive_unate        A          CO                    complete (32)
FAHDLLX0           1  positive_unate        B          CO                    complete (32)
FAHDLLX0           2  positive_unate        CI         CO                    complete (32)
FAHDLLX0           3  negative_unate        A          S                     complete (32)
FAHDLLX0           4  positive_unate        A          S                     complete (32)
FAHDLLX0           5  positive_unate        A          S          !B*!CI     complete (32)
FAHDLLX0           6  negative_unate        A          S          B*!CI      complete (32)
FAHDLLX0           7  positive_unate        A          S          B*CI       complete (32)
FAHDLLX0           8  negative_unate        B          S                     complete (32)
FAHDLLX0           9  positive_unate        B          S                     complete (32)
FAHDLLX0           10 positive_unate        B          S          !A*!CI     complete (32)
FAHDLLX0           11 negative_unate        B          S          A*!CI      complete (32)
FAHDLLX0           12 positive_unate        B          S          A*CI       complete (32)
FAHDLLX0           13 negative_unate        CI         S                     complete (32)
FAHDLLX0           14 positive_unate        CI         S                     complete (32)
FAHDLLX0           15 positive_unate        CI         S          !A*!B      complete (32)
FAHDLLX0           16 negative_unate        CI         S          !A*B       complete (32)
FAHDLLX0           17 positive_unate        CI         S          A*B        complete (32)

FAHDLLX1           0  positive_unate        A          CO                    complete (32)
FAHDLLX1           1  positive_unate        B          CO                    complete (32)
FAHDLLX1           2  positive_unate        CI         CO                    complete (32)
FAHDLLX1           3  negative_unate        A          S                     complete (32)
FAHDLLX1           4  positive_unate        A          S                     complete (32)
FAHDLLX1           5  positive_unate        A          S          !B*!CI     complete (32)
FAHDLLX1           6  negative_unate        A          S          B*!CI      complete (32)
FAHDLLX1           7  positive_unate        A          S          B*CI       complete (32)
FAHDLLX1           8  negative_unate        B          S                     complete (32)
FAHDLLX1           9  positive_unate        B          S                     complete (32)
FAHDLLX1           10 positive_unate        B          S          !A*!CI     complete (32)
FAHDLLX1           11 negative_unate        B          S          A*!CI      complete (32)
FAHDLLX1           12 positive_unate        B          S          A*CI       complete (32)
FAHDLLX1           13 negative_unate        CI         S                     complete (32)
FAHDLLX1           14 positive_unate        CI         S                     complete (32)
FAHDLLX1           15 positive_unate        CI         S          !A*!B      complete (32)
FAHDLLX1           16 negative_unate        CI         S          !A*B       complete (32)
FAHDLLX1           17 positive_unate        CI         S          A*B        complete (32)

FAHDLLX2           0  positive_unate        A          CO                    complete (32)
FAHDLLX2           1  positive_unate        B          CO                    complete (32)
FAHDLLX2           2  positive_unate        CI         CO                    complete (32)
FAHDLLX2           3  negative_unate        A          S                     complete (32)
FAHDLLX2           4  positive_unate        A          S                     complete (32)
FAHDLLX2           5  positive_unate        A          S          !B*!CI     complete (32)
FAHDLLX2           6  negative_unate        A          S          B*!CI      complete (32)
FAHDLLX2           7  positive_unate        A          S          B*CI       complete (32)
FAHDLLX2           8  negative_unate        B          S                     complete (32)
FAHDLLX2           9  positive_unate        B          S                     complete (32)
FAHDLLX2           10 positive_unate        B          S          !A*!CI     complete (32)
FAHDLLX2           11 negative_unate        B          S          A*!CI      complete (32)
FAHDLLX2           12 positive_unate        B          S          A*CI       complete (32)
FAHDLLX2           13 negative_unate        CI         S                     complete (32)
FAHDLLX2           14 positive_unate        CI         S                     complete (32)
FAHDLLX2           15 positive_unate        CI         S          !A*!B      complete (32)
FAHDLLX2           16 negative_unate        CI         S          !A*B       complete (32)
FAHDLLX2           17 positive_unate        CI         S          A*B        complete (32)

FAHDLLX4           0  positive_unate        A          CO                    complete (32)
FAHDLLX4           1  positive_unate        B          CO                    complete (32)
FAHDLLX4           2  positive_unate        CI         CO                    complete (32)
FAHDLLX4           3  negative_unate        A          S                     complete (32)
FAHDLLX4           4  positive_unate        A          S                     complete (32)
FAHDLLX4           5  positive_unate        A          S          !B*!CI     complete (32)
FAHDLLX4           6  negative_unate        A          S          B*!CI      complete (32)
FAHDLLX4           7  positive_unate        A          S          B*CI       complete (32)
FAHDLLX4           8  negative_unate        B          S                     complete (32)
FAHDLLX4           9  positive_unate        B          S                     complete (32)
FAHDLLX4           10 positive_unate        B          S          !A*!CI     complete (32)
FAHDLLX4           11 negative_unate        B          S          A*!CI      complete (32)
FAHDLLX4           12 positive_unate        B          S          A*CI       complete (32)
FAHDLLX4           13 negative_unate        CI         S                     complete (32)
FAHDLLX4           14 positive_unate        CI         S                     complete (32)
FAHDLLX4           15 positive_unate        CI         S          !A*!B      complete (32)
FAHDLLX4           16 negative_unate        CI         S          !A*B       complete (32)
FAHDLLX4           17 positive_unate        CI         S          A*B        complete (32)

HAHDLLX0           0  positive_unate        A          CO                    complete (32)
HAHDLLX0           1  positive_unate        B          CO                    complete (32)
HAHDLLX0           2  negative_unate        A          S                     complete (32)
HAHDLLX0           3  positive_unate        A          S                     complete (32)
HAHDLLX0           4  positive_unate        A          S          !B         complete (32)
HAHDLLX0           5  negative_unate        B          S                     complete (32)
HAHDLLX0           6  positive_unate        B          S                     complete (32)
HAHDLLX0           7  positive_unate        B          S          !A         complete (32)

HAHDLLX1           0  positive_unate        A          CO                    complete (32)
HAHDLLX1           1  positive_unate        B          CO                    complete (32)
HAHDLLX1           2  negative_unate        A          S                     complete (32)
HAHDLLX1           3  positive_unate        A          S                     complete (32)
HAHDLLX1           4  positive_unate        A          S          !B         complete (32)
HAHDLLX1           5  negative_unate        B          S                     complete (32)
HAHDLLX1           6  positive_unate        B          S                     complete (32)
HAHDLLX1           7  positive_unate        B          S          !A         complete (32)

HAHDLLX2           0  positive_unate        A          CO                    complete (32)
HAHDLLX2           1  positive_unate        B          CO                    complete (32)
HAHDLLX2           2  negative_unate        A          S                     complete (32)
HAHDLLX2           3  positive_unate        A          S                     complete (32)
HAHDLLX2           4  positive_unate        A          S          !B         complete (32)
HAHDLLX2           5  negative_unate        B          S                     complete (32)
HAHDLLX2           6  positive_unate        B          S                     complete (32)
HAHDLLX2           7  positive_unate        B          S          !A         complete (32)

HAHDLLX4           0  positive_unate        A          CO                    complete (32)
HAHDLLX4           1  positive_unate        B          CO                    complete (32)
HAHDLLX4           2  negative_unate        A          S                     complete (32)
HAHDLLX4           3  positive_unate        A          S                     complete (32)
HAHDLLX4           4  positive_unate        A          S          !B         complete (32)
HAHDLLX4           5  negative_unate        B          S                     complete (32)
HAHDLLX4           6  positive_unate        B          S                     complete (32)
HAHDLLX4           7  positive_unate        B          S          !A         complete (32)

INHDLLX0           0  negative_unate        A          Q                     complete (32)

INHDLLX12          0  negative_unate        A          Q                     complete (32)

INHDLLX1           0  negative_unate        A          Q                     complete (32)

INHDLLX2           0  negative_unate        A          Q                     complete (32)

INHDLLX3           0  negative_unate        A          Q                     complete (32)

INHDLLX4           0  negative_unate        A          Q                     complete (32)

INHDLLX6           0  negative_unate        A          Q                     complete (32)

INHDLLX8           0  negative_unate        A          Q                     complete (32)

ITHHDLLX12         0  negative_unate        A          Q                     complete (32)
ITHHDLLX12         1  enable_high           E          Q                     complete (32)
ITHHDLLX12         2  disable_low           E          Q                     complete (32)

ITHHDLLX1          0  negative_unate        A          Q                     complete (32)
ITHHDLLX1          1  enable_high           E          Q                     complete (32)
ITHHDLLX1          2  disable_low           E          Q                     complete (32)

ITHHDLLX2          0  negative_unate        A          Q                     complete (32)
ITHHDLLX2          1  enable_high           E          Q                     complete (32)
ITHHDLLX2          2  disable_low           E          Q                     complete (32)

ITHHDLLX3          0  negative_unate        A          Q                     complete (32)
ITHHDLLX3          1  enable_high           E          Q                     complete (32)
ITHHDLLX3          2  disable_low           E          Q                     complete (32)

ITHHDLLX4          0  negative_unate        A          Q                     complete (32)
ITHHDLLX4          1  enable_high           E          Q                     complete (32)
ITHHDLLX4          2  disable_low           E          Q                     complete (32)

ITHHDLLX6          0  negative_unate        A          Q                     complete (32)
ITHHDLLX6          1  enable_high           E          Q                     complete (32)
ITHHDLLX6          2  disable_low           E          Q                     complete (32)

ITHHDLLX8          0  negative_unate        A          Q                     complete (32)
ITHHDLLX8          1  enable_high           E          Q                     complete (32)
ITHHDLLX8          2  disable_low           E          Q                     complete (32)

ITLHDLLX12         0  negative_unate        A          Q                     complete (32)
ITLHDLLX12         1  enable_low            EN         Q                     complete (32)
ITLHDLLX12         2  disable_high          EN         Q                     complete (32)

ITLHDLLX1          0  negative_unate        A          Q                     complete (32)
ITLHDLLX1          1  enable_low            EN         Q                     complete (32)
ITLHDLLX1          2  disable_high          EN         Q                     complete (32)

ITLHDLLX2          0  negative_unate        A          Q                     complete (32)
ITLHDLLX2          1  enable_low            EN         Q                     complete (32)
ITLHDLLX2          2  disable_high          EN         Q                     complete (32)

ITLHDLLX3          0  negative_unate        A          Q                     complete (32)
ITLHDLLX3          1  enable_low            EN         Q                     complete (32)
ITLHDLLX3          2  disable_high          EN         Q                     complete (32)

ITLHDLLX4          0  negative_unate        A          Q                     complete (32)
ITLHDLLX4          1  enable_low            EN         Q                     complete (32)
ITLHDLLX4          2  disable_high          EN         Q                     complete (32)

ITLHDLLX6          0  negative_unate        A          Q                     complete (32)
ITLHDLLX6          1  enable_low            EN         Q                     complete (32)
ITLHDLLX6          2  disable_high          EN         Q                     complete (32)

ITLHDLLX8          0  negative_unate        A          Q                     complete (32)
ITLHDLLX8          1  enable_low            EN         Q                     complete (32)
ITLHDLLX8          2  disable_high          EN         Q                     complete (32)

LGCNHDLLX0         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCNHDLLX0         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCNHDLLX0         2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LGCNHDLLX0         3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LGCNHDLLX0         4  positive_unate        CLK        GCLK                  complete (32)

LGCNHDLLX1         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCNHDLLX1         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCNHDLLX1         2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LGCNHDLLX1         3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LGCNHDLLX1         4  positive_unate        CLK        GCLK                  complete (32)

LGCNHDLLX2         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCNHDLLX2         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCNHDLLX2         2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LGCNHDLLX2         3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LGCNHDLLX2         4  positive_unate        CLK        GCLK                  complete (32)

LGCNHDLLX4         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCNHDLLX4         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCNHDLLX4         2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LGCNHDLLX4         3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LGCNHDLLX4         4  positive_unate        CLK        GCLK                  complete (32)

LGCPHDLLX0         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCPHDLLX0         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCPHDLLX0         2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LGCPHDLLX0         3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LGCPHDLLX0         4  positive_unate        CLK        GCLK                  complete (32)

LGCPHDLLX1         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCPHDLLX1         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCPHDLLX1         2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LGCPHDLLX1         3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LGCPHDLLX1         4  positive_unate        CLK        GCLK                  complete (32)

LGCPHDLLX2         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCPHDLLX2         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCPHDLLX2         2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LGCPHDLLX2         3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LGCPHDLLX2         4  positive_unate        CLK        GCLK                  complete (32)

LGCPHDLLX4         0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LGCPHDLLX4         1  clock_pulse_width_low CLK        CLK                   complete (16)
LGCPHDLLX4         2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LGCPHDLLX4         3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LGCPHDLLX4         4  positive_unate        CLK        GCLK                  complete (32)

LSGCNHDLLX0        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCNHDLLX0        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCNHDLLX0        2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LSGCNHDLLX0        3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LSGCNHDLLX0        4  clock_gating_setup_clk_fall CLK  SE                    complete (16)
LSGCNHDLLX0        5  clock_gating_hold_clk_fall CLK   SE                    complete (16)
LSGCNHDLLX0        6  positive_unate        CLK        GCLK                  complete (32)

LSGCNHDLLX1        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCNHDLLX1        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCNHDLLX1        2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LSGCNHDLLX1        3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LSGCNHDLLX1        4  clock_gating_setup_clk_fall CLK  SE                    complete (16)
LSGCNHDLLX1        5  clock_gating_hold_clk_fall CLK   SE                    complete (16)
LSGCNHDLLX1        6  positive_unate        CLK        GCLK                  complete (32)

LSGCNHDLLX2        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCNHDLLX2        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCNHDLLX2        2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LSGCNHDLLX2        3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LSGCNHDLLX2        4  clock_gating_setup_clk_fall CLK  SE                    complete (16)
LSGCNHDLLX2        5  clock_gating_hold_clk_fall CLK   SE                    complete (16)
LSGCNHDLLX2        6  positive_unate        CLK        GCLK                  complete (32)

LSGCNHDLLX4        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCNHDLLX4        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCNHDLLX4        2  clock_gating_setup_clk_fall CLK  E                     complete (16)
LSGCNHDLLX4        3  clock_gating_hold_clk_fall CLK   E                     complete (16)
LSGCNHDLLX4        4  clock_gating_setup_clk_fall CLK  SE                    complete (16)
LSGCNHDLLX4        5  clock_gating_hold_clk_fall CLK   SE                    complete (16)
LSGCNHDLLX4        6  positive_unate        CLK        GCLK                  complete (32)

LSGCPHDLLX0        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCPHDLLX0        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCPHDLLX0        2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LSGCPHDLLX0        3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LSGCPHDLLX0        4  clock_gating_setup_clk_rise CLK  SE                    complete (16)
LSGCPHDLLX0        5  clock_gating_hold_clk_rise CLK   SE                    complete (16)
LSGCPHDLLX0        6  positive_unate        CLK        GCLK                  complete (32)

LSGCPHDLLX1        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCPHDLLX1        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCPHDLLX1        2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LSGCPHDLLX1        3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LSGCPHDLLX1        4  clock_gating_setup_clk_rise CLK  SE                    complete (16)
LSGCPHDLLX1        5  clock_gating_hold_clk_rise CLK   SE                    complete (16)
LSGCPHDLLX1        6  positive_unate        CLK        GCLK                  complete (32)

LSGCPHDLLX2        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCPHDLLX2        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCPHDLLX2        2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LSGCPHDLLX2        3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LSGCPHDLLX2        4  clock_gating_setup_clk_rise CLK  SE                    complete (16)
LSGCPHDLLX2        5  clock_gating_hold_clk_rise CLK   SE                    complete (16)
LSGCPHDLLX2        6  positive_unate        CLK        GCLK                  complete (32)

LSGCPHDLLX4        0  clock_gating_pulse_width_low CLK CLK                   complete (16)
LSGCPHDLLX4        1  clock_pulse_width_low CLK        CLK                   complete (16)
LSGCPHDLLX4        2  clock_gating_setup_clk_rise CLK  E                     complete (16)
LSGCPHDLLX4        3  clock_gating_hold_clk_rise CLK   E                     complete (16)
LSGCPHDLLX4        4  clock_gating_setup_clk_rise CLK  SE                    complete (16)
LSGCPHDLLX4        5  clock_gating_hold_clk_rise CLK   SE                    complete (16)
LSGCPHDLLX4        6  positive_unate        CLK        GCLK                  complete (32)

LSOGCNHDLLX0       0  clock_gating_setup_clk_fall CLKcheckpin1 E             complete (16)
LSOGCNHDLLX0       1  clock_gating_hold_clk_fall CLKcheckpin1 E              complete (16)
LSOGCNHDLLX0       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCNHDLLX0       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCNHDLLX0       4  positive_unate        E          CGOBS                 complete (32)
LSOGCNHDLLX0       5  rising_edge           CLKcheckpin1 CGOBS               complete (32)
LSOGCNHDLLX0       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCNHDLLX0       7  negative_unate        SE         GCLK                  complete (32)
LSOGCNHDLLX0       8  positive_unate        CLK        CLKcheckpin1          complete (32)

LSOGCNHDLLX1       0  clock_gating_setup_clk_fall CLKcheckpin1 E             complete (16)
LSOGCNHDLLX1       1  clock_gating_hold_clk_fall CLKcheckpin1 E              complete (16)
LSOGCNHDLLX1       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCNHDLLX1       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCNHDLLX1       4  positive_unate        E          CGOBS                 complete (32)
LSOGCNHDLLX1       5  rising_edge           CLKcheckpin1 CGOBS               complete (32)
LSOGCNHDLLX1       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCNHDLLX1       7  negative_unate        SE         GCLK                  complete (32)
LSOGCNHDLLX1       8  positive_unate        CLK        CLKcheckpin1          complete (32)

LSOGCNHDLLX2       0  clock_gating_setup_clk_fall CLKcheckpin1 E             complete (16)
LSOGCNHDLLX2       1  clock_gating_hold_clk_fall CLKcheckpin1 E              complete (16)
LSOGCNHDLLX2       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCNHDLLX2       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCNHDLLX2       4  positive_unate        E          CGOBS                 complete (32)
LSOGCNHDLLX2       5  rising_edge           CLKcheckpin1 CGOBS               complete (32)
LSOGCNHDLLX2       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCNHDLLX2       7  negative_unate        SE         GCLK                  complete (32)
LSOGCNHDLLX2       8  positive_unate        CLK        CLKcheckpin1          complete (32)

LSOGCNHDLLX4       0  clock_gating_setup_clk_fall CLKcheckpin1 E             complete (16)
LSOGCNHDLLX4       1  clock_gating_hold_clk_fall CLKcheckpin1 E              complete (16)
LSOGCNHDLLX4       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCNHDLLX4       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCNHDLLX4       4  positive_unate        E          CGOBS                 complete (32)
LSOGCNHDLLX4       5  rising_edge           CLKcheckpin1 CGOBS               complete (32)
LSOGCNHDLLX4       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCNHDLLX4       7  negative_unate        SE         GCLK                  complete (32)
LSOGCNHDLLX4       8  positive_unate        CLK        CLKcheckpin1          complete (32)

LSOGCPHDLLX0       0  clock_gating_setup_clk_rise CLKcheckpin1 E             complete (16)
LSOGCPHDLLX0       1  clock_gating_hold_clk_rise CLKcheckpin1 E              complete (16)
LSOGCPHDLLX0       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCPHDLLX0       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCPHDLLX0       4  falling_edge          CLKcheckpin1 CGOBS               complete (32)
LSOGCPHDLLX0       5  positive_unate        E          CGOBS                 complete (32)
LSOGCPHDLLX0       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCPHDLLX0       7  positive_unate        SE         GCLK                  complete (32)
LSOGCPHDLLX0       8  positive_unate        CLK        CLKcheckpin1          complete (32)

LSOGCPHDLLX1       0  clock_gating_setup_clk_rise CLKcheckpin1 E             complete (16)
LSOGCPHDLLX1       1  clock_gating_hold_clk_rise CLKcheckpin1 E              complete (16)
LSOGCPHDLLX1       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCPHDLLX1       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCPHDLLX1       4  falling_edge          CLKcheckpin1 CGOBS               complete (32)
LSOGCPHDLLX1       5  positive_unate        E          CGOBS                 complete (32)
LSOGCPHDLLX1       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCPHDLLX1       7  positive_unate        SE         GCLK                  complete (32)
LSOGCPHDLLX1       8  positive_unate        CLK        CLKcheckpin1          complete (32)

LSOGCPHDLLX2       0  clock_gating_setup_clk_rise CLKcheckpin1 E             complete (16)
LSOGCPHDLLX2       1  clock_gating_hold_clk_rise CLKcheckpin1 E              complete (16)
LSOGCPHDLLX2       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCPHDLLX2       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCPHDLLX2       4  falling_edge          CLKcheckpin1 CGOBS               complete (32)
LSOGCPHDLLX2       5  positive_unate        E          CGOBS                 complete (32)
LSOGCPHDLLX2       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCPHDLLX2       7  positive_unate        SE         GCLK                  complete (32)
LSOGCPHDLLX2       8  positive_unate        CLK        CLKcheckpin1          complete (32)

LSOGCPHDLLX4       0  clock_gating_setup_clk_rise CLKcheckpin1 E             complete (16)
LSOGCPHDLLX4       1  clock_gating_hold_clk_rise CLKcheckpin1 E              complete (16)
LSOGCPHDLLX4       2  clock_gating_pulse_width_low CLKcheckpin1 CLKcheckpin1 complete (16)
LSOGCPHDLLX4       3  clock_pulse_width_low CLKcheckpin1 CLKcheckpin1        complete (16)
LSOGCPHDLLX4       4  falling_edge          CLKcheckpin1 CGOBS               complete (32)
LSOGCPHDLLX4       5  positive_unate        E          CGOBS                 complete (32)
LSOGCPHDLLX4       6  positive_unate        CLK        GCLK                  complete (32)
LSOGCPHDLLX4       7  positive_unate        SE         GCLK                  complete (32)
LSOGCPHDLLX4       8  positive_unate        CLK        CLKcheckpin1          complete (32)

MU2IHDLLX0         0  negative_unate        S          Q                     complete (32)
MU2IHDLLX0         1  positive_unate        S          Q                     complete (32)
MU2IHDLLX0         2  negative_unate        S          Q          !IN0*IN1   complete (32)
MU2IHDLLX0         3  negative_unate        IN0        Q                     complete (32)
MU2IHDLLX0         4  negative_unate        IN1        Q                     complete (32)

MU2IHDLLX1         0  negative_unate        S          Q                     complete (32)
MU2IHDLLX1         1  positive_unate        S          Q                     complete (32)
MU2IHDLLX1         2  negative_unate        S          Q          !IN0*IN1   complete (32)
MU2IHDLLX1         3  negative_unate        IN0        Q                     complete (32)
MU2IHDLLX1         4  negative_unate        IN1        Q                     complete (32)

MU2IHDLLX2         0  negative_unate        S          Q                     complete (32)
MU2IHDLLX2         1  positive_unate        S          Q                     complete (32)
MU2IHDLLX2         2  negative_unate        S          Q          !IN0*IN1   complete (32)
MU2IHDLLX2         3  negative_unate        IN0        Q                     complete (32)
MU2IHDLLX2         4  negative_unate        IN1        Q                     complete (32)

MU2IHDLLX4         0  negative_unate        S          Q                     complete (32)
MU2IHDLLX4         1  positive_unate        S          Q                     complete (32)
MU2IHDLLX4         2  negative_unate        S          Q          !IN0*IN1   complete (32)
MU2IHDLLX4         3  negative_unate        IN0        Q                     complete (32)
MU2IHDLLX4         4  negative_unate        IN1        Q                     complete (32)

MU2HDLLX0          0  negative_unate        S          Q                     complete (32)
MU2HDLLX0          1  positive_unate        S          Q                     complete (32)
MU2HDLLX0          2  positive_unate        S          Q          !IN0*IN1   complete (32)
MU2HDLLX0          3  positive_unate        IN0        Q                     complete (32)
MU2HDLLX0          4  positive_unate        IN1        Q                     complete (32)

MU2HDLLX1          0  negative_unate        S          Q                     complete (32)
MU2HDLLX1          1  positive_unate        S          Q                     complete (32)
MU2HDLLX1          2  positive_unate        S          Q          !IN0*IN1   complete (32)
MU2HDLLX1          3  positive_unate        IN0        Q                     complete (32)
MU2HDLLX1          4  positive_unate        IN1        Q                     complete (32)

MU2HDLLX2          0  negative_unate        S          Q                     complete (32)
MU2HDLLX2          1  positive_unate        S          Q                     complete (32)
MU2HDLLX2          2  positive_unate        S          Q          !IN0*IN1   complete (32)
MU2HDLLX2          3  positive_unate        IN0        Q                     complete (32)
MU2HDLLX2          4  positive_unate        IN1        Q                     complete (32)

MU2HDLLX4          0  negative_unate        S          Q                     complete (32)
MU2HDLLX4          1  positive_unate        S          Q                     complete (32)
MU2HDLLX4          2  positive_unate        S          Q          !IN0*IN1   complete (32)
MU2HDLLX4          3  positive_unate        IN0        Q                     complete (32)
MU2HDLLX4          4  positive_unate        IN1        Q                     complete (32)

MU4IHDLLX0         0  negative_unate        IN0        Q                     complete (32)
MU4IHDLLX0         1  negative_unate        IN1        Q                     complete (32)
MU4IHDLLX0         2  negative_unate        S0         Q                     complete (32)
MU4IHDLLX0         3  positive_unate        S0         Q                     complete (32)
MU4IHDLLX0         4  negative_unate        IN2        Q                     complete (32)
MU4IHDLLX0         5  negative_unate        S1         Q                     complete (32)
MU4IHDLLX0         6  positive_unate        S1         Q                     complete (32)
MU4IHDLLX0         7  negative_unate        IN3        Q                     complete (32)

MU4IHDLLX1         0  negative_unate        IN0        Q                     complete (32)
MU4IHDLLX1         1  negative_unate        IN1        Q                     complete (32)
MU4IHDLLX1         2  negative_unate        S0         Q                     complete (32)
MU4IHDLLX1         3  positive_unate        S0         Q                     complete (32)
MU4IHDLLX1         4  negative_unate        IN2        Q                     complete (32)
MU4IHDLLX1         5  negative_unate        S1         Q                     complete (32)
MU4IHDLLX1         6  positive_unate        S1         Q                     complete (32)
MU4IHDLLX1         7  negative_unate        IN3        Q                     complete (32)

MU4IHDLLX2         0  negative_unate        IN0        Q                     complete (32)
MU4IHDLLX2         1  negative_unate        IN1        Q                     complete (32)
MU4IHDLLX2         2  negative_unate        S0         Q                     complete (32)
MU4IHDLLX2         3  positive_unate        S0         Q                     complete (32)
MU4IHDLLX2         4  negative_unate        IN2        Q                     complete (32)
MU4IHDLLX2         5  negative_unate        S1         Q                     complete (32)
MU4IHDLLX2         6  positive_unate        S1         Q                     complete (32)
MU4IHDLLX2         7  negative_unate        IN3        Q                     complete (32)

MU4IHDLLX4         0  negative_unate        IN0        Q                     complete (32)
MU4IHDLLX4         1  negative_unate        IN1        Q                     complete (32)
MU4IHDLLX4         2  negative_unate        S0         Q                     complete (32)
MU4IHDLLX4         3  positive_unate        S0         Q                     complete (32)
MU4IHDLLX4         4  negative_unate        IN2        Q                     complete (32)
MU4IHDLLX4         5  negative_unate        S1         Q                     complete (32)
MU4IHDLLX4         6  positive_unate        S1         Q                     complete (32)
MU4IHDLLX4         7  negative_unate        IN3        Q                     complete (32)

MU4HDLLX0          0  positive_unate        IN0        Q                     complete (32)
MU4HDLLX0          1  positive_unate        IN1        Q                     complete (32)
MU4HDLLX0          2  negative_unate        S0         Q                     complete (32)
MU4HDLLX0          3  positive_unate        S0         Q                     complete (32)
MU4HDLLX0          4  positive_unate        IN2        Q                     complete (32)
MU4HDLLX0          5  negative_unate        S1         Q                     complete (32)
MU4HDLLX0          6  positive_unate        S1         Q                     complete (32)
MU4HDLLX0          7  positive_unate        IN3        Q                     complete (32)

MU4HDLLX1          0  positive_unate        IN0        Q                     complete (32)
MU4HDLLX1          1  positive_unate        IN1        Q                     complete (32)
MU4HDLLX1          2  negative_unate        S0         Q                     complete (32)
MU4HDLLX1          3  positive_unate        S0         Q                     complete (32)
MU4HDLLX1          4  positive_unate        IN2        Q                     complete (32)
MU4HDLLX1          5  negative_unate        S1         Q                     complete (32)
MU4HDLLX1          6  positive_unate        S1         Q                     complete (32)
MU4HDLLX1          7  positive_unate        IN3        Q                     complete (32)

MU4HDLLX2          0  positive_unate        IN0        Q                     complete (32)
MU4HDLLX2          1  positive_unate        IN1        Q                     complete (32)
MU4HDLLX2          2  negative_unate        S0         Q                     complete (32)
MU4HDLLX2          3  positive_unate        S0         Q                     complete (32)
MU4HDLLX2          4  positive_unate        IN2        Q                     complete (32)
MU4HDLLX2          5  negative_unate        S1         Q                     complete (32)
MU4HDLLX2          6  positive_unate        S1         Q                     complete (32)
MU4HDLLX2          7  positive_unate        IN3        Q                     complete (32)

MU4HDLLX4          0  positive_unate        IN0        Q                     complete (32)
MU4HDLLX4          1  positive_unate        IN1        Q                     complete (32)
MU4HDLLX4          2  negative_unate        S0         Q                     complete (32)
MU4HDLLX4          3  positive_unate        S0         Q                     complete (32)
MU4HDLLX4          4  positive_unate        IN2        Q                     complete (32)
MU4HDLLX4          5  negative_unate        S1         Q                     complete (32)
MU4HDLLX4          6  positive_unate        S1         Q                     complete (32)
MU4HDLLX4          7  positive_unate        IN3        Q                     complete (32)

NA22HDLLX0         0  positive_unate        A          Q                     complete (32)
NA22HDLLX0         1  positive_unate        B          Q                     complete (32)
NA22HDLLX0         2  negative_unate        C          Q                     complete (32)

NA22HDLLX1         0  positive_unate        A          Q                     complete (32)
NA22HDLLX1         1  positive_unate        B          Q                     complete (32)
NA22HDLLX1         2  negative_unate        C          Q                     complete (32)

NA22HDLLX2         0  positive_unate        A          Q                     complete (32)
NA22HDLLX2         1  positive_unate        B          Q                     complete (32)
NA22HDLLX2         2  negative_unate        C          Q                     complete (32)

NA22HDLLX4         0  positive_unate        A          Q                     complete (32)
NA22HDLLX4         1  positive_unate        B          Q                     complete (32)
NA22HDLLX4         2  negative_unate        C          Q                     complete (32)

NA2I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NA2I1HDLLX0        1  positive_unate        AN         Q                     complete (32)

NA2I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NA2I1HDLLX1        1  positive_unate        AN         Q                     complete (32)

NA2I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NA2I1HDLLX2        1  positive_unate        AN         Q                     complete (32)

NA2I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NA2I1HDLLX4        1  positive_unate        AN         Q                     complete (32)

NA2HDLLX0          0  negative_unate        A          Q                     complete (32)
NA2HDLLX0          1  negative_unate        B          Q                     complete (32)

NA2HDLLX1          0  negative_unate        A          Q                     complete (32)
NA2HDLLX1          1  negative_unate        B          Q                     complete (32)

NA2HDLLX2          0  negative_unate        A          Q                     complete (32)
NA2HDLLX2          1  negative_unate        B          Q                     complete (32)

NA2HDLLX4          0  negative_unate        A          Q                     complete (32)
NA2HDLLX4          1  negative_unate        B          Q                     complete (32)

NA3I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NA3I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NA3I1HDLLX0        2  positive_unate        AN         Q                     complete (32)

NA3I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NA3I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NA3I1HDLLX1        2  positive_unate        AN         Q                     complete (32)

NA3I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NA3I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NA3I1HDLLX2        2  positive_unate        AN         Q                     complete (32)

NA3I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NA3I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NA3I1HDLLX4        2  positive_unate        AN         Q                     complete (32)

NA3I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NA3I2HDLLX0        1  positive_unate        AN         Q                     complete (32)
NA3I2HDLLX0        2  positive_unate        BN         Q                     complete (32)

NA3I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NA3I2HDLLX1        1  positive_unate        AN         Q                     complete (32)
NA3I2HDLLX1        2  positive_unate        BN         Q                     complete (32)

NA3I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NA3I2HDLLX2        1  positive_unate        AN         Q                     complete (32)
NA3I2HDLLX2        2  positive_unate        BN         Q                     complete (32)

NA3I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NA3I2HDLLX4        1  positive_unate        AN         Q                     complete (32)
NA3I2HDLLX4        2  positive_unate        BN         Q                     complete (32)

NA3HDLLX0          0  negative_unate        A          Q                     complete (32)
NA3HDLLX0          1  negative_unate        B          Q                     complete (32)
NA3HDLLX0          2  negative_unate        C          Q                     complete (32)

NA3HDLLX1          0  negative_unate        A          Q                     complete (32)
NA3HDLLX1          1  negative_unate        B          Q                     complete (32)
NA3HDLLX1          2  negative_unate        C          Q                     complete (32)

NA3HDLLX2          0  negative_unate        A          Q                     complete (32)
NA3HDLLX2          1  negative_unate        B          Q                     complete (32)
NA3HDLLX2          2  negative_unate        C          Q                     complete (32)

NA3HDLLX4          0  negative_unate        A          Q                     complete (32)
NA3HDLLX4          1  negative_unate        B          Q                     complete (32)
NA3HDLLX4          2  negative_unate        C          Q                     complete (32)

NA4I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NA4I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NA4I1HDLLX0        2  negative_unate        D          Q                     complete (32)
NA4I1HDLLX0        3  positive_unate        AN         Q                     complete (32)

NA4I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NA4I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NA4I1HDLLX1        2  negative_unate        D          Q                     complete (32)
NA4I1HDLLX1        3  positive_unate        AN         Q                     complete (32)

NA4I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NA4I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NA4I1HDLLX2        2  negative_unate        D          Q                     complete (32)
NA4I1HDLLX2        3  positive_unate        AN         Q                     complete (32)

NA4I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NA4I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NA4I1HDLLX4        2  negative_unate        D          Q                     complete (32)
NA4I1HDLLX4        3  positive_unate        AN         Q                     complete (32)

NA4I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NA4I2HDLLX0        1  negative_unate        D          Q                     complete (32)
NA4I2HDLLX0        2  positive_unate        AN         Q                     complete (32)
NA4I2HDLLX0        3  positive_unate        BN         Q                     complete (32)

NA4I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NA4I2HDLLX1        1  negative_unate        D          Q                     complete (32)
NA4I2HDLLX1        2  positive_unate        AN         Q                     complete (32)
NA4I2HDLLX1        3  positive_unate        BN         Q                     complete (32)

NA4I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NA4I2HDLLX2        1  negative_unate        D          Q                     complete (32)
NA4I2HDLLX2        2  positive_unate        AN         Q                     complete (32)
NA4I2HDLLX2        3  positive_unate        BN         Q                     complete (32)

NA4I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NA4I2HDLLX4        1  negative_unate        D          Q                     complete (32)
NA4I2HDLLX4        2  positive_unate        AN         Q                     complete (32)
NA4I2HDLLX4        3  positive_unate        BN         Q                     complete (32)

NA4I3HDLLX0        0  negative_unate        D          Q                     complete (32)
NA4I3HDLLX0        1  positive_unate        AN         Q                     complete (32)
NA4I3HDLLX0        2  positive_unate        BN         Q                     complete (32)
NA4I3HDLLX0        3  positive_unate        CN         Q                     complete (32)

NA4I3HDLLX1        0  negative_unate        D          Q                     complete (32)
NA4I3HDLLX1        1  positive_unate        AN         Q                     complete (32)
NA4I3HDLLX1        2  positive_unate        BN         Q                     complete (32)
NA4I3HDLLX1        3  positive_unate        CN         Q                     complete (32)

NA4I3HDLLX2        0  negative_unate        D          Q                     complete (32)
NA4I3HDLLX2        1  positive_unate        AN         Q                     complete (32)
NA4I3HDLLX2        2  positive_unate        BN         Q                     complete (32)
NA4I3HDLLX2        3  positive_unate        CN         Q                     complete (32)

NA4I3HDLLX4        0  negative_unate        D          Q                     complete (32)
NA4I3HDLLX4        1  positive_unate        AN         Q                     complete (32)
NA4I3HDLLX4        2  positive_unate        BN         Q                     complete (32)
NA4I3HDLLX4        3  positive_unate        CN         Q                     complete (32)

NA4HDLLX0          0  negative_unate        A          Q                     complete (32)
NA4HDLLX0          1  negative_unate        B          Q                     complete (32)
NA4HDLLX0          2  negative_unate        C          Q                     complete (32)
NA4HDLLX0          3  negative_unate        D          Q                     complete (32)

NA4HDLLX1          0  negative_unate        A          Q                     complete (32)
NA4HDLLX1          1  negative_unate        B          Q                     complete (32)
NA4HDLLX1          2  negative_unate        C          Q                     complete (32)
NA4HDLLX1          3  negative_unate        D          Q                     complete (32)

NA4HDLLX2          0  negative_unate        A          Q                     complete (32)
NA4HDLLX2          1  negative_unate        B          Q                     complete (32)
NA4HDLLX2          2  negative_unate        C          Q                     complete (32)
NA4HDLLX2          3  negative_unate        D          Q                     complete (32)

NA4HDLLX4          0  negative_unate        A          Q                     complete (32)
NA4HDLLX4          1  negative_unate        B          Q                     complete (32)
NA4HDLLX4          2  negative_unate        C          Q                     complete (32)
NA4HDLLX4          3  negative_unate        D          Q                     complete (32)

NA5I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NA5I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NA5I1HDLLX0        2  negative_unate        D          Q                     complete (32)
NA5I1HDLLX0        3  negative_unate        E          Q                     complete (32)
NA5I1HDLLX0        4  positive_unate        AN         Q                     complete (32)

NA5I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NA5I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NA5I1HDLLX1        2  negative_unate        D          Q                     complete (32)
NA5I1HDLLX1        3  negative_unate        E          Q                     complete (32)
NA5I1HDLLX1        4  positive_unate        AN         Q                     complete (32)

NA5I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NA5I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NA5I1HDLLX2        2  negative_unate        D          Q                     complete (32)
NA5I1HDLLX2        3  negative_unate        E          Q                     complete (32)
NA5I1HDLLX2        4  positive_unate        AN         Q                     complete (32)

NA5I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NA5I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NA5I1HDLLX4        2  negative_unate        D          Q                     complete (32)
NA5I1HDLLX4        3  negative_unate        E          Q                     complete (32)
NA5I1HDLLX4        4  positive_unate        AN         Q                     complete (32)

NA5I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NA5I2HDLLX0        1  negative_unate        D          Q                     complete (32)
NA5I2HDLLX0        2  negative_unate        E          Q                     complete (32)
NA5I2HDLLX0        3  positive_unate        AN         Q                     complete (32)
NA5I2HDLLX0        4  positive_unate        BN         Q                     complete (32)

NA5I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NA5I2HDLLX1        1  negative_unate        D          Q                     complete (32)
NA5I2HDLLX1        2  negative_unate        E          Q                     complete (32)
NA5I2HDLLX1        3  positive_unate        AN         Q                     complete (32)
NA5I2HDLLX1        4  positive_unate        BN         Q                     complete (32)

NA5I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NA5I2HDLLX2        1  negative_unate        D          Q                     complete (32)
NA5I2HDLLX2        2  negative_unate        E          Q                     complete (32)
NA5I2HDLLX2        3  positive_unate        AN         Q                     complete (32)
NA5I2HDLLX2        4  positive_unate        BN         Q                     complete (32)

NA5I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NA5I2HDLLX4        1  negative_unate        D          Q                     complete (32)
NA5I2HDLLX4        2  negative_unate        E          Q                     complete (32)
NA5I2HDLLX4        3  positive_unate        AN         Q                     complete (32)
NA5I2HDLLX4        4  positive_unate        BN         Q                     complete (32)

NA5I3HDLLX0        0  negative_unate        D          Q                     complete (32)
NA5I3HDLLX0        1  negative_unate        E          Q                     complete (32)
NA5I3HDLLX0        2  positive_unate        AN         Q                     complete (32)
NA5I3HDLLX0        3  positive_unate        BN         Q                     complete (32)
NA5I3HDLLX0        4  positive_unate        CN         Q                     complete (32)

NA5I3HDLLX1        0  negative_unate        D          Q                     complete (32)
NA5I3HDLLX1        1  negative_unate        E          Q                     complete (32)
NA5I3HDLLX1        2  positive_unate        AN         Q                     complete (32)
NA5I3HDLLX1        3  positive_unate        BN         Q                     complete (32)
NA5I3HDLLX1        4  positive_unate        CN         Q                     complete (32)

NA5I3HDLLX2        0  negative_unate        D          Q                     complete (32)
NA5I3HDLLX2        1  negative_unate        E          Q                     complete (32)
NA5I3HDLLX2        2  positive_unate        AN         Q                     complete (32)
NA5I3HDLLX2        3  positive_unate        BN         Q                     complete (32)
NA5I3HDLLX2        4  positive_unate        CN         Q                     complete (32)

NA5I3HDLLX4        0  negative_unate        D          Q                     complete (32)
NA5I3HDLLX4        1  negative_unate        E          Q                     complete (32)
NA5I3HDLLX4        2  positive_unate        AN         Q                     complete (32)
NA5I3HDLLX4        3  positive_unate        BN         Q                     complete (32)
NA5I3HDLLX4        4  positive_unate        CN         Q                     complete (32)

NA5I4HDLLX0        0  negative_unate        E          Q                     complete (32)
NA5I4HDLLX0        1  positive_unate        AN         Q                     complete (32)
NA5I4HDLLX0        2  positive_unate        BN         Q                     complete (32)
NA5I4HDLLX0        3  positive_unate        CN         Q                     complete (32)
NA5I4HDLLX0        4  positive_unate        DN         Q                     complete (32)

NA5I4HDLLX1        0  negative_unate        E          Q                     complete (32)
NA5I4HDLLX1        1  positive_unate        AN         Q                     complete (32)
NA5I4HDLLX1        2  positive_unate        BN         Q                     complete (32)
NA5I4HDLLX1        3  positive_unate        CN         Q                     complete (32)
NA5I4HDLLX1        4  positive_unate        DN         Q                     complete (32)

NA5I4HDLLX2        0  negative_unate        E          Q                     complete (32)
NA5I4HDLLX2        1  positive_unate        AN         Q                     complete (32)
NA5I4HDLLX2        2  positive_unate        BN         Q                     complete (32)
NA5I4HDLLX2        3  positive_unate        CN         Q                     complete (32)
NA5I4HDLLX2        4  positive_unate        DN         Q                     complete (32)

NA5I4HDLLX4        0  negative_unate        E          Q                     complete (32)
NA5I4HDLLX4        1  positive_unate        AN         Q                     complete (32)
NA5I4HDLLX4        2  positive_unate        BN         Q                     complete (32)
NA5I4HDLLX4        3  positive_unate        CN         Q                     complete (32)
NA5I4HDLLX4        4  positive_unate        DN         Q                     complete (32)

NA5HDLLX0          0  negative_unate        A          Q                     complete (32)
NA5HDLLX0          1  negative_unate        B          Q                     complete (32)
NA5HDLLX0          2  negative_unate        C          Q                     complete (32)
NA5HDLLX0          3  negative_unate        D          Q                     complete (32)
NA5HDLLX0          4  negative_unate        E          Q                     complete (32)

NA5HDLLX1          0  negative_unate        A          Q                     complete (32)
NA5HDLLX1          1  negative_unate        B          Q                     complete (32)
NA5HDLLX1          2  negative_unate        C          Q                     complete (32)
NA5HDLLX1          3  negative_unate        D          Q                     complete (32)
NA5HDLLX1          4  negative_unate        E          Q                     complete (32)

NA5HDLLX2          0  negative_unate        A          Q                     complete (32)
NA5HDLLX2          1  negative_unate        B          Q                     complete (32)
NA5HDLLX2          2  negative_unate        C          Q                     complete (32)
NA5HDLLX2          3  negative_unate        D          Q                     complete (32)
NA5HDLLX2          4  negative_unate        E          Q                     complete (32)

NA5HDLLX4          0  negative_unate        A          Q                     complete (32)
NA5HDLLX4          1  negative_unate        B          Q                     complete (32)
NA5HDLLX4          2  negative_unate        C          Q                     complete (32)
NA5HDLLX4          3  negative_unate        D          Q                     complete (32)
NA5HDLLX4          4  negative_unate        E          Q                     complete (32)

NA6I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NA6I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NA6I1HDLLX0        2  negative_unate        D          Q                     complete (32)
NA6I1HDLLX0        3  negative_unate        E          Q                     complete (32)
NA6I1HDLLX0        4  negative_unate        F          Q                     complete (32)
NA6I1HDLLX0        5  positive_unate        AN         Q                     complete (32)

NA6I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NA6I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NA6I1HDLLX1        2  negative_unate        D          Q                     complete (32)
NA6I1HDLLX1        3  negative_unate        E          Q                     complete (32)
NA6I1HDLLX1        4  negative_unate        F          Q                     complete (32)
NA6I1HDLLX1        5  positive_unate        AN         Q                     complete (32)

NA6I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NA6I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NA6I1HDLLX2        2  negative_unate        D          Q                     complete (32)
NA6I1HDLLX2        3  negative_unate        E          Q                     complete (32)
NA6I1HDLLX2        4  negative_unate        F          Q                     complete (32)
NA6I1HDLLX2        5  positive_unate        AN         Q                     complete (32)

NA6I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NA6I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NA6I1HDLLX4        2  negative_unate        D          Q                     complete (32)
NA6I1HDLLX4        3  negative_unate        E          Q                     complete (32)
NA6I1HDLLX4        4  negative_unate        F          Q                     complete (32)
NA6I1HDLLX4        5  positive_unate        AN         Q                     complete (32)

NA6I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NA6I2HDLLX0        1  negative_unate        D          Q                     complete (32)
NA6I2HDLLX0        2  negative_unate        E          Q                     complete (32)
NA6I2HDLLX0        3  negative_unate        F          Q                     complete (32)
NA6I2HDLLX0        4  positive_unate        AN         Q                     complete (32)
NA6I2HDLLX0        5  positive_unate        BN         Q                     complete (32)

NA6I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NA6I2HDLLX1        1  negative_unate        D          Q                     complete (32)
NA6I2HDLLX1        2  negative_unate        E          Q                     complete (32)
NA6I2HDLLX1        3  negative_unate        F          Q                     complete (32)
NA6I2HDLLX1        4  positive_unate        AN         Q                     complete (32)
NA6I2HDLLX1        5  positive_unate        BN         Q                     complete (32)

NA6I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NA6I2HDLLX2        1  negative_unate        D          Q                     complete (32)
NA6I2HDLLX2        2  negative_unate        E          Q                     complete (32)
NA6I2HDLLX2        3  negative_unate        F          Q                     complete (32)
NA6I2HDLLX2        4  positive_unate        AN         Q                     complete (32)
NA6I2HDLLX2        5  positive_unate        BN         Q                     complete (32)

NA6I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NA6I2HDLLX4        1  negative_unate        D          Q                     complete (32)
NA6I2HDLLX4        2  negative_unate        E          Q                     complete (32)
NA6I2HDLLX4        3  negative_unate        F          Q                     complete (32)
NA6I2HDLLX4        4  positive_unate        AN         Q                     complete (32)
NA6I2HDLLX4        5  positive_unate        BN         Q                     complete (32)

NA6I3HDLLX0        0  negative_unate        D          Q                     complete (32)
NA6I3HDLLX0        1  negative_unate        E          Q                     complete (32)
NA6I3HDLLX0        2  negative_unate        F          Q                     complete (32)
NA6I3HDLLX0        3  positive_unate        AN         Q                     complete (32)
NA6I3HDLLX0        4  positive_unate        BN         Q                     complete (32)
NA6I3HDLLX0        5  positive_unate        CN         Q                     complete (32)

NA6I3HDLLX1        0  negative_unate        D          Q                     complete (32)
NA6I3HDLLX1        1  negative_unate        E          Q                     complete (32)
NA6I3HDLLX1        2  negative_unate        F          Q                     complete (32)
NA6I3HDLLX1        3  positive_unate        AN         Q                     complete (32)
NA6I3HDLLX1        4  positive_unate        BN         Q                     complete (32)
NA6I3HDLLX1        5  positive_unate        CN         Q                     complete (32)

NA6I3HDLLX2        0  negative_unate        D          Q                     complete (32)
NA6I3HDLLX2        1  negative_unate        E          Q                     complete (32)
NA6I3HDLLX2        2  negative_unate        F          Q                     complete (32)
NA6I3HDLLX2        3  positive_unate        AN         Q                     complete (32)
NA6I3HDLLX2        4  positive_unate        BN         Q                     complete (32)
NA6I3HDLLX2        5  positive_unate        CN         Q                     complete (32)

NA6I3HDLLX4        0  negative_unate        D          Q                     complete (32)
NA6I3HDLLX4        1  negative_unate        E          Q                     complete (32)
NA6I3HDLLX4        2  negative_unate        F          Q                     complete (32)
NA6I3HDLLX4        3  positive_unate        AN         Q                     complete (32)
NA6I3HDLLX4        4  positive_unate        BN         Q                     complete (32)
NA6I3HDLLX4        5  positive_unate        CN         Q                     complete (32)

NA6I4HDLLX0        0  negative_unate        E          Q                     complete (32)
NA6I4HDLLX0        1  negative_unate        F          Q                     complete (32)
NA6I4HDLLX0        2  positive_unate        AN         Q                     complete (32)
NA6I4HDLLX0        3  positive_unate        BN         Q                     complete (32)
NA6I4HDLLX0        4  positive_unate        CN         Q                     complete (32)
NA6I4HDLLX0        5  positive_unate        DN         Q                     complete (32)

NA6I4HDLLX1        0  negative_unate        E          Q                     complete (32)
NA6I4HDLLX1        1  negative_unate        F          Q                     complete (32)
NA6I4HDLLX1        2  positive_unate        AN         Q                     complete (32)
NA6I4HDLLX1        3  positive_unate        BN         Q                     complete (32)
NA6I4HDLLX1        4  positive_unate        CN         Q                     complete (32)
NA6I4HDLLX1        5  positive_unate        DN         Q                     complete (32)

NA6I4HDLLX2        0  negative_unate        E          Q                     complete (32)
NA6I4HDLLX2        1  negative_unate        F          Q                     complete (32)
NA6I4HDLLX2        2  positive_unate        AN         Q                     complete (32)
NA6I4HDLLX2        3  positive_unate        BN         Q                     complete (32)
NA6I4HDLLX2        4  positive_unate        CN         Q                     complete (32)
NA6I4HDLLX2        5  positive_unate        DN         Q                     complete (32)

NA6I4HDLLX4        0  negative_unate        E          Q                     complete (32)
NA6I4HDLLX4        1  negative_unate        F          Q                     complete (32)
NA6I4HDLLX4        2  positive_unate        AN         Q                     complete (32)
NA6I4HDLLX4        3  positive_unate        BN         Q                     complete (32)
NA6I4HDLLX4        4  positive_unate        CN         Q                     complete (32)
NA6I4HDLLX4        5  positive_unate        DN         Q                     complete (32)

NA6I5HDLLX0        0  negative_unate        F          Q                     complete (32)
NA6I5HDLLX0        1  positive_unate        AN         Q                     complete (32)
NA6I5HDLLX0        2  positive_unate        BN         Q                     complete (32)
NA6I5HDLLX0        3  positive_unate        CN         Q                     complete (32)
NA6I5HDLLX0        4  positive_unate        DN         Q                     complete (32)
NA6I5HDLLX0        5  positive_unate        EN         Q                     complete (32)

NA6I5HDLLX1        0  negative_unate        F          Q                     complete (32)
NA6I5HDLLX1        1  positive_unate        AN         Q                     complete (32)
NA6I5HDLLX1        2  positive_unate        BN         Q                     complete (32)
NA6I5HDLLX1        3  positive_unate        CN         Q                     complete (32)
NA6I5HDLLX1        4  positive_unate        DN         Q                     complete (32)
NA6I5HDLLX1        5  positive_unate        EN         Q                     complete (32)

NA6I5HDLLX2        0  negative_unate        F          Q                     complete (32)
NA6I5HDLLX2        1  positive_unate        AN         Q                     complete (32)
NA6I5HDLLX2        2  positive_unate        BN         Q                     complete (32)
NA6I5HDLLX2        3  positive_unate        CN         Q                     complete (32)
NA6I5HDLLX2        4  positive_unate        DN         Q                     complete (32)
NA6I5HDLLX2        5  positive_unate        EN         Q                     complete (32)

NA6I5HDLLX4        0  negative_unate        F          Q                     complete (32)
NA6I5HDLLX4        1  positive_unate        AN         Q                     complete (32)
NA6I5HDLLX4        2  positive_unate        BN         Q                     complete (32)
NA6I5HDLLX4        3  positive_unate        CN         Q                     complete (32)
NA6I5HDLLX4        4  positive_unate        DN         Q                     complete (32)
NA6I5HDLLX4        5  positive_unate        EN         Q                     complete (32)

NA6HDLLX0          0  negative_unate        A          Q                     complete (32)
NA6HDLLX0          1  negative_unate        B          Q                     complete (32)
NA6HDLLX0          2  negative_unate        C          Q                     complete (32)
NA6HDLLX0          3  negative_unate        D          Q                     complete (32)
NA6HDLLX0          4  negative_unate        E          Q                     complete (32)
NA6HDLLX0          5  negative_unate        F          Q                     complete (32)

NA6HDLLX1          0  negative_unate        A          Q                     complete (32)
NA6HDLLX1          1  negative_unate        B          Q                     complete (32)
NA6HDLLX1          2  negative_unate        C          Q                     complete (32)
NA6HDLLX1          3  negative_unate        D          Q                     complete (32)
NA6HDLLX1          4  negative_unate        E          Q                     complete (32)
NA6HDLLX1          5  negative_unate        F          Q                     complete (32)

NA6HDLLX2          0  negative_unate        A          Q                     complete (32)
NA6HDLLX2          1  negative_unate        B          Q                     complete (32)
NA6HDLLX2          2  negative_unate        C          Q                     complete (32)
NA6HDLLX2          3  negative_unate        D          Q                     complete (32)
NA6HDLLX2          4  negative_unate        E          Q                     complete (32)
NA6HDLLX2          5  negative_unate        F          Q                     complete (32)

NA6HDLLX4          0  negative_unate        A          Q                     complete (32)
NA6HDLLX4          1  negative_unate        B          Q                     complete (32)
NA6HDLLX4          2  negative_unate        C          Q                     complete (32)
NA6HDLLX4          3  negative_unate        D          Q                     complete (32)
NA6HDLLX4          4  negative_unate        E          Q                     complete (32)
NA6HDLLX4          5  negative_unate        F          Q                     complete (32)

NO22HDLLX0         0  positive_unate        A          Q                     complete (32)
NO22HDLLX0         1  positive_unate        B          Q                     complete (32)
NO22HDLLX0         2  negative_unate        C          Q                     complete (32)

NO22HDLLX1         0  positive_unate        A          Q                     complete (32)
NO22HDLLX1         1  positive_unate        B          Q                     complete (32)
NO22HDLLX1         2  negative_unate        C          Q                     complete (32)

NO22HDLLX2         0  positive_unate        A          Q                     complete (32)
NO22HDLLX2         1  positive_unate        B          Q                     complete (32)
NO22HDLLX2         2  negative_unate        C          Q                     complete (32)

NO22HDLLX4         0  positive_unate        A          Q                     complete (32)
NO22HDLLX4         1  positive_unate        B          Q                     complete (32)
NO22HDLLX4         2  negative_unate        C          Q                     complete (32)

NO2I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NO2I1HDLLX0        1  positive_unate        AN         Q                     complete (32)

NO2I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NO2I1HDLLX1        1  positive_unate        AN         Q                     complete (32)

NO2I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NO2I1HDLLX2        1  positive_unate        AN         Q                     complete (32)

NO2I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NO2I1HDLLX4        1  positive_unate        AN         Q                     complete (32)

NO2HDLLX0          0  negative_unate        A          Q                     complete (32)
NO2HDLLX0          1  negative_unate        B          Q                     complete (32)

NO2HDLLX1          0  negative_unate        A          Q                     complete (32)
NO2HDLLX1          1  negative_unate        B          Q                     complete (32)

NO2HDLLX2          0  negative_unate        A          Q                     complete (32)
NO2HDLLX2          1  negative_unate        B          Q                     complete (32)

NO2HDLLX4          0  negative_unate        A          Q                     complete (32)
NO2HDLLX4          1  negative_unate        B          Q                     complete (32)

NO3I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NO3I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NO3I1HDLLX0        2  positive_unate        AN         Q                     complete (32)

NO3I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NO3I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NO3I1HDLLX1        2  positive_unate        AN         Q                     complete (32)

NO3I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NO3I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NO3I1HDLLX2        2  positive_unate        AN         Q                     complete (32)

NO3I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NO3I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NO3I1HDLLX4        2  positive_unate        AN         Q                     complete (32)

NO3I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NO3I2HDLLX0        1  positive_unate        AN         Q                     complete (32)
NO3I2HDLLX0        2  positive_unate        BN         Q                     complete (32)

NO3I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NO3I2HDLLX1        1  positive_unate        AN         Q                     complete (32)
NO3I2HDLLX1        2  positive_unate        BN         Q                     complete (32)

NO3I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NO3I2HDLLX2        1  positive_unate        AN         Q                     complete (32)
NO3I2HDLLX2        2  positive_unate        BN         Q                     complete (32)

NO3I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NO3I2HDLLX4        1  positive_unate        AN         Q                     complete (32)
NO3I2HDLLX4        2  positive_unate        BN         Q                     complete (32)

NO3HDLLX0          0  negative_unate        A          Q                     complete (32)
NO3HDLLX0          1  negative_unate        B          Q                     complete (32)
NO3HDLLX0          2  negative_unate        C          Q                     complete (32)

NO3HDLLX1          0  negative_unate        A          Q                     complete (32)
NO3HDLLX1          1  negative_unate        B          Q                     complete (32)
NO3HDLLX1          2  negative_unate        C          Q                     complete (32)

NO3HDLLX2          0  negative_unate        A          Q                     complete (32)
NO3HDLLX2          1  negative_unate        B          Q                     complete (32)
NO3HDLLX2          2  negative_unate        C          Q                     complete (32)

NO3HDLLX4          0  negative_unate        A          Q                     complete (32)
NO3HDLLX4          1  negative_unate        B          Q                     complete (32)
NO3HDLLX4          2  negative_unate        C          Q                     complete (32)

NO4I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NO4I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NO4I1HDLLX0        2  negative_unate        D          Q                     complete (32)
NO4I1HDLLX0        3  positive_unate        AN         Q                     complete (32)

NO4I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NO4I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NO4I1HDLLX1        2  negative_unate        D          Q                     complete (32)
NO4I1HDLLX1        3  positive_unate        AN         Q                     complete (32)

NO4I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NO4I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NO4I1HDLLX2        2  negative_unate        D          Q                     complete (32)
NO4I1HDLLX2        3  positive_unate        AN         Q                     complete (32)

NO4I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NO4I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NO4I1HDLLX4        2  negative_unate        D          Q                     complete (32)
NO4I1HDLLX4        3  positive_unate        AN         Q                     complete (32)

NO4I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NO4I2HDLLX0        1  negative_unate        D          Q                     complete (32)
NO4I2HDLLX0        2  positive_unate        AN         Q                     complete (32)
NO4I2HDLLX0        3  positive_unate        BN         Q                     complete (32)

NO4I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NO4I2HDLLX1        1  negative_unate        D          Q                     complete (32)
NO4I2HDLLX1        2  positive_unate        AN         Q                     complete (32)
NO4I2HDLLX1        3  positive_unate        BN         Q                     complete (32)

NO4I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NO4I2HDLLX2        1  negative_unate        D          Q                     complete (32)
NO4I2HDLLX2        2  positive_unate        AN         Q                     complete (32)
NO4I2HDLLX2        3  positive_unate        BN         Q                     complete (32)

NO4I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NO4I2HDLLX4        1  negative_unate        D          Q                     complete (32)
NO4I2HDLLX4        2  positive_unate        AN         Q                     complete (32)
NO4I2HDLLX4        3  positive_unate        BN         Q                     complete (32)

NO4I3HDLLX0        0  negative_unate        D          Q                     complete (32)
NO4I3HDLLX0        1  positive_unate        AN         Q                     complete (32)
NO4I3HDLLX0        2  positive_unate        BN         Q                     complete (32)
NO4I3HDLLX0        3  positive_unate        CN         Q                     complete (32)

NO4I3HDLLX1        0  negative_unate        D          Q                     complete (32)
NO4I3HDLLX1        1  positive_unate        AN         Q                     complete (32)
NO4I3HDLLX1        2  positive_unate        BN         Q                     complete (32)
NO4I3HDLLX1        3  positive_unate        CN         Q                     complete (32)

NO4I3HDLLX2        0  negative_unate        D          Q                     complete (32)
NO4I3HDLLX2        1  positive_unate        AN         Q                     complete (32)
NO4I3HDLLX2        2  positive_unate        BN         Q                     complete (32)
NO4I3HDLLX2        3  positive_unate        CN         Q                     complete (32)

NO4I3HDLLX4        0  negative_unate        D          Q                     complete (32)
NO4I3HDLLX4        1  positive_unate        AN         Q                     complete (32)
NO4I3HDLLX4        2  positive_unate        BN         Q                     complete (32)
NO4I3HDLLX4        3  positive_unate        CN         Q                     complete (32)

NO4HDLLX0          0  negative_unate        A          Q                     complete (32)
NO4HDLLX0          1  negative_unate        B          Q                     complete (32)
NO4HDLLX0          2  negative_unate        C          Q                     complete (32)
NO4HDLLX0          3  negative_unate        D          Q                     complete (32)

NO4HDLLX1          0  negative_unate        A          Q                     complete (32)
NO4HDLLX1          1  negative_unate        B          Q                     complete (32)
NO4HDLLX1          2  negative_unate        C          Q                     complete (32)
NO4HDLLX1          3  negative_unate        D          Q                     complete (32)

NO4HDLLX2          0  negative_unate        A          Q                     complete (32)
NO4HDLLX2          1  negative_unate        B          Q                     complete (32)
NO4HDLLX2          2  negative_unate        C          Q                     complete (32)
NO4HDLLX2          3  negative_unate        D          Q                     complete (32)

NO4HDLLX4          0  negative_unate        A          Q                     complete (32)
NO4HDLLX4          1  negative_unate        B          Q                     complete (32)
NO4HDLLX4          2  negative_unate        C          Q                     complete (32)
NO4HDLLX4          3  negative_unate        D          Q                     complete (32)

NO5I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NO5I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NO5I1HDLLX0        2  negative_unate        D          Q                     complete (32)
NO5I1HDLLX0        3  negative_unate        E          Q                     complete (32)
NO5I1HDLLX0        4  positive_unate        AN         Q                     complete (32)

NO5I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NO5I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NO5I1HDLLX1        2  negative_unate        D          Q                     complete (32)
NO5I1HDLLX1        3  negative_unate        E          Q                     complete (32)
NO5I1HDLLX1        4  positive_unate        AN         Q                     complete (32)

NO5I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NO5I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NO5I1HDLLX2        2  negative_unate        D          Q                     complete (32)
NO5I1HDLLX2        3  negative_unate        E          Q                     complete (32)
NO5I1HDLLX2        4  positive_unate        AN         Q                     complete (32)

NO5I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NO5I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NO5I1HDLLX4        2  negative_unate        D          Q                     complete (32)
NO5I1HDLLX4        3  negative_unate        E          Q                     complete (32)
NO5I1HDLLX4        4  positive_unate        AN         Q                     complete (32)

NO5I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NO5I2HDLLX0        1  negative_unate        D          Q                     complete (32)
NO5I2HDLLX0        2  negative_unate        E          Q                     complete (32)
NO5I2HDLLX0        3  positive_unate        AN         Q                     complete (32)
NO5I2HDLLX0        4  positive_unate        BN         Q                     complete (32)

NO5I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NO5I2HDLLX1        1  negative_unate        D          Q                     complete (32)
NO5I2HDLLX1        2  negative_unate        E          Q                     complete (32)
NO5I2HDLLX1        3  positive_unate        AN         Q                     complete (32)
NO5I2HDLLX1        4  positive_unate        BN         Q                     complete (32)

NO5I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NO5I2HDLLX2        1  negative_unate        D          Q                     complete (32)
NO5I2HDLLX2        2  negative_unate        E          Q                     complete (32)
NO5I2HDLLX2        3  positive_unate        AN         Q                     complete (32)
NO5I2HDLLX2        4  positive_unate        BN         Q                     complete (32)

NO5I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NO5I2HDLLX4        1  negative_unate        D          Q                     complete (32)
NO5I2HDLLX4        2  negative_unate        E          Q                     complete (32)
NO5I2HDLLX4        3  positive_unate        AN         Q                     complete (32)
NO5I2HDLLX4        4  positive_unate        BN         Q                     complete (32)

NO5I3HDLLX0        0  negative_unate        D          Q                     complete (32)
NO5I3HDLLX0        1  negative_unate        E          Q                     complete (32)
NO5I3HDLLX0        2  positive_unate        AN         Q                     complete (32)
NO5I3HDLLX0        3  positive_unate        BN         Q                     complete (32)
NO5I3HDLLX0        4  positive_unate        CN         Q                     complete (32)

NO5I3HDLLX1        0  negative_unate        D          Q                     complete (32)
NO5I3HDLLX1        1  negative_unate        E          Q                     complete (32)
NO5I3HDLLX1        2  positive_unate        AN         Q                     complete (32)
NO5I3HDLLX1        3  positive_unate        BN         Q                     complete (32)
NO5I3HDLLX1        4  positive_unate        CN         Q                     complete (32)

NO5I3HDLLX2        0  negative_unate        D          Q                     complete (32)
NO5I3HDLLX2        1  negative_unate        E          Q                     complete (32)
NO5I3HDLLX2        2  positive_unate        AN         Q                     complete (32)
NO5I3HDLLX2        3  positive_unate        BN         Q                     complete (32)
NO5I3HDLLX2        4  positive_unate        CN         Q                     complete (32)

NO5I3HDLLX4        0  negative_unate        D          Q                     complete (32)
NO5I3HDLLX4        1  negative_unate        E          Q                     complete (32)
NO5I3HDLLX4        2  positive_unate        AN         Q                     complete (32)
NO5I3HDLLX4        3  positive_unate        BN         Q                     complete (32)
NO5I3HDLLX4        4  positive_unate        CN         Q                     complete (32)

NO5I4HDLLX0        0  negative_unate        E          Q                     complete (32)
NO5I4HDLLX0        1  positive_unate        AN         Q                     complete (32)
NO5I4HDLLX0        2  positive_unate        BN         Q                     complete (32)
NO5I4HDLLX0        3  positive_unate        CN         Q                     complete (32)
NO5I4HDLLX0        4  positive_unate        DN         Q                     complete (32)

NO5I4HDLLX1        0  negative_unate        E          Q                     complete (32)
NO5I4HDLLX1        1  positive_unate        AN         Q                     complete (32)
NO5I4HDLLX1        2  positive_unate        BN         Q                     complete (32)
NO5I4HDLLX1        3  positive_unate        CN         Q                     complete (32)
NO5I4HDLLX1        4  positive_unate        DN         Q                     complete (32)

NO5I4HDLLX2        0  negative_unate        E          Q                     complete (32)
NO5I4HDLLX2        1  positive_unate        AN         Q                     complete (32)
NO5I4HDLLX2        2  positive_unate        BN         Q                     complete (32)
NO5I4HDLLX2        3  positive_unate        CN         Q                     complete (32)
NO5I4HDLLX2        4  positive_unate        DN         Q                     complete (32)

NO5I4HDLLX4        0  negative_unate        E          Q                     complete (32)
NO5I4HDLLX4        1  positive_unate        AN         Q                     complete (32)
NO5I4HDLLX4        2  positive_unate        BN         Q                     complete (32)
NO5I4HDLLX4        3  positive_unate        CN         Q                     complete (32)
NO5I4HDLLX4        4  positive_unate        DN         Q                     complete (32)

NO5HDLLX0          0  negative_unate        A          Q                     complete (32)
NO5HDLLX0          1  negative_unate        B          Q                     complete (32)
NO5HDLLX0          2  negative_unate        C          Q                     complete (32)
NO5HDLLX0          3  negative_unate        D          Q                     complete (32)
NO5HDLLX0          4  negative_unate        E          Q                     complete (32)

NO5HDLLX1          0  negative_unate        A          Q                     complete (32)
NO5HDLLX1          1  negative_unate        B          Q                     complete (32)
NO5HDLLX1          2  negative_unate        C          Q                     complete (32)
NO5HDLLX1          3  negative_unate        D          Q                     complete (32)
NO5HDLLX1          4  negative_unate        E          Q                     complete (32)

NO5HDLLX2          0  negative_unate        A          Q                     complete (32)
NO5HDLLX2          1  negative_unate        B          Q                     complete (32)
NO5HDLLX2          2  negative_unate        C          Q                     complete (32)
NO5HDLLX2          3  negative_unate        D          Q                     complete (32)
NO5HDLLX2          4  negative_unate        E          Q                     complete (32)

NO5HDLLX4          0  negative_unate        A          Q                     complete (32)
NO5HDLLX4          1  negative_unate        B          Q                     complete (32)
NO5HDLLX4          2  negative_unate        C          Q                     complete (32)
NO5HDLLX4          3  negative_unate        D          Q                     complete (32)
NO5HDLLX4          4  negative_unate        E          Q                     complete (32)

NO6I1HDLLX0        0  negative_unate        B          Q                     complete (32)
NO6I1HDLLX0        1  negative_unate        C          Q                     complete (32)
NO6I1HDLLX0        2  negative_unate        D          Q                     complete (32)
NO6I1HDLLX0        3  negative_unate        E          Q                     complete (32)
NO6I1HDLLX0        4  negative_unate        F          Q                     complete (32)
NO6I1HDLLX0        5  positive_unate        AN         Q                     complete (32)

NO6I1HDLLX1        0  negative_unate        B          Q                     complete (32)
NO6I1HDLLX1        1  negative_unate        C          Q                     complete (32)
NO6I1HDLLX1        2  negative_unate        D          Q                     complete (32)
NO6I1HDLLX1        3  negative_unate        E          Q                     complete (32)
NO6I1HDLLX1        4  negative_unate        F          Q                     complete (32)
NO6I1HDLLX1        5  positive_unate        AN         Q                     complete (32)

NO6I1HDLLX2        0  negative_unate        B          Q                     complete (32)
NO6I1HDLLX2        1  negative_unate        C          Q                     complete (32)
NO6I1HDLLX2        2  negative_unate        D          Q                     complete (32)
NO6I1HDLLX2        3  negative_unate        E          Q                     complete (32)
NO6I1HDLLX2        4  negative_unate        F          Q                     complete (32)
NO6I1HDLLX2        5  positive_unate        AN         Q                     complete (32)

NO6I1HDLLX4        0  negative_unate        B          Q                     complete (32)
NO6I1HDLLX4        1  negative_unate        C          Q                     complete (32)
NO6I1HDLLX4        2  negative_unate        D          Q                     complete (32)
NO6I1HDLLX4        3  negative_unate        E          Q                     complete (32)
NO6I1HDLLX4        4  negative_unate        F          Q                     complete (32)
NO6I1HDLLX4        5  positive_unate        AN         Q                     complete (32)

NO6I2HDLLX0        0  negative_unate        C          Q                     complete (32)
NO6I2HDLLX0        1  negative_unate        D          Q                     complete (32)
NO6I2HDLLX0        2  negative_unate        E          Q                     complete (32)
NO6I2HDLLX0        3  negative_unate        F          Q                     complete (32)
NO6I2HDLLX0        4  positive_unate        AN         Q                     complete (32)
NO6I2HDLLX0        5  positive_unate        BN         Q                     complete (32)

NO6I2HDLLX1        0  negative_unate        C          Q                     complete (32)
NO6I2HDLLX1        1  negative_unate        D          Q                     complete (32)
NO6I2HDLLX1        2  negative_unate        E          Q                     complete (32)
NO6I2HDLLX1        3  negative_unate        F          Q                     complete (32)
NO6I2HDLLX1        4  positive_unate        AN         Q                     complete (32)
NO6I2HDLLX1        5  positive_unate        BN         Q                     complete (32)

NO6I2HDLLX2        0  negative_unate        C          Q                     complete (32)
NO6I2HDLLX2        1  negative_unate        D          Q                     complete (32)
NO6I2HDLLX2        2  negative_unate        E          Q                     complete (32)
NO6I2HDLLX2        3  negative_unate        F          Q                     complete (32)
NO6I2HDLLX2        4  positive_unate        AN         Q                     complete (32)
NO6I2HDLLX2        5  positive_unate        BN         Q                     complete (32)

NO6I2HDLLX4        0  negative_unate        C          Q                     complete (32)
NO6I2HDLLX4        1  negative_unate        D          Q                     complete (32)
NO6I2HDLLX4        2  negative_unate        E          Q                     complete (32)
NO6I2HDLLX4        3  negative_unate        F          Q                     complete (32)
NO6I2HDLLX4        4  positive_unate        AN         Q                     complete (32)
NO6I2HDLLX4        5  positive_unate        BN         Q                     complete (32)

NO6I3HDLLX0        0  negative_unate        D          Q                     complete (32)
NO6I3HDLLX0        1  negative_unate        E          Q                     complete (32)
NO6I3HDLLX0        2  negative_unate        F          Q                     complete (32)
NO6I3HDLLX0        3  positive_unate        AN         Q                     complete (32)
NO6I3HDLLX0        4  positive_unate        BN         Q                     complete (32)
NO6I3HDLLX0        5  positive_unate        CN         Q                     complete (32)

NO6I3HDLLX1        0  negative_unate        D          Q                     complete (32)
NO6I3HDLLX1        1  negative_unate        E          Q                     complete (32)
NO6I3HDLLX1        2  negative_unate        F          Q                     complete (32)
NO6I3HDLLX1        3  positive_unate        AN         Q                     complete (32)
NO6I3HDLLX1        4  positive_unate        BN         Q                     complete (32)
NO6I3HDLLX1        5  positive_unate        CN         Q                     complete (32)

NO6I3HDLLX2        0  negative_unate        D          Q                     complete (32)
NO6I3HDLLX2        1  negative_unate        E          Q                     complete (32)
NO6I3HDLLX2        2  negative_unate        F          Q                     complete (32)
NO6I3HDLLX2        3  positive_unate        AN         Q                     complete (32)
NO6I3HDLLX2        4  positive_unate        BN         Q                     complete (32)
NO6I3HDLLX2        5  positive_unate        CN         Q                     complete (32)

NO6I3HDLLX4        0  negative_unate        D          Q                     complete (32)
NO6I3HDLLX4        1  negative_unate        E          Q                     complete (32)
NO6I3HDLLX4        2  negative_unate        F          Q                     complete (32)
NO6I3HDLLX4        3  positive_unate        AN         Q                     complete (32)
NO6I3HDLLX4        4  positive_unate        BN         Q                     complete (32)
NO6I3HDLLX4        5  positive_unate        CN         Q                     complete (32)

NO6I4HDLLX0        0  negative_unate        E          Q                     complete (32)
NO6I4HDLLX0        1  negative_unate        F          Q                     complete (32)
NO6I4HDLLX0        2  positive_unate        AN         Q                     complete (32)
NO6I4HDLLX0        3  positive_unate        BN         Q                     complete (32)
NO6I4HDLLX0        4  positive_unate        CN         Q                     complete (32)
NO6I4HDLLX0        5  positive_unate        DN         Q                     complete (32)

NO6I4HDLLX1        0  negative_unate        E          Q                     complete (32)
NO6I4HDLLX1        1  negative_unate        F          Q                     complete (32)
NO6I4HDLLX1        2  positive_unate        AN         Q                     complete (32)
NO6I4HDLLX1        3  positive_unate        BN         Q                     complete (32)
NO6I4HDLLX1        4  positive_unate        CN         Q                     complete (32)
NO6I4HDLLX1        5  positive_unate        DN         Q                     complete (32)

NO6I4HDLLX2        0  negative_unate        E          Q                     complete (32)
NO6I4HDLLX2        1  negative_unate        F          Q                     complete (32)
NO6I4HDLLX2        2  positive_unate        AN         Q                     complete (32)
NO6I4HDLLX2        3  positive_unate        BN         Q                     complete (32)
NO6I4HDLLX2        4  positive_unate        CN         Q                     complete (32)
NO6I4HDLLX2        5  positive_unate        DN         Q                     complete (32)

NO6I4HDLLX4        0  negative_unate        E          Q                     complete (32)
NO6I4HDLLX4        1  negative_unate        F          Q                     complete (32)
NO6I4HDLLX4        2  positive_unate        AN         Q                     complete (32)
NO6I4HDLLX4        3  positive_unate        BN         Q                     complete (32)
NO6I4HDLLX4        4  positive_unate        CN         Q                     complete (32)
NO6I4HDLLX4        5  positive_unate        DN         Q                     complete (32)

NO6I5HDLLX0        0  negative_unate        F          Q                     complete (32)
NO6I5HDLLX0        1  positive_unate        AN         Q                     complete (32)
NO6I5HDLLX0        2  positive_unate        BN         Q                     complete (32)
NO6I5HDLLX0        3  positive_unate        CN         Q                     complete (32)
NO6I5HDLLX0        4  positive_unate        DN         Q                     complete (32)
NO6I5HDLLX0        5  positive_unate        EN         Q                     complete (32)

NO6I5HDLLX1        0  negative_unate        F          Q                     complete (32)
NO6I5HDLLX1        1  positive_unate        AN         Q                     complete (32)
NO6I5HDLLX1        2  positive_unate        BN         Q                     complete (32)
NO6I5HDLLX1        3  positive_unate        CN         Q                     complete (32)
NO6I5HDLLX1        4  positive_unate        DN         Q                     complete (32)
NO6I5HDLLX1        5  positive_unate        EN         Q                     complete (32)

NO6I5HDLLX2        0  negative_unate        F          Q                     complete (32)
NO6I5HDLLX2        1  positive_unate        AN         Q                     complete (32)
NO6I5HDLLX2        2  positive_unate        BN         Q                     complete (32)
NO6I5HDLLX2        3  positive_unate        CN         Q                     complete (32)
NO6I5HDLLX2        4  positive_unate        DN         Q                     complete (32)
NO6I5HDLLX2        5  positive_unate        EN         Q                     complete (32)

NO6I5HDLLX4        0  negative_unate        F          Q                     complete (32)
NO6I5HDLLX4        1  positive_unate        AN         Q                     complete (32)
NO6I5HDLLX4        2  positive_unate        BN         Q                     complete (32)
NO6I5HDLLX4        3  positive_unate        CN         Q                     complete (32)
NO6I5HDLLX4        4  positive_unate        DN         Q                     complete (32)
NO6I5HDLLX4        5  positive_unate        EN         Q                     complete (32)

NO6HDLLX0          0  negative_unate        A          Q                     complete (32)
NO6HDLLX0          1  negative_unate        B          Q                     complete (32)
NO6HDLLX0          2  negative_unate        C          Q                     complete (32)
NO6HDLLX0          3  negative_unate        D          Q                     complete (32)
NO6HDLLX0          4  negative_unate        E          Q                     complete (32)
NO6HDLLX0          5  negative_unate        F          Q                     complete (32)

NO6HDLLX1          0  negative_unate        A          Q                     complete (32)
NO6HDLLX1          1  negative_unate        B          Q                     complete (32)
NO6HDLLX1          2  negative_unate        C          Q                     complete (32)
NO6HDLLX1          3  negative_unate        D          Q                     complete (32)
NO6HDLLX1          4  negative_unate        E          Q                     complete (32)
NO6HDLLX1          5  negative_unate        F          Q                     complete (32)

NO6HDLLX2          0  negative_unate        A          Q                     complete (32)
NO6HDLLX2          1  negative_unate        B          Q                     complete (32)
NO6HDLLX2          2  negative_unate        C          Q                     complete (32)
NO6HDLLX2          3  negative_unate        D          Q                     complete (32)
NO6HDLLX2          4  negative_unate        E          Q                     complete (32)
NO6HDLLX2          5  negative_unate        F          Q                     complete (32)

NO6HDLLX4          0  negative_unate        A          Q                     complete (32)
NO6HDLLX4          1  negative_unate        B          Q                     complete (32)
NO6HDLLX4          2  negative_unate        C          Q                     complete (32)
NO6HDLLX4          3  negative_unate        D          Q                     complete (32)
NO6HDLLX4          4  negative_unate        E          Q                     complete (32)
NO6HDLLX4          5  negative_unate        F          Q                     complete (32)

OA211HDLLX0        0  positive_unate        A          Q                     complete (32)
OA211HDLLX0        1  positive_unate        B          Q                     complete (32)
OA211HDLLX0        2  positive_unate        C          Q                     complete (32)
OA211HDLLX0        3  positive_unate        C          Q          !A*B       complete (32)
OA211HDLLX0        4  positive_unate        D          Q                     complete (32)
OA211HDLLX0        5  positive_unate        D          Q          !A*B       complete (32)

OA211HDLLX1        0  positive_unate        A          Q                     complete (32)
OA211HDLLX1        1  positive_unate        B          Q                     complete (32)
OA211HDLLX1        2  positive_unate        C          Q                     complete (32)
OA211HDLLX1        3  positive_unate        C          Q          !A*B       complete (32)
OA211HDLLX1        4  positive_unate        D          Q                     complete (32)
OA211HDLLX1        5  positive_unate        D          Q          !A*B       complete (32)

OA211HDLLX2        0  positive_unate        A          Q                     complete (32)
OA211HDLLX2        1  positive_unate        B          Q                     complete (32)
OA211HDLLX2        2  positive_unate        C          Q                     complete (32)
OA211HDLLX2        3  positive_unate        C          Q          !A*B       complete (32)
OA211HDLLX2        4  positive_unate        D          Q                     complete (32)
OA211HDLLX2        5  positive_unate        D          Q          !A*B       complete (32)

OA211HDLLX4        0  positive_unate        A          Q                     complete (32)
OA211HDLLX4        1  positive_unate        B          Q                     complete (32)
OA211HDLLX4        2  positive_unate        C          Q                     complete (32)
OA211HDLLX4        3  positive_unate        C          Q          !A*B       complete (32)
OA211HDLLX4        4  positive_unate        D          Q                     complete (32)
OA211HDLLX4        5  positive_unate        D          Q          !A*B       complete (32)

OA21HDLLX0         0  positive_unate        A          Q                     complete (32)
OA21HDLLX0         1  positive_unate        B          Q                     complete (32)
OA21HDLLX0         2  positive_unate        C          Q                     complete (32)
OA21HDLLX0         3  positive_unate        C          Q          !A*B       complete (32)

OA21HDLLX1         0  positive_unate        A          Q                     complete (32)
OA21HDLLX1         1  positive_unate        B          Q                     complete (32)
OA21HDLLX1         2  positive_unate        C          Q                     complete (32)
OA21HDLLX1         3  positive_unate        C          Q          !A*B       complete (32)

OA21HDLLX2         0  positive_unate        A          Q                     complete (32)
OA21HDLLX2         1  positive_unate        B          Q                     complete (32)
OA21HDLLX2         2  positive_unate        C          Q                     complete (32)
OA21HDLLX2         3  positive_unate        C          Q          !A*B       complete (32)

OA21HDLLX4         0  positive_unate        A          Q                     complete (32)
OA21HDLLX4         1  positive_unate        B          Q                     complete (32)
OA21HDLLX4         2  positive_unate        C          Q                     complete (32)
OA21HDLLX4         3  positive_unate        C          Q          !A*B       complete (32)

OA221HDLLX0        0  positive_unate        A          Q                     complete (32)
OA221HDLLX0        1  positive_unate        A          Q          !B*C*!D*E  complete (32)
OA221HDLLX0        2  positive_unate        B          Q                     complete (32)
OA221HDLLX0        3  positive_unate        B          Q          !A*C*!D*E  complete (32)
OA221HDLLX0        4  positive_unate        C          Q                     complete (32)
OA221HDLLX0        5  positive_unate        C          Q          A*!B*!D*E  complete (32)
OA221HDLLX0        6  positive_unate        D          Q                     complete (32)
OA221HDLLX0        7  positive_unate        D          Q          A*!B*!C*E  complete (32)
OA221HDLLX0        8  positive_unate        E          Q                     complete (32)
OA221HDLLX0        9  positive_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
OA221HDLLX0        10 positive_unate        E          Q          A*!B*C*!D  complete (32)

OA221HDLLX1        0  positive_unate        A          Q                     complete (32)
OA221HDLLX1        1  positive_unate        A          Q          !B*C*!D*E  complete (32)
OA221HDLLX1        2  positive_unate        B          Q                     complete (32)
OA221HDLLX1        3  positive_unate        B          Q          !A*C*!D*E  complete (32)
OA221HDLLX1        4  positive_unate        C          Q                     complete (32)
OA221HDLLX1        5  positive_unate        C          Q          A*!B*!D*E  complete (32)
OA221HDLLX1        6  positive_unate        D          Q                     complete (32)
OA221HDLLX1        7  positive_unate        D          Q          A*!B*!C*E  complete (32)
OA221HDLLX1        8  positive_unate        E          Q                     complete (32)
OA221HDLLX1        9  positive_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
OA221HDLLX1        10 positive_unate        E          Q          A*!B*C*!D  complete (32)

OA221HDLLX2        0  positive_unate        A          Q                     complete (32)
OA221HDLLX2        1  positive_unate        A          Q          !B*C*!D*E  complete (32)
OA221HDLLX2        2  positive_unate        B          Q                     complete (32)
OA221HDLLX2        3  positive_unate        B          Q          !A*C*!D*E  complete (32)
OA221HDLLX2        4  positive_unate        C          Q                     complete (32)
OA221HDLLX2        5  positive_unate        C          Q          A*!B*!D*E  complete (32)
OA221HDLLX2        6  positive_unate        D          Q                     complete (32)
OA221HDLLX2        7  positive_unate        D          Q          A*!B*!C*E  complete (32)
OA221HDLLX2        8  positive_unate        E          Q                     complete (32)
OA221HDLLX2        9  positive_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
OA221HDLLX2        10 positive_unate        E          Q          A*!B*C*!D  complete (32)

OA221HDLLX4        0  positive_unate        A          Q                     complete (32)
OA221HDLLX4        1  positive_unate        A          Q          !B*C*!D*E  complete (32)
OA221HDLLX4        2  positive_unate        B          Q                     complete (32)
OA221HDLLX4        3  positive_unate        B          Q          !A*C*!D*E  complete (32)
OA221HDLLX4        4  positive_unate        C          Q                     complete (32)
OA221HDLLX4        5  positive_unate        C          Q          A*!B*!D*E  complete (32)
OA221HDLLX4        6  positive_unate        D          Q                     complete (32)
OA221HDLLX4        7  positive_unate        D          Q          A*!B*!C*E  complete (32)
OA221HDLLX4        8  positive_unate        E          Q                     complete (32)
OA221HDLLX4        9  positive_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
OA221HDLLX4        10 positive_unate        E          Q          A*!B*C*!D  complete (32)

OA222HDLLX0        0  positive_unate        A          Q                     complete (32)
OA222HDLLX0        1  positive_unate        A          Q          !B*C*!D*!E*F complete (32)
OA222HDLLX0        2  positive_unate        B          Q                     complete (32)
OA222HDLLX0        3  positive_unate        B          Q          !A*C*!D*!E*F complete (32)
OA222HDLLX0        4  positive_unate        C          Q                     complete (32)
OA222HDLLX0        5  positive_unate        C          Q          A*!B*!D    complete (32)
OA222HDLLX0        6  positive_unate        D          Q                     complete (32)
OA222HDLLX0        7  positive_unate        D          Q          A*!B*!C    complete (32)
OA222HDLLX0        8  positive_unate        E          Q                     complete (32)
OA222HDLLX0        9  positive_unate        E          Q          C*!D*!F    complete (32)
OA222HDLLX0        10 positive_unate        F          Q                     complete (32)
OA222HDLLX0        11 positive_unate        F          Q          C*!D*!E    complete (32)

OA222HDLLX1        0  positive_unate        A          Q                     complete (32)
OA222HDLLX1        1  positive_unate        A          Q          !B*C*!D*!E*F complete (32)
OA222HDLLX1        2  positive_unate        B          Q                     complete (32)
OA222HDLLX1        3  positive_unate        B          Q          !A*C*!D*!E*F complete (32)
OA222HDLLX1        4  positive_unate        C          Q                     complete (32)
OA222HDLLX1        5  positive_unate        C          Q          A*!B*!D    complete (32)
OA222HDLLX1        6  positive_unate        D          Q                     complete (32)
OA222HDLLX1        7  positive_unate        D          Q          A*!B*!C    complete (32)
OA222HDLLX1        8  positive_unate        E          Q                     complete (32)
OA222HDLLX1        9  positive_unate        E          Q          C*!D*!F    complete (32)
OA222HDLLX1        10 positive_unate        F          Q                     complete (32)
OA222HDLLX1        11 positive_unate        F          Q          C*!D*!E    complete (32)

OA222HDLLX2        0  positive_unate        A          Q                     complete (32)
OA222HDLLX2        1  positive_unate        A          Q          !B*C*!D*!E*F complete (32)
OA222HDLLX2        2  positive_unate        B          Q                     complete (32)
OA222HDLLX2        3  positive_unate        B          Q          !A*C*!D*!E*F complete (32)
OA222HDLLX2        4  positive_unate        C          Q                     complete (32)
OA222HDLLX2        5  positive_unate        C          Q          A*!B*!D    complete (32)
OA222HDLLX2        6  positive_unate        D          Q                     complete (32)
OA222HDLLX2        7  positive_unate        D          Q          A*!B*!C    complete (32)
OA222HDLLX2        8  positive_unate        E          Q                     complete (32)
OA222HDLLX2        9  positive_unate        E          Q          C*!D*!F    complete (32)
OA222HDLLX2        10 positive_unate        F          Q                     complete (32)
OA222HDLLX2        11 positive_unate        F          Q          C*!D*!E    complete (32)

OA222HDLLX4        0  positive_unate        A          Q                     complete (32)
OA222HDLLX4        1  positive_unate        A          Q          !B*C*!D*!E*F complete (32)
OA222HDLLX4        2  positive_unate        B          Q                     complete (32)
OA222HDLLX4        3  positive_unate        B          Q          !A*C*!D*!E*F complete (32)
OA222HDLLX4        4  positive_unate        C          Q                     complete (32)
OA222HDLLX4        5  positive_unate        C          Q          A*!B*!D    complete (32)
OA222HDLLX4        6  positive_unate        D          Q                     complete (32)
OA222HDLLX4        7  positive_unate        D          Q          A*!B*!C    complete (32)
OA222HDLLX4        8  positive_unate        E          Q                     complete (32)
OA222HDLLX4        9  positive_unate        E          Q          C*!D*!F    complete (32)
OA222HDLLX4        10 positive_unate        F          Q                     complete (32)
OA222HDLLX4        11 positive_unate        F          Q          C*!D*!E    complete (32)

OA22HDLLX0         0  positive_unate        A          Q                     complete (32)
OA22HDLLX0         1  positive_unate        A          Q          !C*D       complete (32)
OA22HDLLX0         2  positive_unate        B          Q                     complete (32)
OA22HDLLX0         3  positive_unate        B          Q          !C*D       complete (32)
OA22HDLLX0         4  positive_unate        C          Q                     complete (32)
OA22HDLLX0         5  positive_unate        C          Q          !A*B       complete (32)
OA22HDLLX0         6  positive_unate        D          Q                     complete (32)
OA22HDLLX0         7  positive_unate        D          Q          !A*B       complete (32)

OA22HDLLX1         0  positive_unate        A          Q                     complete (32)
OA22HDLLX1         1  positive_unate        A          Q          !C*D       complete (32)
OA22HDLLX1         2  positive_unate        B          Q                     complete (32)
OA22HDLLX1         3  positive_unate        B          Q          !C*D       complete (32)
OA22HDLLX1         4  positive_unate        C          Q                     complete (32)
OA22HDLLX1         5  positive_unate        C          Q          !A*B       complete (32)
OA22HDLLX1         6  positive_unate        D          Q                     complete (32)
OA22HDLLX1         7  positive_unate        D          Q          !A*B       complete (32)

OA22HDLLX2         0  positive_unate        A          Q                     complete (32)
OA22HDLLX2         1  positive_unate        A          Q          !C*D       complete (32)
OA22HDLLX2         2  positive_unate        B          Q                     complete (32)
OA22HDLLX2         3  positive_unate        B          Q          !C*D       complete (32)
OA22HDLLX2         4  positive_unate        C          Q                     complete (32)
OA22HDLLX2         5  positive_unate        C          Q          !A*B       complete (32)
OA22HDLLX2         6  positive_unate        D          Q                     complete (32)
OA22HDLLX2         7  positive_unate        D          Q          !A*B       complete (32)

OA22HDLLX4         0  positive_unate        A          Q                     complete (32)
OA22HDLLX4         1  positive_unate        A          Q          !C*D       complete (32)
OA22HDLLX4         2  positive_unate        B          Q                     complete (32)
OA22HDLLX4         3  positive_unate        B          Q          !C*D       complete (32)
OA22HDLLX4         4  positive_unate        C          Q                     complete (32)
OA22HDLLX4         5  positive_unate        C          Q          !A*B       complete (32)
OA22HDLLX4         6  positive_unate        D          Q                     complete (32)
OA22HDLLX4         7  positive_unate        D          Q          !A*B       complete (32)

OA311HDLLX0        0  positive_unate        A          Q                     complete (32)
OA311HDLLX0        1  positive_unate        B          Q                     complete (32)
OA311HDLLX0        2  positive_unate        C          Q                     complete (32)
OA311HDLLX0        3  positive_unate        D          Q                     complete (32)
OA311HDLLX0        4  positive_unate        D          Q          !C*E       complete (32)
OA311HDLLX0        5  positive_unate        E          Q                     complete (32)
OA311HDLLX0        6  positive_unate        E          Q          !C*D       complete (32)

OA311HDLLX1        0  positive_unate        A          Q                     complete (32)
OA311HDLLX1        1  positive_unate        B          Q                     complete (32)
OA311HDLLX1        2  positive_unate        C          Q                     complete (32)
OA311HDLLX1        3  positive_unate        D          Q                     complete (32)
OA311HDLLX1        4  positive_unate        D          Q          !C*E       complete (32)
OA311HDLLX1        5  positive_unate        E          Q                     complete (32)
OA311HDLLX1        6  positive_unate        E          Q          !C*D       complete (32)

OA311HDLLX2        0  positive_unate        A          Q                     complete (32)
OA311HDLLX2        1  positive_unate        B          Q                     complete (32)
OA311HDLLX2        2  positive_unate        C          Q                     complete (32)
OA311HDLLX2        3  positive_unate        D          Q                     complete (32)
OA311HDLLX2        4  positive_unate        D          Q          !C*E       complete (32)
OA311HDLLX2        5  positive_unate        E          Q                     complete (32)
OA311HDLLX2        6  positive_unate        E          Q          !C*D       complete (32)

OA311HDLLX4        0  positive_unate        A          Q                     complete (32)
OA311HDLLX4        1  positive_unate        B          Q                     complete (32)
OA311HDLLX4        2  positive_unate        C          Q                     complete (32)
OA311HDLLX4        3  positive_unate        D          Q                     complete (32)
OA311HDLLX4        4  positive_unate        D          Q          !C*E       complete (32)
OA311HDLLX4        5  positive_unate        E          Q                     complete (32)
OA311HDLLX4        6  positive_unate        E          Q          !C*D       complete (32)

OA31HDLLX0         0  positive_unate        A          Q                     complete (32)
OA31HDLLX0         1  positive_unate        B          Q                     complete (32)
OA31HDLLX0         2  positive_unate        C          Q                     complete (32)
OA31HDLLX0         3  positive_unate        D          Q                     complete (32)
OA31HDLLX0         4  positive_unate        D          Q          B*!C       complete (32)
OA31HDLLX0         5  positive_unate        D          Q          A*!B*!C    complete (32)

OA31HDLLX1         0  positive_unate        A          Q                     complete (32)
OA31HDLLX1         1  positive_unate        B          Q                     complete (32)
OA31HDLLX1         2  positive_unate        C          Q                     complete (32)
OA31HDLLX1         3  positive_unate        D          Q                     complete (32)
OA31HDLLX1         4  positive_unate        D          Q          B*!C       complete (32)
OA31HDLLX1         5  positive_unate        D          Q          A*!B*!C    complete (32)

OA31HDLLX2         0  positive_unate        A          Q                     complete (32)
OA31HDLLX2         1  positive_unate        B          Q                     complete (32)
OA31HDLLX2         2  positive_unate        C          Q                     complete (32)
OA31HDLLX2         3  positive_unate        D          Q                     complete (32)
OA31HDLLX2         4  positive_unate        D          Q          B*!C       complete (32)
OA31HDLLX2         5  positive_unate        D          Q          A*!B*!C    complete (32)

OA31HDLLX4         0  positive_unate        A          Q                     complete (32)
OA31HDLLX4         1  positive_unate        B          Q                     complete (32)
OA31HDLLX4         2  positive_unate        C          Q                     complete (32)
OA31HDLLX4         3  positive_unate        D          Q                     complete (32)
OA31HDLLX4         4  positive_unate        D          Q          B*!C       complete (32)
OA31HDLLX4         5  positive_unate        D          Q          A*!B*!C    complete (32)

OA321HDLLX0        0  positive_unate        A          Q                     complete (32)
OA321HDLLX0        1  positive_unate        A          Q          !B*!C*D*!E*F complete (32)
OA321HDLLX0        2  positive_unate        B          Q                     complete (32)
OA321HDLLX0        3  positive_unate        B          Q          !A*!C*D*!E*F complete (32)
OA321HDLLX0        4  positive_unate        C          Q                     complete (32)
OA321HDLLX0        5  positive_unate        C          Q          !A*!B*D*!E*F complete (32)
OA321HDLLX0        6  positive_unate        D          Q                     complete (32)
OA321HDLLX0        7  positive_unate        D          Q          !C*!E*F    complete (32)
OA321HDLLX0        8  positive_unate        E          Q                     complete (32)
OA321HDLLX0        9  positive_unate        E          Q          !C*!D*F    complete (32)
OA321HDLLX0        10 positive_unate        F          Q                     complete (32)
OA321HDLLX0        11 positive_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
OA321HDLLX0        12 positive_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
OA321HDLLX0        13 positive_unate        F          Q          A*!B*!C*D*!E complete (32)

OA321HDLLX1        0  positive_unate        A          Q                     complete (32)
OA321HDLLX1        1  positive_unate        A          Q          !B*!C*D*!E*F complete (32)
OA321HDLLX1        2  positive_unate        B          Q                     complete (32)
OA321HDLLX1        3  positive_unate        B          Q          !A*!C*D*!E*F complete (32)
OA321HDLLX1        4  positive_unate        C          Q                     complete (32)
OA321HDLLX1        5  positive_unate        C          Q          !A*!B*D*!E*F complete (32)
OA321HDLLX1        6  positive_unate        D          Q                     complete (32)
OA321HDLLX1        7  positive_unate        D          Q          !C*!E*F    complete (32)
OA321HDLLX1        8  positive_unate        E          Q                     complete (32)
OA321HDLLX1        9  positive_unate        E          Q          !C*!D*F    complete (32)
OA321HDLLX1        10 positive_unate        F          Q                     complete (32)
OA321HDLLX1        11 positive_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
OA321HDLLX1        12 positive_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
OA321HDLLX1        13 positive_unate        F          Q          A*!B*!C*D*!E complete (32)

OA321HDLLX2        0  positive_unate        A          Q                     complete (32)
OA321HDLLX2        1  positive_unate        A          Q          !B*!C*D*!E*F complete (32)
OA321HDLLX2        2  positive_unate        B          Q                     complete (32)
OA321HDLLX2        3  positive_unate        B          Q          !A*!C*D*!E*F complete (32)
OA321HDLLX2        4  positive_unate        C          Q                     complete (32)
OA321HDLLX2        5  positive_unate        C          Q          !A*!B*D*!E*F complete (32)
OA321HDLLX2        6  positive_unate        D          Q                     complete (32)
OA321HDLLX2        7  positive_unate        D          Q          !C*!E*F    complete (32)
OA321HDLLX2        8  positive_unate        E          Q                     complete (32)
OA321HDLLX2        9  positive_unate        E          Q          !C*!D*F    complete (32)
OA321HDLLX2        10 positive_unate        F          Q                     complete (32)
OA321HDLLX2        11 positive_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
OA321HDLLX2        12 positive_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
OA321HDLLX2        13 positive_unate        F          Q          A*!B*!C*D*!E complete (32)

OA321HDLLX4        0  positive_unate        A          Q                     complete (32)
OA321HDLLX4        1  positive_unate        A          Q          !B*!C*D*!E*F complete (32)
OA321HDLLX4        2  positive_unate        B          Q                     complete (32)
OA321HDLLX4        3  positive_unate        B          Q          !A*!C*D*!E*F complete (32)
OA321HDLLX4        4  positive_unate        C          Q                     complete (32)
OA321HDLLX4        5  positive_unate        C          Q          !A*!B*D*!E*F complete (32)
OA321HDLLX4        6  positive_unate        D          Q                     complete (32)
OA321HDLLX4        7  positive_unate        D          Q          !C*!E*F    complete (32)
OA321HDLLX4        8  positive_unate        E          Q                     complete (32)
OA321HDLLX4        9  positive_unate        E          Q          !C*!D*F    complete (32)
OA321HDLLX4        10 positive_unate        F          Q                     complete (32)
OA321HDLLX4        11 positive_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
OA321HDLLX4        12 positive_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
OA321HDLLX4        13 positive_unate        F          Q          A*!B*!C*D*!E complete (32)

OA32HDLLX0         0  positive_unate        A          Q                     complete (32)
OA32HDLLX0         1  positive_unate        B          Q                     complete (32)
OA32HDLLX0         2  positive_unate        C          Q                     complete (32)
OA32HDLLX0         3  positive_unate        D          Q                     complete (32)
OA32HDLLX0         4  positive_unate        D          Q          !C*!E      complete (32)
OA32HDLLX0         5  positive_unate        E          Q                     complete (32)
OA32HDLLX0         6  positive_unate        E          Q          !C*!D      complete (32)

OA32HDLLX1         0  positive_unate        A          Q                     complete (32)
OA32HDLLX1         1  positive_unate        B          Q                     complete (32)
OA32HDLLX1         2  positive_unate        C          Q                     complete (32)
OA32HDLLX1         3  positive_unate        D          Q                     complete (32)
OA32HDLLX1         4  positive_unate        D          Q          !C*!E      complete (32)
OA32HDLLX1         5  positive_unate        E          Q                     complete (32)
OA32HDLLX1         6  positive_unate        E          Q          !C*!D      complete (32)

OA32HDLLX2         0  positive_unate        A          Q                     complete (32)
OA32HDLLX2         1  positive_unate        B          Q                     complete (32)
OA32HDLLX2         2  positive_unate        C          Q                     complete (32)
OA32HDLLX2         3  positive_unate        D          Q                     complete (32)
OA32HDLLX2         4  positive_unate        D          Q          !C*!E      complete (32)
OA32HDLLX2         5  positive_unate        E          Q                     complete (32)
OA32HDLLX2         6  positive_unate        E          Q          !C*!D      complete (32)

OA32HDLLX4         0  positive_unate        A          Q                     complete (32)
OA32HDLLX4         1  positive_unate        B          Q                     complete (32)
OA32HDLLX4         2  positive_unate        C          Q                     complete (32)
OA32HDLLX4         3  positive_unate        D          Q                     complete (32)
OA32HDLLX4         4  positive_unate        D          Q          !C*!E      complete (32)
OA32HDLLX4         5  positive_unate        E          Q                     complete (32)
OA32HDLLX4         6  positive_unate        E          Q          !C*!D      complete (32)

OA33HDLLX0         0  positive_unate        A          Q                     complete (32)
OA33HDLLX0         1  positive_unate        A          Q          !B*!C*!F   complete (32)
OA33HDLLX0         2  positive_unate        B          Q                     complete (32)
OA33HDLLX0         3  positive_unate        B          Q          !A*!C*!F   complete (32)
OA33HDLLX0         4  positive_unate        C          Q                     complete (32)
OA33HDLLX0         5  positive_unate        C          Q          !A*!B*!F   complete (32)
OA33HDLLX0         6  positive_unate        D          Q                     complete (32)
OA33HDLLX0         7  positive_unate        D          Q          !C*!E*!F   complete (32)
OA33HDLLX0         8  positive_unate        E          Q                     complete (32)
OA33HDLLX0         9  positive_unate        E          Q          !C*!D*!F   complete (32)
OA33HDLLX0         10 positive_unate        F          Q                     complete (32)
OA33HDLLX0         11 positive_unate        F          Q          !C*!D*!E   complete (32)

OA33HDLLX1         0  positive_unate        A          Q                     complete (32)
OA33HDLLX1         1  positive_unate        A          Q          !B*!C*!F   complete (32)
OA33HDLLX1         2  positive_unate        B          Q                     complete (32)
OA33HDLLX1         3  positive_unate        B          Q          !A*!C*!F   complete (32)
OA33HDLLX1         4  positive_unate        C          Q                     complete (32)
OA33HDLLX1         5  positive_unate        C          Q          !A*!B*!F   complete (32)
OA33HDLLX1         6  positive_unate        D          Q                     complete (32)
OA33HDLLX1         7  positive_unate        D          Q          !C*!E*!F   complete (32)
OA33HDLLX1         8  positive_unate        E          Q                     complete (32)
OA33HDLLX1         9  positive_unate        E          Q          !C*!D*!F   complete (32)
OA33HDLLX1         10 positive_unate        F          Q                     complete (32)
OA33HDLLX1         11 positive_unate        F          Q          !C*!D*!E   complete (32)

OA33HDLLX2         0  positive_unate        A          Q                     complete (32)
OA33HDLLX2         1  positive_unate        A          Q          !B*!C*!F   complete (32)
OA33HDLLX2         2  positive_unate        B          Q                     complete (32)
OA33HDLLX2         3  positive_unate        B          Q          !A*!C*!F   complete (32)
OA33HDLLX2         4  positive_unate        C          Q                     complete (32)
OA33HDLLX2         5  positive_unate        C          Q          !A*!B*!F   complete (32)
OA33HDLLX2         6  positive_unate        D          Q                     complete (32)
OA33HDLLX2         7  positive_unate        D          Q          !C*!E*!F   complete (32)
OA33HDLLX2         8  positive_unate        E          Q                     complete (32)
OA33HDLLX2         9  positive_unate        E          Q          !C*!D*!F   complete (32)
OA33HDLLX2         10 positive_unate        F          Q                     complete (32)
OA33HDLLX2         11 positive_unate        F          Q          !C*!D*!E   complete (32)

OA33HDLLX4         0  positive_unate        A          Q                     complete (32)
OA33HDLLX4         1  positive_unate        A          Q          !B*!C*!F   complete (32)
OA33HDLLX4         2  positive_unate        B          Q                     complete (32)
OA33HDLLX4         3  positive_unate        B          Q          !A*!C*!F   complete (32)
OA33HDLLX4         4  positive_unate        C          Q                     complete (32)
OA33HDLLX4         5  positive_unate        C          Q          !A*!B*!F   complete (32)
OA33HDLLX4         6  positive_unate        D          Q                     complete (32)
OA33HDLLX4         7  positive_unate        D          Q          !C*!E*!F   complete (32)
OA33HDLLX4         8  positive_unate        E          Q                     complete (32)
OA33HDLLX4         9  positive_unate        E          Q          !C*!D*!F   complete (32)
OA33HDLLX4         10 positive_unate        F          Q                     complete (32)
OA33HDLLX4         11 positive_unate        F          Q          !C*!D*!E   complete (32)

ON211HDLLX0        0  negative_unate        A          Q                     complete (32)
ON211HDLLX0        1  negative_unate        B          Q                     complete (32)
ON211HDLLX0        2  negative_unate        C          Q                     complete (32)
ON211HDLLX0        3  negative_unate        C          Q          !A*B       complete (32)
ON211HDLLX0        4  negative_unate        D          Q                     complete (32)
ON211HDLLX0        5  negative_unate        D          Q          !A*B       complete (32)

ON211HDLLX1        0  negative_unate        A          Q                     complete (32)
ON211HDLLX1        1  negative_unate        B          Q                     complete (32)
ON211HDLLX1        2  negative_unate        C          Q                     complete (32)
ON211HDLLX1        3  negative_unate        C          Q          !A*B       complete (32)
ON211HDLLX1        4  negative_unate        D          Q                     complete (32)
ON211HDLLX1        5  negative_unate        D          Q          !A*B       complete (32)

ON211HDLLX2        0  negative_unate        A          Q                     complete (32)
ON211HDLLX2        1  negative_unate        B          Q                     complete (32)
ON211HDLLX2        2  negative_unate        C          Q                     complete (32)
ON211HDLLX2        3  negative_unate        C          Q          !A*B       complete (32)
ON211HDLLX2        4  negative_unate        D          Q                     complete (32)
ON211HDLLX2        5  negative_unate        D          Q          !A*B       complete (32)

ON211HDLLX4        0  negative_unate        A          Q                     complete (32)
ON211HDLLX4        1  negative_unate        B          Q                     complete (32)
ON211HDLLX4        2  negative_unate        C          Q                     complete (32)
ON211HDLLX4        3  negative_unate        C          Q          !A*B       complete (32)
ON211HDLLX4        4  negative_unate        D          Q                     complete (32)
ON211HDLLX4        5  negative_unate        D          Q          !A*B       complete (32)

ON21HDLLX0         0  negative_unate        A          Q                     complete (32)
ON21HDLLX0         1  negative_unate        B          Q                     complete (32)
ON21HDLLX0         2  negative_unate        C          Q                     complete (32)
ON21HDLLX0         3  negative_unate        C          Q          !A*B       complete (32)

ON21HDLLX1         0  negative_unate        A          Q                     complete (32)
ON21HDLLX1         1  negative_unate        B          Q                     complete (32)
ON21HDLLX1         2  negative_unate        C          Q                     complete (32)
ON21HDLLX1         3  negative_unate        C          Q          !A*B       complete (32)

ON21HDLLX2         0  negative_unate        A          Q                     complete (32)
ON21HDLLX2         1  negative_unate        B          Q                     complete (32)
ON21HDLLX2         2  negative_unate        C          Q                     complete (32)
ON21HDLLX2         3  negative_unate        C          Q          !A*B       complete (32)

ON21HDLLX4         0  negative_unate        A          Q                     complete (32)
ON21HDLLX4         1  negative_unate        B          Q                     complete (32)
ON21HDLLX4         2  negative_unate        C          Q                     complete (32)
ON21HDLLX4         3  negative_unate        C          Q          !A*B       complete (32)

ON221HDLLX0        0  negative_unate        A          Q                     complete (32)
ON221HDLLX0        1  negative_unate        A          Q          !B*C*!D*E  complete (32)
ON221HDLLX0        2  negative_unate        B          Q                     complete (32)
ON221HDLLX0        3  negative_unate        B          Q          !A*C*!D*E  complete (32)
ON221HDLLX0        4  negative_unate        C          Q                     complete (32)
ON221HDLLX0        5  negative_unate        C          Q          A*!B*!D*E  complete (32)
ON221HDLLX0        6  negative_unate        D          Q                     complete (32)
ON221HDLLX0        7  negative_unate        D          Q          A*!B*!C*E  complete (32)
ON221HDLLX0        8  negative_unate        E          Q                     complete (32)
ON221HDLLX0        9  negative_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
ON221HDLLX0        10 negative_unate        E          Q          A*!B*C*!D  complete (32)

ON221HDLLX1        0  negative_unate        A          Q                     complete (32)
ON221HDLLX1        1  negative_unate        A          Q          !B*C*!D*E  complete (32)
ON221HDLLX1        2  negative_unate        B          Q                     complete (32)
ON221HDLLX1        3  negative_unate        B          Q          !A*C*!D*E  complete (32)
ON221HDLLX1        4  negative_unate        C          Q                     complete (32)
ON221HDLLX1        5  negative_unate        C          Q          A*!B*!D*E  complete (32)
ON221HDLLX1        6  negative_unate        D          Q                     complete (32)
ON221HDLLX1        7  negative_unate        D          Q          A*!B*!C*E  complete (32)
ON221HDLLX1        8  negative_unate        E          Q                     complete (32)
ON221HDLLX1        9  negative_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
ON221HDLLX1        10 negative_unate        E          Q          A*!B*C*!D  complete (32)

ON221HDLLX2        0  negative_unate        A          Q                     complete (32)
ON221HDLLX2        1  negative_unate        A          Q          !B*C*!D*E  complete (32)
ON221HDLLX2        2  negative_unate        B          Q                     complete (32)
ON221HDLLX2        3  negative_unate        B          Q          !A*C*!D*E  complete (32)
ON221HDLLX2        4  negative_unate        C          Q                     complete (32)
ON221HDLLX2        5  negative_unate        C          Q          A*!B*!D*E  complete (32)
ON221HDLLX2        6  negative_unate        D          Q                     complete (32)
ON221HDLLX2        7  negative_unate        D          Q          A*!B*!C*E  complete (32)
ON221HDLLX2        8  negative_unate        E          Q                     complete (32)
ON221HDLLX2        9  negative_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
ON221HDLLX2        10 negative_unate        E          Q          A*!B*C*!D  complete (32)

ON221HDLLX4        0  negative_unate        A          Q                     complete (32)
ON221HDLLX4        1  negative_unate        A          Q          !B*C*!D*E  complete (32)
ON221HDLLX4        2  negative_unate        B          Q                     complete (32)
ON221HDLLX4        3  negative_unate        B          Q          !A*C*!D*E  complete (32)
ON221HDLLX4        4  negative_unate        C          Q                     complete (32)
ON221HDLLX4        5  negative_unate        C          Q          A*!B*!D*E  complete (32)
ON221HDLLX4        6  negative_unate        D          Q                     complete (32)
ON221HDLLX4        7  negative_unate        D          Q          A*!B*!C*E  complete (32)
ON221HDLLX4        8  negative_unate        E          Q                     complete (32)
ON221HDLLX4        9  negative_unate        E          Q          (!B*D)+(A*B*C*!D) complete (32)
ON221HDLLX4        10 negative_unate        E          Q          A*!B*C*!D  complete (32)

ON222HDLLX0        0  negative_unate        A          Q                     complete (32)
ON222HDLLX0        1  negative_unate        A          Q          !B*C*!D*!E*F complete (32)
ON222HDLLX0        2  negative_unate        B          Q                     complete (32)
ON222HDLLX0        3  negative_unate        B          Q          !A*C*!D*!E*F complete (32)
ON222HDLLX0        4  negative_unate        C          Q                     complete (32)
ON222HDLLX0        5  negative_unate        C          Q          A*!B*!D    complete (32)
ON222HDLLX0        6  negative_unate        D          Q                     complete (32)
ON222HDLLX0        7  negative_unate        D          Q          A*!B*!C    complete (32)
ON222HDLLX0        8  negative_unate        E          Q                     complete (32)
ON222HDLLX0        9  negative_unate        E          Q          C*!D*!F    complete (32)
ON222HDLLX0        10 negative_unate        F          Q                     complete (32)
ON222HDLLX0        11 negative_unate        F          Q          C*!D*!E    complete (32)

ON222HDLLX1        0  negative_unate        A          Q                     complete (32)
ON222HDLLX1        1  negative_unate        A          Q          !B*C*!D*!E*F complete (32)
ON222HDLLX1        2  negative_unate        B          Q                     complete (32)
ON222HDLLX1        3  negative_unate        B          Q          !A*C*!D*!E*F complete (32)
ON222HDLLX1        4  negative_unate        C          Q                     complete (32)
ON222HDLLX1        5  negative_unate        C          Q          A*!B*!D    complete (32)
ON222HDLLX1        6  negative_unate        D          Q                     complete (32)
ON222HDLLX1        7  negative_unate        D          Q          A*!B*!C    complete (32)
ON222HDLLX1        8  negative_unate        E          Q                     complete (32)
ON222HDLLX1        9  negative_unate        E          Q          C*!D*!F    complete (32)
ON222HDLLX1        10 negative_unate        F          Q                     complete (32)
ON222HDLLX1        11 negative_unate        F          Q          C*!D*!E    complete (32)

ON222HDLLX2        0  negative_unate        A          Q                     complete (32)
ON222HDLLX2        1  negative_unate        A          Q          !B*C*!D*!E*F complete (32)
ON222HDLLX2        2  negative_unate        B          Q                     complete (32)
ON222HDLLX2        3  negative_unate        B          Q          !A*C*!D*!E*F complete (32)
ON222HDLLX2        4  negative_unate        C          Q                     complete (32)
ON222HDLLX2        5  negative_unate        C          Q          A*!B*!D    complete (32)
ON222HDLLX2        6  negative_unate        D          Q                     complete (32)
ON222HDLLX2        7  negative_unate        D          Q          A*!B*!C    complete (32)
ON222HDLLX2        8  negative_unate        E          Q                     complete (32)
ON222HDLLX2        9  negative_unate        E          Q          C*!D*!F    complete (32)
ON222HDLLX2        10 negative_unate        F          Q                     complete (32)
ON222HDLLX2        11 negative_unate        F          Q          C*!D*!E    complete (32)

ON222HDLLX4        0  negative_unate        A          Q                     complete (32)
ON222HDLLX4        1  negative_unate        A          Q          !B*C*!D*!E*F complete (32)
ON222HDLLX4        2  negative_unate        B          Q                     complete (32)
ON222HDLLX4        3  negative_unate        B          Q          !A*C*!D*!E*F complete (32)
ON222HDLLX4        4  negative_unate        C          Q                     complete (32)
ON222HDLLX4        5  negative_unate        C          Q          A*!B*!D    complete (32)
ON222HDLLX4        6  negative_unate        D          Q                     complete (32)
ON222HDLLX4        7  negative_unate        D          Q          A*!B*!C    complete (32)
ON222HDLLX4        8  negative_unate        E          Q                     complete (32)
ON222HDLLX4        9  negative_unate        E          Q          C*!D*!F    complete (32)
ON222HDLLX4        10 negative_unate        F          Q                     complete (32)
ON222HDLLX4        11 negative_unate        F          Q          C*!D*!E    complete (32)

ON22HDLLX0         0  negative_unate        A          Q                     complete (32)
ON22HDLLX0         1  negative_unate        A          Q          !C*D       complete (32)
ON22HDLLX0         2  negative_unate        B          Q                     complete (32)
ON22HDLLX0         3  negative_unate        B          Q          !C*D       complete (32)
ON22HDLLX0         4  negative_unate        C          Q                     complete (32)
ON22HDLLX0         5  negative_unate        C          Q          !A*B       complete (32)
ON22HDLLX0         6  negative_unate        D          Q                     complete (32)
ON22HDLLX0         7  negative_unate        D          Q          !A*B       complete (32)

ON22HDLLX1         0  negative_unate        A          Q                     complete (32)
ON22HDLLX1         1  negative_unate        A          Q          !C*D       complete (32)
ON22HDLLX1         2  negative_unate        B          Q                     complete (32)
ON22HDLLX1         3  negative_unate        B          Q          !C*D       complete (32)
ON22HDLLX1         4  negative_unate        C          Q                     complete (32)
ON22HDLLX1         5  negative_unate        C          Q          !A*B       complete (32)
ON22HDLLX1         6  negative_unate        D          Q                     complete (32)
ON22HDLLX1         7  negative_unate        D          Q          !A*B       complete (32)

ON22HDLLX2         0  negative_unate        A          Q                     complete (32)
ON22HDLLX2         1  negative_unate        A          Q          !C*D       complete (32)
ON22HDLLX2         2  negative_unate        B          Q                     complete (32)
ON22HDLLX2         3  negative_unate        B          Q          !C*D       complete (32)
ON22HDLLX2         4  negative_unate        C          Q                     complete (32)
ON22HDLLX2         5  negative_unate        C          Q          !A*B       complete (32)
ON22HDLLX2         6  negative_unate        D          Q                     complete (32)
ON22HDLLX2         7  negative_unate        D          Q          !A*B       complete (32)

ON22HDLLX4         0  negative_unate        A          Q                     complete (32)
ON22HDLLX4         1  negative_unate        A          Q          !C*D       complete (32)
ON22HDLLX4         2  negative_unate        B          Q                     complete (32)
ON22HDLLX4         3  negative_unate        B          Q          !C*D       complete (32)
ON22HDLLX4         4  negative_unate        C          Q                     complete (32)
ON22HDLLX4         5  negative_unate        C          Q          !A*B       complete (32)
ON22HDLLX4         6  negative_unate        D          Q                     complete (32)
ON22HDLLX4         7  negative_unate        D          Q          !A*B       complete (32)

ON311HDLLX0        0  negative_unate        A          Q                     complete (32)
ON311HDLLX0        1  negative_unate        B          Q                     complete (32)
ON311HDLLX0        2  negative_unate        C          Q                     complete (32)
ON311HDLLX0        3  negative_unate        D          Q                     complete (32)
ON311HDLLX0        4  negative_unate        D          Q          !C*E       complete (32)
ON311HDLLX0        5  negative_unate        E          Q                     complete (32)
ON311HDLLX0        6  negative_unate        E          Q          !C*D       complete (32)

ON311HDLLX1        0  negative_unate        A          Q                     complete (32)
ON311HDLLX1        1  negative_unate        B          Q                     complete (32)
ON311HDLLX1        2  negative_unate        C          Q                     complete (32)
ON311HDLLX1        3  negative_unate        D          Q                     complete (32)
ON311HDLLX1        4  negative_unate        D          Q          !C*E       complete (32)
ON311HDLLX1        5  negative_unate        E          Q                     complete (32)
ON311HDLLX1        6  negative_unate        E          Q          !C*D       complete (32)

ON311HDLLX2        0  negative_unate        A          Q                     complete (32)
ON311HDLLX2        1  negative_unate        B          Q                     complete (32)
ON311HDLLX2        2  negative_unate        C          Q                     complete (32)
ON311HDLLX2        3  negative_unate        D          Q                     complete (32)
ON311HDLLX2        4  negative_unate        D          Q          !C*E       complete (32)
ON311HDLLX2        5  negative_unate        E          Q                     complete (32)
ON311HDLLX2        6  negative_unate        E          Q          !C*D       complete (32)

ON311HDLLX4        0  negative_unate        A          Q                     complete (32)
ON311HDLLX4        1  negative_unate        B          Q                     complete (32)
ON311HDLLX4        2  negative_unate        C          Q                     complete (32)
ON311HDLLX4        3  negative_unate        D          Q                     complete (32)
ON311HDLLX4        4  negative_unate        D          Q          !C*E       complete (32)
ON311HDLLX4        5  negative_unate        E          Q                     complete (32)
ON311HDLLX4        6  negative_unate        E          Q          !C*D       complete (32)

ON31HDLLX0         0  negative_unate        A          Q                     complete (32)
ON31HDLLX0         1  negative_unate        B          Q                     complete (32)
ON31HDLLX0         2  negative_unate        C          Q                     complete (32)
ON31HDLLX0         3  negative_unate        D          Q                     complete (32)
ON31HDLLX0         4  negative_unate        D          Q          B*!C       complete (32)
ON31HDLLX0         5  negative_unate        D          Q          A*!B*!C    complete (32)

ON31HDLLX1         0  negative_unate        A          Q                     complete (32)
ON31HDLLX1         1  negative_unate        B          Q                     complete (32)
ON31HDLLX1         2  negative_unate        C          Q                     complete (32)
ON31HDLLX1         3  negative_unate        D          Q                     complete (32)
ON31HDLLX1         4  negative_unate        D          Q          B*!C       complete (32)
ON31HDLLX1         5  negative_unate        D          Q          A*!B*!C    complete (32)

ON31HDLLX2         0  negative_unate        A          Q                     complete (32)
ON31HDLLX2         1  negative_unate        B          Q                     complete (32)
ON31HDLLX2         2  negative_unate        C          Q                     complete (32)
ON31HDLLX2         3  negative_unate        D          Q                     complete (32)
ON31HDLLX2         4  negative_unate        D          Q          B*!C       complete (32)
ON31HDLLX2         5  negative_unate        D          Q          A*!B*!C    complete (32)

ON31HDLLX4         0  negative_unate        A          Q                     complete (32)
ON31HDLLX4         1  negative_unate        B          Q                     complete (32)
ON31HDLLX4         2  negative_unate        C          Q                     complete (32)
ON31HDLLX4         3  negative_unate        D          Q                     complete (32)
ON31HDLLX4         4  negative_unate        D          Q          B*!C       complete (32)
ON31HDLLX4         5  negative_unate        D          Q          A*!B*!C    complete (32)

ON321HDLLX0        0  negative_unate        A          Q                     complete (32)
ON321HDLLX0        1  negative_unate        A          Q          !B*!C*D*!E*F complete (32)
ON321HDLLX0        2  negative_unate        B          Q                     complete (32)
ON321HDLLX0        3  negative_unate        B          Q          !A*!C*D*!E*F complete (32)
ON321HDLLX0        4  negative_unate        C          Q                     complete (32)
ON321HDLLX0        5  negative_unate        C          Q          !A*!B*D*!E*F complete (32)
ON321HDLLX0        6  negative_unate        D          Q                     complete (32)
ON321HDLLX0        7  negative_unate        D          Q          !C*!E*F    complete (32)
ON321HDLLX0        8  negative_unate        E          Q                     complete (32)
ON321HDLLX0        9  negative_unate        E          Q          !C*!D*F    complete (32)
ON321HDLLX0        10 negative_unate        F          Q                     complete (32)
ON321HDLLX0        11 negative_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
ON321HDLLX0        12 negative_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
ON321HDLLX0        13 negative_unate        F          Q          A*!B*!C*D*!E complete (32)

ON321HDLLX1        0  negative_unate        A          Q                     complete (32)
ON321HDLLX1        1  negative_unate        A          Q          !B*!C*D*!E*F complete (32)
ON321HDLLX1        2  negative_unate        B          Q                     complete (32)
ON321HDLLX1        3  negative_unate        B          Q          !A*!C*D*!E*F complete (32)
ON321HDLLX1        4  negative_unate        C          Q                     complete (32)
ON321HDLLX1        5  negative_unate        C          Q          !A*!B*D*!E*F complete (32)
ON321HDLLX1        6  negative_unate        D          Q                     complete (32)
ON321HDLLX1        7  negative_unate        D          Q          !C*!E*F    complete (32)
ON321HDLLX1        8  negative_unate        E          Q                     complete (32)
ON321HDLLX1        9  negative_unate        E          Q          !C*!D*F    complete (32)
ON321HDLLX1        10 negative_unate        F          Q                     complete (32)
ON321HDLLX1        11 negative_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
ON321HDLLX1        12 negative_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
ON321HDLLX1        13 negative_unate        F          Q          A*!B*!C*D*!E complete (32)

ON321HDLLX2        0  negative_unate        A          Q                     complete (32)
ON321HDLLX2        1  negative_unate        A          Q          !B*!C*D*!E*F complete (32)
ON321HDLLX2        2  negative_unate        B          Q                     complete (32)
ON321HDLLX2        3  negative_unate        B          Q          !A*!C*D*!E*F complete (32)
ON321HDLLX2        4  negative_unate        C          Q                     complete (32)
ON321HDLLX2        5  negative_unate        C          Q          !A*!B*D*!E*F complete (32)
ON321HDLLX2        6  negative_unate        D          Q                     complete (32)
ON321HDLLX2        7  negative_unate        D          Q          !C*!E*F    complete (32)
ON321HDLLX2        8  negative_unate        E          Q                     complete (32)
ON321HDLLX2        9  negative_unate        E          Q          !C*!D*F    complete (32)
ON321HDLLX2        10 negative_unate        F          Q                     complete (32)
ON321HDLLX2        11 negative_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
ON321HDLLX2        12 negative_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
ON321HDLLX2        13 negative_unate        F          Q          A*!B*!C*D*!E complete (32)

ON321HDLLX4        0  negative_unate        A          Q                     complete (32)
ON321HDLLX4        1  negative_unate        A          Q          !B*!C*D*!E*F complete (32)
ON321HDLLX4        2  negative_unate        B          Q                     complete (32)
ON321HDLLX4        3  negative_unate        B          Q          !A*!C*D*!E*F complete (32)
ON321HDLLX4        4  negative_unate        C          Q                     complete (32)
ON321HDLLX4        5  negative_unate        C          Q          !A*!B*D*!E*F complete (32)
ON321HDLLX4        6  negative_unate        D          Q                     complete (32)
ON321HDLLX4        7  negative_unate        D          Q          !C*!E*F    complete (32)
ON321HDLLX4        8  negative_unate        E          Q                     complete (32)
ON321HDLLX4        9  negative_unate        E          Q          !C*!D*F    complete (32)
ON321HDLLX4        10 negative_unate        F          Q                     complete (32)
ON321HDLLX4        11 negative_unate        F          Q          (B*!C*D*E)+(!A*B*!C*E)+(!A*!B*C*!E)+(C*D*!E) complete (32)
ON321HDLLX4        12 negative_unate        F          Q          (B*!C*D*!E)+(!B*!C*!D*E) complete (32)
ON321HDLLX4        13 negative_unate        F          Q          A*!B*!C*D*!E complete (32)

ON32HDLLX0         0  negative_unate        A          Q                     complete (32)
ON32HDLLX0         1  negative_unate        B          Q                     complete (32)
ON32HDLLX0         2  negative_unate        C          Q                     complete (32)
ON32HDLLX0         3  negative_unate        D          Q                     complete (32)
ON32HDLLX0         4  negative_unate        D          Q          !C*!E      complete (32)
ON32HDLLX0         5  negative_unate        E          Q                     complete (32)
ON32HDLLX0         6  negative_unate        E          Q          !C*!D      complete (32)

ON32HDLLX1         0  negative_unate        A          Q                     complete (32)
ON32HDLLX1         1  negative_unate        B          Q                     complete (32)
ON32HDLLX1         2  negative_unate        C          Q                     complete (32)
ON32HDLLX1         3  negative_unate        D          Q                     complete (32)
ON32HDLLX1         4  negative_unate        D          Q          !C*!E      complete (32)
ON32HDLLX1         5  negative_unate        E          Q                     complete (32)
ON32HDLLX1         6  negative_unate        E          Q          !C*!D      complete (32)

ON32HDLLX2         0  negative_unate        A          Q                     complete (32)
ON32HDLLX2         1  negative_unate        B          Q                     complete (32)
ON32HDLLX2         2  negative_unate        C          Q                     complete (32)
ON32HDLLX2         3  negative_unate        D          Q                     complete (32)
ON32HDLLX2         4  negative_unate        D          Q          !C*!E      complete (32)
ON32HDLLX2         5  negative_unate        E          Q                     complete (32)
ON32HDLLX2         6  negative_unate        E          Q          !C*!D      complete (32)

ON32HDLLX4         0  negative_unate        A          Q                     complete (32)
ON32HDLLX4         1  negative_unate        B          Q                     complete (32)
ON32HDLLX4         2  negative_unate        C          Q                     complete (32)
ON32HDLLX4         3  negative_unate        D          Q                     complete (32)
ON32HDLLX4         4  negative_unate        D          Q          !C*!E      complete (32)
ON32HDLLX4         5  negative_unate        E          Q                     complete (32)
ON32HDLLX4         6  negative_unate        E          Q          !C*!D      complete (32)

ON33HDLLX0         0  negative_unate        A          Q                     complete (32)
ON33HDLLX0         1  negative_unate        A          Q          !B*!C*!F   complete (32)
ON33HDLLX0         2  negative_unate        B          Q                     complete (32)
ON33HDLLX0         3  negative_unate        B          Q          !A*!C*!F   complete (32)
ON33HDLLX0         4  negative_unate        C          Q                     complete (32)
ON33HDLLX0         5  negative_unate        C          Q          !A*!B*!F   complete (32)
ON33HDLLX0         6  negative_unate        D          Q                     complete (32)
ON33HDLLX0         7  negative_unate        D          Q          !C*!E*!F   complete (32)
ON33HDLLX0         8  negative_unate        E          Q                     complete (32)
ON33HDLLX0         9  negative_unate        E          Q          !C*!D*!F   complete (32)
ON33HDLLX0         10 negative_unate        F          Q                     complete (32)
ON33HDLLX0         11 negative_unate        F          Q          !C*!D*!E   complete (32)

ON33HDLLX1         0  negative_unate        A          Q                     complete (32)
ON33HDLLX1         1  negative_unate        A          Q          !B*!C*!F   complete (32)
ON33HDLLX1         2  negative_unate        B          Q                     complete (32)
ON33HDLLX1         3  negative_unate        B          Q          !A*!C*!F   complete (32)
ON33HDLLX1         4  negative_unate        C          Q                     complete (32)
ON33HDLLX1         5  negative_unate        C          Q          !A*!B*!F   complete (32)
ON33HDLLX1         6  negative_unate        D          Q                     complete (32)
ON33HDLLX1         7  negative_unate        D          Q          !C*!E*!F   complete (32)
ON33HDLLX1         8  negative_unate        E          Q                     complete (32)
ON33HDLLX1         9  negative_unate        E          Q          !C*!D*!F   complete (32)
ON33HDLLX1         10 negative_unate        F          Q                     complete (32)
ON33HDLLX1         11 negative_unate        F          Q          !C*!D*!E   complete (32)

ON33HDLLX2         0  negative_unate        A          Q                     complete (32)
ON33HDLLX2         1  negative_unate        A          Q          !B*!C*!F   complete (32)
ON33HDLLX2         2  negative_unate        B          Q                     complete (32)
ON33HDLLX2         3  negative_unate        B          Q          !A*!C*!F   complete (32)
ON33HDLLX2         4  negative_unate        C          Q                     complete (32)
ON33HDLLX2         5  negative_unate        C          Q          !A*!B*!F   complete (32)
ON33HDLLX2         6  negative_unate        D          Q                     complete (32)
ON33HDLLX2         7  negative_unate        D          Q          !C*!E*!F   complete (32)
ON33HDLLX2         8  negative_unate        E          Q                     complete (32)
ON33HDLLX2         9  negative_unate        E          Q          !C*!D*!F   complete (32)
ON33HDLLX2         10 negative_unate        F          Q                     complete (32)
ON33HDLLX2         11 negative_unate        F          Q          !C*!D*!E   complete (32)

ON33HDLLX4         0  negative_unate        A          Q                     complete (32)
ON33HDLLX4         1  negative_unate        A          Q          !B*!C*!F   complete (32)
ON33HDLLX4         2  negative_unate        B          Q                     complete (32)
ON33HDLLX4         3  negative_unate        B          Q          !A*!C*!F   complete (32)
ON33HDLLX4         4  negative_unate        C          Q                     complete (32)
ON33HDLLX4         5  negative_unate        C          Q          !A*!B*!F   complete (32)
ON33HDLLX4         6  negative_unate        D          Q                     complete (32)
ON33HDLLX4         7  negative_unate        D          Q          !C*!E*!F   complete (32)
ON33HDLLX4         8  negative_unate        E          Q                     complete (32)
ON33HDLLX4         9  negative_unate        E          Q          !C*!D*!F   complete (32)
ON33HDLLX4         10 negative_unate        F          Q                     complete (32)
ON33HDLLX4         11 negative_unate        F          Q          !C*!D*!E   complete (32)

OR2HDLLX0          0  positive_unate        A          Q                     complete (32)
OR2HDLLX0          1  positive_unate        B          Q                     complete (32)

OR2HDLLX1          0  positive_unate        A          Q                     complete (32)
OR2HDLLX1          1  positive_unate        B          Q                     complete (32)

OR2HDLLX2          0  positive_unate        A          Q                     complete (32)
OR2HDLLX2          1  positive_unate        B          Q                     complete (32)

OR2HDLLX4          0  positive_unate        A          Q                     complete (32)
OR2HDLLX4          1  positive_unate        B          Q                     complete (32)

OR3HDLLX0          0  positive_unate        A          Q                     complete (32)
OR3HDLLX0          1  positive_unate        B          Q                     complete (32)
OR3HDLLX0          2  positive_unate        C          Q                     complete (32)

OR3HDLLX1          0  positive_unate        A          Q                     complete (32)
OR3HDLLX1          1  positive_unate        B          Q                     complete (32)
OR3HDLLX1          2  positive_unate        C          Q                     complete (32)

OR3HDLLX2          0  positive_unate        A          Q                     complete (32)
OR3HDLLX2          1  positive_unate        B          Q                     complete (32)
OR3HDLLX2          2  positive_unate        C          Q                     complete (32)

OR3HDLLX4          0  positive_unate        A          Q                     complete (32)
OR3HDLLX4          1  positive_unate        B          Q                     complete (32)
OR3HDLLX4          2  positive_unate        C          Q                     complete (32)

OR4HDLLX0          0  positive_unate        A          Q                     complete (32)
OR4HDLLX0          1  positive_unate        B          Q                     complete (32)
OR4HDLLX0          2  positive_unate        C          Q                     complete (32)
OR4HDLLX0          3  positive_unate        D          Q                     complete (32)

OR4HDLLX1          0  positive_unate        A          Q                     complete (32)
OR4HDLLX1          1  positive_unate        B          Q                     complete (32)
OR4HDLLX1          2  positive_unate        C          Q                     complete (32)
OR4HDLLX1          3  positive_unate        D          Q                     complete (32)

OR4HDLLX2          0  positive_unate        A          Q                     complete (32)
OR4HDLLX2          1  positive_unate        B          Q                     complete (32)
OR4HDLLX2          2  positive_unate        C          Q                     complete (32)
OR4HDLLX2          3  positive_unate        D          Q                     complete (32)

OR4HDLLX4          0  positive_unate        A          Q                     complete (32)
OR4HDLLX4          1  positive_unate        B          Q                     complete (32)
OR4HDLLX4          2  positive_unate        C          Q                     complete (32)
OR4HDLLX4          3  positive_unate        D          Q                     complete (32)

OR5HDLLX0          0  positive_unate        A          Q                     complete (32)
OR5HDLLX0          1  positive_unate        B          Q                     complete (32)
OR5HDLLX0          2  positive_unate        C          Q                     complete (32)
OR5HDLLX0          3  positive_unate        D          Q                     complete (32)
OR5HDLLX0          4  positive_unate        E          Q                     complete (32)

OR5HDLLX1          0  positive_unate        A          Q                     complete (32)
OR5HDLLX1          1  positive_unate        B          Q                     complete (32)
OR5HDLLX1          2  positive_unate        C          Q                     complete (32)
OR5HDLLX1          3  positive_unate        D          Q                     complete (32)
OR5HDLLX1          4  positive_unate        E          Q                     complete (32)

OR5HDLLX2          0  positive_unate        A          Q                     complete (32)
OR5HDLLX2          1  positive_unate        B          Q                     complete (32)
OR5HDLLX2          2  positive_unate        C          Q                     complete (32)
OR5HDLLX2          3  positive_unate        D          Q                     complete (32)
OR5HDLLX2          4  positive_unate        E          Q                     complete (32)

OR5HDLLX4          0  positive_unate        A          Q                     complete (32)
OR5HDLLX4          1  positive_unate        B          Q                     complete (32)
OR5HDLLX4          2  positive_unate        C          Q                     complete (32)
OR5HDLLX4          3  positive_unate        D          Q                     complete (32)
OR5HDLLX4          4  positive_unate        E          Q                     complete (32)

OR6HDLLX0          0  positive_unate        A          Q                     complete (32)
OR6HDLLX0          1  positive_unate        B          Q                     complete (32)
OR6HDLLX0          2  positive_unate        C          Q                     complete (32)
OR6HDLLX0          3  positive_unate        D          Q                     complete (32)
OR6HDLLX0          4  positive_unate        E          Q                     complete (32)
OR6HDLLX0          5  positive_unate        F          Q                     complete (32)

OR6HDLLX1          0  positive_unate        A          Q                     complete (32)
OR6HDLLX1          1  positive_unate        B          Q                     complete (32)
OR6HDLLX1          2  positive_unate        C          Q                     complete (32)
OR6HDLLX1          3  positive_unate        D          Q                     complete (32)
OR6HDLLX1          4  positive_unate        E          Q                     complete (32)
OR6HDLLX1          5  positive_unate        F          Q                     complete (32)

OR6HDLLX2          0  positive_unate        A          Q                     complete (32)
OR6HDLLX2          1  positive_unate        B          Q                     complete (32)
OR6HDLLX2          2  positive_unate        C          Q                     complete (32)
OR6HDLLX2          3  positive_unate        D          Q                     complete (32)
OR6HDLLX2          4  positive_unate        E          Q                     complete (32)
OR6HDLLX2          5  positive_unate        F          Q                     complete (32)

OR6HDLLX4          0  positive_unate        A          Q                     complete (32)
OR6HDLLX4          1  positive_unate        B          Q                     complete (32)
OR6HDLLX4          2  positive_unate        C          Q                     complete (32)
OR6HDLLX4          3  positive_unate        D          Q                     complete (32)
OR6HDLLX4          4  positive_unate        E          Q                     complete (32)
OR6HDLLX4          5  positive_unate        F          Q                     complete (32)

SDFFHDLLX0         0  clock_pulse_width_high CN        CN                    complete (16)
SDFFHDLLX0         1  clock_pulse_width_low CN         CN                    complete (16)
SDFFHDLLX0         2  setup_clk_fall        CN         D                     complete (16)
SDFFHDLLX0         3  hold_clk_fall         CN         D                     complete (16)
SDFFHDLLX0         4  setup_clk_fall        CN         SD                    complete (16)
SDFFHDLLX0         5  hold_clk_fall         CN         SD                    complete (16)
SDFFHDLLX0         6  setup_clk_fall        CN         SE                    complete (16)
SDFFHDLLX0         7  hold_clk_fall         CN         SE                    complete (16)
SDFFHDLLX0         8  falling_edge          CN         Q                     complete (32)
SDFFHDLLX0         9  falling_edge          CN         QN                    complete (32)

SDFFHDLLX1         0  clock_pulse_width_high CN        CN                    complete (16)
SDFFHDLLX1         1  clock_pulse_width_low CN         CN                    complete (16)
SDFFHDLLX1         2  setup_clk_fall        CN         D                     complete (16)
SDFFHDLLX1         3  hold_clk_fall         CN         D                     complete (16)
SDFFHDLLX1         4  setup_clk_fall        CN         SD                    complete (16)
SDFFHDLLX1         5  hold_clk_fall         CN         SD                    complete (16)
SDFFHDLLX1         6  setup_clk_fall        CN         SE                    complete (16)
SDFFHDLLX1         7  hold_clk_fall         CN         SE                    complete (16)
SDFFHDLLX1         8  falling_edge          CN         Q                     complete (32)
SDFFHDLLX1         9  falling_edge          CN         QN                    complete (32)

SDFFHDLLX2         0  clock_pulse_width_high CN        CN                    complete (16)
SDFFHDLLX2         1  clock_pulse_width_low CN         CN                    complete (16)
SDFFHDLLX2         2  setup_clk_fall        CN         D                     complete (16)
SDFFHDLLX2         3  hold_clk_fall         CN         D                     complete (16)
SDFFHDLLX2         4  setup_clk_fall        CN         SD                    complete (16)
SDFFHDLLX2         5  hold_clk_fall         CN         SD                    complete (16)
SDFFHDLLX2         6  setup_clk_fall        CN         SE                    complete (16)
SDFFHDLLX2         7  hold_clk_fall         CN         SE                    complete (16)
SDFFHDLLX2         8  falling_edge          CN         Q                     complete (32)
SDFFHDLLX2         9  falling_edge          CN         QN                    complete (32)

SDFFHDLLX4         0  clock_pulse_width_high CN        CN                    complete (16)
SDFFHDLLX4         1  clock_pulse_width_low CN         CN                    complete (16)
SDFFHDLLX4         2  setup_clk_fall        CN         D                     complete (16)
SDFFHDLLX4         3  hold_clk_fall         CN         D                     complete (16)
SDFFHDLLX4         4  setup_clk_fall        CN         SD                    complete (16)
SDFFHDLLX4         5  hold_clk_fall         CN         SD                    complete (16)
SDFFHDLLX4         6  setup_clk_fall        CN         SE                    complete (16)
SDFFHDLLX4         7  hold_clk_fall         CN         SE                    complete (16)
SDFFHDLLX4         8  falling_edge          CN         Q                     complete (32)
SDFFHDLLX4         9  falling_edge          CN         QN                    complete (32)

SDFFQHDLLX0        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFQHDLLX0        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFQHDLLX0        2  setup_clk_fall        CN         D                     complete (16)
SDFFQHDLLX0        3  hold_clk_fall         CN         D                     complete (16)
SDFFQHDLLX0        4  setup_clk_fall        CN         SD                    complete (16)
SDFFQHDLLX0        5  hold_clk_fall         CN         SD                    complete (16)
SDFFQHDLLX0        6  setup_clk_fall        CN         SE                    complete (16)
SDFFQHDLLX0        7  hold_clk_fall         CN         SE                    complete (16)
SDFFQHDLLX0        8  falling_edge          CN         Q                     complete (32)

SDFFQHDLLX1        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFQHDLLX1        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFQHDLLX1        2  setup_clk_fall        CN         D                     complete (16)
SDFFQHDLLX1        3  hold_clk_fall         CN         D                     complete (16)
SDFFQHDLLX1        4  setup_clk_fall        CN         SD                    complete (16)
SDFFQHDLLX1        5  hold_clk_fall         CN         SD                    complete (16)
SDFFQHDLLX1        6  setup_clk_fall        CN         SE                    complete (16)
SDFFQHDLLX1        7  hold_clk_fall         CN         SE                    complete (16)
SDFFQHDLLX1        8  falling_edge          CN         Q                     complete (32)

SDFFQHDLLX2        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFQHDLLX2        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFQHDLLX2        2  setup_clk_fall        CN         D                     complete (16)
SDFFQHDLLX2        3  hold_clk_fall         CN         D                     complete (16)
SDFFQHDLLX2        4  setup_clk_fall        CN         SD                    complete (16)
SDFFQHDLLX2        5  hold_clk_fall         CN         SD                    complete (16)
SDFFQHDLLX2        6  setup_clk_fall        CN         SE                    complete (16)
SDFFQHDLLX2        7  hold_clk_fall         CN         SE                    complete (16)
SDFFQHDLLX2        8  falling_edge          CN         Q                     complete (32)

SDFFQHDLLX4        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFQHDLLX4        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFQHDLLX4        2  setup_clk_fall        CN         D                     complete (16)
SDFFQHDLLX4        3  hold_clk_fall         CN         D                     complete (16)
SDFFQHDLLX4        4  setup_clk_fall        CN         SD                    complete (16)
SDFFQHDLLX4        5  hold_clk_fall         CN         SD                    complete (16)
SDFFQHDLLX4        6  setup_clk_fall        CN         SE                    complete (16)
SDFFQHDLLX4        7  hold_clk_fall         CN         SE                    complete (16)
SDFFQHDLLX4        8  falling_edge          CN         Q                     complete (32)

SDFFRHDLLX0        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRHDLLX0        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRHDLLX0        2  setup_clk_fall        CN         D                     complete (16)
SDFFRHDLLX0        3  hold_clk_fall         CN         D                     complete (16)
SDFFRHDLLX0        4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRHDLLX0        5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRHDLLX0        6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRHDLLX0        7  setup_clk_fall        CN         SD                    complete (16)
SDFFRHDLLX0        8  hold_clk_fall         CN         SD                    complete (16)
SDFFRHDLLX0        9  setup_clk_fall        CN         SE                    complete (16)
SDFFRHDLLX0        10 hold_clk_fall         CN         SE                    complete (16)
SDFFRHDLLX0        11 falling_edge          CN         Q                     complete (32)
SDFFRHDLLX0        12 clear_low             RN         Q                     complete (16)
SDFFRHDLLX0        13 falling_edge          CN         QN                    complete (32)
SDFFRHDLLX0        14 preset_low            RN         QN                    complete (16)

SDFFRHDLLX1        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRHDLLX1        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRHDLLX1        2  setup_clk_fall        CN         D                     complete (16)
SDFFRHDLLX1        3  hold_clk_fall         CN         D                     complete (16)
SDFFRHDLLX1        4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRHDLLX1        5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRHDLLX1        6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRHDLLX1        7  setup_clk_fall        CN         SD                    complete (16)
SDFFRHDLLX1        8  hold_clk_fall         CN         SD                    complete (16)
SDFFRHDLLX1        9  setup_clk_fall        CN         SE                    complete (16)
SDFFRHDLLX1        10 hold_clk_fall         CN         SE                    complete (16)
SDFFRHDLLX1        11 falling_edge          CN         Q                     complete (32)
SDFFRHDLLX1        12 clear_low             RN         Q                     complete (16)
SDFFRHDLLX1        13 falling_edge          CN         QN                    complete (32)
SDFFRHDLLX1        14 preset_low            RN         QN                    complete (16)

SDFFRHDLLX2        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRHDLLX2        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRHDLLX2        2  setup_clk_fall        CN         D                     complete (16)
SDFFRHDLLX2        3  hold_clk_fall         CN         D                     complete (16)
SDFFRHDLLX2        4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRHDLLX2        5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRHDLLX2        6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRHDLLX2        7  setup_clk_fall        CN         SD                    complete (16)
SDFFRHDLLX2        8  hold_clk_fall         CN         SD                    complete (16)
SDFFRHDLLX2        9  setup_clk_fall        CN         SE                    complete (16)
SDFFRHDLLX2        10 hold_clk_fall         CN         SE                    complete (16)
SDFFRHDLLX2        11 falling_edge          CN         Q                     complete (32)
SDFFRHDLLX2        12 clear_low             RN         Q                     complete (16)
SDFFRHDLLX2        13 falling_edge          CN         QN                    complete (32)
SDFFRHDLLX2        14 preset_low            RN         QN                    complete (16)

SDFFRHDLLX4        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRHDLLX4        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRHDLLX4        2  setup_clk_fall        CN         D                     complete (16)
SDFFRHDLLX4        3  hold_clk_fall         CN         D                     complete (16)
SDFFRHDLLX4        4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRHDLLX4        5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRHDLLX4        6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRHDLLX4        7  setup_clk_fall        CN         SD                    complete (16)
SDFFRHDLLX4        8  hold_clk_fall         CN         SD                    complete (16)
SDFFRHDLLX4        9  setup_clk_fall        CN         SE                    complete (16)
SDFFRHDLLX4        10 hold_clk_fall         CN         SE                    complete (16)
SDFFRHDLLX4        11 falling_edge          CN         Q                     complete (32)
SDFFRHDLLX4        12 clear_low             RN         Q                     complete (16)
SDFFRHDLLX4        13 falling_edge          CN         QN                    complete (32)
SDFFRHDLLX4        14 preset_low            RN         QN                    complete (16)

SDFFRQHDLLX0       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRQHDLLX0       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRQHDLLX0       2  setup_clk_fall        CN         D                     complete (16)
SDFFRQHDLLX0       3  hold_clk_fall         CN         D                     complete (16)
SDFFRQHDLLX0       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRQHDLLX0       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRQHDLLX0       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRQHDLLX0       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRQHDLLX0       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRQHDLLX0       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRQHDLLX0       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRQHDLLX0       11 falling_edge          CN         Q                     complete (32)
SDFFRQHDLLX0       12 clear_low             RN         Q                     complete (16)

SDFFRQHDLLX1       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRQHDLLX1       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRQHDLLX1       2  setup_clk_fall        CN         D                     complete (16)
SDFFRQHDLLX1       3  hold_clk_fall         CN         D                     complete (16)
SDFFRQHDLLX1       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRQHDLLX1       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRQHDLLX1       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRQHDLLX1       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRQHDLLX1       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRQHDLLX1       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRQHDLLX1       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRQHDLLX1       11 falling_edge          CN         Q                     complete (32)
SDFFRQHDLLX1       12 clear_low             RN         Q                     complete (16)

SDFFRQHDLLX2       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRQHDLLX2       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRQHDLLX2       2  setup_clk_fall        CN         D                     complete (16)
SDFFRQHDLLX2       3  hold_clk_fall         CN         D                     complete (16)
SDFFRQHDLLX2       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRQHDLLX2       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRQHDLLX2       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRQHDLLX2       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRQHDLLX2       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRQHDLLX2       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRQHDLLX2       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRQHDLLX2       11 falling_edge          CN         Q                     complete (32)
SDFFRQHDLLX2       12 clear_low             RN         Q                     complete (16)

SDFFRQHDLLX4       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRQHDLLX4       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRQHDLLX4       2  setup_clk_fall        CN         D                     complete (16)
SDFFRQHDLLX4       3  hold_clk_fall         CN         D                     complete (16)
SDFFRQHDLLX4       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRQHDLLX4       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRQHDLLX4       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRQHDLLX4       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRQHDLLX4       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRQHDLLX4       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRQHDLLX4       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRQHDLLX4       11 falling_edge          CN         Q                     complete (32)
SDFFRQHDLLX4       12 clear_low             RN         Q                     complete (16)

SDFFRSHDLLX0       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSHDLLX0       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSHDLLX0       2  setup_clk_fall        CN         D                     complete (16)
SDFFRSHDLLX0       3  hold_clk_fall         CN         D                     complete (16)
SDFFRSHDLLX0       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSHDLLX0       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSHDLLX0       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSHDLLX0       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSHDLLX0       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSHDLLX0       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSHDLLX0       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSHDLLX0       11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSHDLLX0       12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSHDLLX0       13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSHDLLX0       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSHDLLX0       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSHDLLX0       16 preset_low            SN         Q                     complete (16)
SDFFRSHDLLX0       17 clear_low             RN         Q                     complete (32)
SDFFRSHDLLX0       18 falling_edge          CN         Q                     complete (32)
SDFFRSHDLLX0       19 clear_low             SN         QN                    complete (32)
SDFFRSHDLLX0       20 preset_low            RN         QN                    complete (16)
SDFFRSHDLLX0       21 falling_edge          CN         QN                    complete (32)

SDFFRSHDLLX1       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSHDLLX1       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSHDLLX1       2  setup_clk_fall        CN         D                     complete (16)
SDFFRSHDLLX1       3  hold_clk_fall         CN         D                     complete (16)
SDFFRSHDLLX1       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSHDLLX1       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSHDLLX1       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSHDLLX1       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSHDLLX1       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSHDLLX1       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSHDLLX1       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSHDLLX1       11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSHDLLX1       12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSHDLLX1       13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSHDLLX1       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSHDLLX1       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSHDLLX1       16 preset_low            SN         Q                     complete (16)
SDFFRSHDLLX1       17 clear_low             RN         Q                     complete (32)
SDFFRSHDLLX1       18 falling_edge          CN         Q                     complete (32)
SDFFRSHDLLX1       19 clear_low             SN         QN                    complete (32)
SDFFRSHDLLX1       20 preset_low            RN         QN                    complete (16)
SDFFRSHDLLX1       21 falling_edge          CN         QN                    complete (32)

SDFFRSHDLLX2       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSHDLLX2       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSHDLLX2       2  setup_clk_fall        CN         D                     complete (16)
SDFFRSHDLLX2       3  hold_clk_fall         CN         D                     complete (16)
SDFFRSHDLLX2       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSHDLLX2       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSHDLLX2       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSHDLLX2       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSHDLLX2       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSHDLLX2       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSHDLLX2       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSHDLLX2       11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSHDLLX2       12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSHDLLX2       13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSHDLLX2       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSHDLLX2       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSHDLLX2       16 preset_low            SN         Q                     complete (16)
SDFFRSHDLLX2       17 clear_low             RN         Q                     complete (32)
SDFFRSHDLLX2       18 falling_edge          CN         Q                     complete (32)
SDFFRSHDLLX2       19 clear_low             SN         QN                    complete (32)
SDFFRSHDLLX2       20 preset_low            RN         QN                    complete (16)
SDFFRSHDLLX2       21 falling_edge          CN         QN                    complete (32)

SDFFRSHDLLX4       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSHDLLX4       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSHDLLX4       2  setup_clk_fall        CN         D                     complete (16)
SDFFRSHDLLX4       3  hold_clk_fall         CN         D                     complete (16)
SDFFRSHDLLX4       4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSHDLLX4       5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSHDLLX4       6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSHDLLX4       7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSHDLLX4       8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSHDLLX4       9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSHDLLX4       10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSHDLLX4       11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSHDLLX4       12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSHDLLX4       13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSHDLLX4       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSHDLLX4       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSHDLLX4       16 preset_low            SN         Q                     complete (16)
SDFFRSHDLLX4       17 clear_low             RN         Q                     complete (32)
SDFFRSHDLLX4       18 falling_edge          CN         Q                     complete (32)
SDFFRSHDLLX4       19 clear_low             SN         QN                    complete (32)
SDFFRSHDLLX4       20 preset_low            RN         QN                    complete (16)
SDFFRSHDLLX4       21 falling_edge          CN         QN                    complete (32)

SDFFRSQHDLLX0      0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSQHDLLX0      1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSQHDLLX0      2  setup_clk_fall        CN         D                     complete (16)
SDFFRSQHDLLX0      3  hold_clk_fall         CN         D                     complete (16)
SDFFRSQHDLLX0      4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSQHDLLX0      5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSQHDLLX0      6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSQHDLLX0      7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSQHDLLX0      8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSQHDLLX0      9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSQHDLLX0      10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSQHDLLX0      11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSQHDLLX0      12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSQHDLLX0      13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSQHDLLX0      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSQHDLLX0      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSQHDLLX0      16 preset_low            SN         Q                     complete (16)
SDFFRSQHDLLX0      17 clear_low             RN         Q                     complete (32)
SDFFRSQHDLLX0      18 falling_edge          CN         Q                     complete (32)

SDFFRSQHDLLX1      0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSQHDLLX1      1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSQHDLLX1      2  setup_clk_fall        CN         D                     complete (16)
SDFFRSQHDLLX1      3  hold_clk_fall         CN         D                     complete (16)
SDFFRSQHDLLX1      4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSQHDLLX1      5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSQHDLLX1      6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSQHDLLX1      7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSQHDLLX1      8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSQHDLLX1      9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSQHDLLX1      10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSQHDLLX1      11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSQHDLLX1      12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSQHDLLX1      13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSQHDLLX1      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSQHDLLX1      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSQHDLLX1      16 preset_low            SN         Q                     complete (16)
SDFFRSQHDLLX1      17 clear_low             RN         Q                     complete (32)
SDFFRSQHDLLX1      18 falling_edge          CN         Q                     complete (32)

SDFFRSQHDLLX2      0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSQHDLLX2      1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSQHDLLX2      2  setup_clk_fall        CN         D                     complete (16)
SDFFRSQHDLLX2      3  hold_clk_fall         CN         D                     complete (16)
SDFFRSQHDLLX2      4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSQHDLLX2      5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSQHDLLX2      6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSQHDLLX2      7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSQHDLLX2      8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSQHDLLX2      9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSQHDLLX2      10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSQHDLLX2      11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSQHDLLX2      12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSQHDLLX2      13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSQHDLLX2      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSQHDLLX2      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSQHDLLX2      16 preset_low            SN         Q                     complete (16)
SDFFRSQHDLLX2      17 clear_low             RN         Q                     complete (32)
SDFFRSQHDLLX2      18 falling_edge          CN         Q                     complete (32)

SDFFRSQHDLLX4      0  clock_pulse_width_high CN        CN                    complete (16)
SDFFRSQHDLLX4      1  clock_pulse_width_low CN         CN                    complete (16)
SDFFRSQHDLLX4      2  setup_clk_fall        CN         D                     complete (16)
SDFFRSQHDLLX4      3  hold_clk_fall         CN         D                     complete (16)
SDFFRSQHDLLX4      4  clock_pulse_width_high RN        RN                    empty (8)
SDFFRSQHDLLX4      5  recovery_rise_clk_fall CN        RN                    complete (8)
SDFFRSQHDLLX4      6  removal_rise_clk_fall CN         RN                    complete (8)
SDFFRSQHDLLX4      7  setup_clk_fall        CN         SD                    complete (16)
SDFFRSQHDLLX4      8  hold_clk_fall         CN         SD                    complete (16)
SDFFRSQHDLLX4      9  setup_clk_fall        CN         SE                    complete (16)
SDFFRSQHDLLX4      10 hold_clk_fall         CN         SE                    complete (16)
SDFFRSQHDLLX4      11 clock_pulse_width_high SN        SN                    empty (8)
SDFFRSQHDLLX4      12 recovery_rise_clk_fall CN        SN                    complete (8)
SDFFRSQHDLLX4      13 removal_rise_clk_fall CN         SN                    complete (8)
SDFFRSQHDLLX4      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFFRSQHDLLX4      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFFRSQHDLLX4      16 preset_low            SN         Q                     complete (16)
SDFFRSQHDLLX4      17 clear_low             RN         Q                     complete (32)
SDFFRSQHDLLX4      18 falling_edge          CN         Q                     complete (32)

SDFFSHDLLX0        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSHDLLX0        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSHDLLX0        2  setup_clk_fall        CN         D                     complete (16)
SDFFSHDLLX0        3  hold_clk_fall         CN         D                     complete (16)
SDFFSHDLLX0        4  setup_clk_fall        CN         SD                    complete (16)
SDFFSHDLLX0        5  hold_clk_fall         CN         SD                    complete (16)
SDFFSHDLLX0        6  setup_clk_fall        CN         SE                    complete (16)
SDFFSHDLLX0        7  hold_clk_fall         CN         SE                    complete (16)
SDFFSHDLLX0        8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSHDLLX0        9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSHDLLX0        10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSHDLLX0        11 preset_low            SN         Q                     complete (16)
SDFFSHDLLX0        12 falling_edge          CN         Q                     complete (32)
SDFFSHDLLX0        13 clear_low             SN         QN                    complete (16)
SDFFSHDLLX0        14 falling_edge          CN         QN                    complete (32)

SDFFSHDLLX1        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSHDLLX1        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSHDLLX1        2  setup_clk_fall        CN         D                     complete (16)
SDFFSHDLLX1        3  hold_clk_fall         CN         D                     complete (16)
SDFFSHDLLX1        4  setup_clk_fall        CN         SD                    complete (16)
SDFFSHDLLX1        5  hold_clk_fall         CN         SD                    complete (16)
SDFFSHDLLX1        6  setup_clk_fall        CN         SE                    complete (16)
SDFFSHDLLX1        7  hold_clk_fall         CN         SE                    complete (16)
SDFFSHDLLX1        8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSHDLLX1        9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSHDLLX1        10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSHDLLX1        11 preset_low            SN         Q                     complete (16)
SDFFSHDLLX1        12 falling_edge          CN         Q                     complete (32)
SDFFSHDLLX1        13 clear_low             SN         QN                    complete (16)
SDFFSHDLLX1        14 falling_edge          CN         QN                    complete (32)

SDFFSHDLLX2        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSHDLLX2        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSHDLLX2        2  setup_clk_fall        CN         D                     complete (16)
SDFFSHDLLX2        3  hold_clk_fall         CN         D                     complete (16)
SDFFSHDLLX2        4  setup_clk_fall        CN         SD                    complete (16)
SDFFSHDLLX2        5  hold_clk_fall         CN         SD                    complete (16)
SDFFSHDLLX2        6  setup_clk_fall        CN         SE                    complete (16)
SDFFSHDLLX2        7  hold_clk_fall         CN         SE                    complete (16)
SDFFSHDLLX2        8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSHDLLX2        9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSHDLLX2        10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSHDLLX2        11 preset_low            SN         Q                     complete (16)
SDFFSHDLLX2        12 falling_edge          CN         Q                     complete (32)
SDFFSHDLLX2        13 clear_low             SN         QN                    complete (16)
SDFFSHDLLX2        14 falling_edge          CN         QN                    complete (32)

SDFFSHDLLX4        0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSHDLLX4        1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSHDLLX4        2  setup_clk_fall        CN         D                     complete (16)
SDFFSHDLLX4        3  hold_clk_fall         CN         D                     complete (16)
SDFFSHDLLX4        4  setup_clk_fall        CN         SD                    complete (16)
SDFFSHDLLX4        5  hold_clk_fall         CN         SD                    complete (16)
SDFFSHDLLX4        6  setup_clk_fall        CN         SE                    complete (16)
SDFFSHDLLX4        7  hold_clk_fall         CN         SE                    complete (16)
SDFFSHDLLX4        8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSHDLLX4        9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSHDLLX4        10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSHDLLX4        11 preset_low            SN         Q                     complete (16)
SDFFSHDLLX4        12 falling_edge          CN         Q                     complete (32)
SDFFSHDLLX4        13 clear_low             SN         QN                    complete (16)
SDFFSHDLLX4        14 falling_edge          CN         QN                    complete (32)

SDFFSQHDLLX0       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSQHDLLX0       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSQHDLLX0       2  setup_clk_fall        CN         D                     complete (16)
SDFFSQHDLLX0       3  hold_clk_fall         CN         D                     complete (16)
SDFFSQHDLLX0       4  setup_clk_fall        CN         SD                    complete (16)
SDFFSQHDLLX0       5  hold_clk_fall         CN         SD                    complete (16)
SDFFSQHDLLX0       6  setup_clk_fall        CN         SE                    complete (16)
SDFFSQHDLLX0       7  hold_clk_fall         CN         SE                    complete (16)
SDFFSQHDLLX0       8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSQHDLLX0       9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSQHDLLX0       10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSQHDLLX0       11 preset_low            SN         Q                     complete (16)
SDFFSQHDLLX0       12 falling_edge          CN         Q                     complete (32)

SDFFSQHDLLX1       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSQHDLLX1       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSQHDLLX1       2  setup_clk_fall        CN         D                     complete (16)
SDFFSQHDLLX1       3  hold_clk_fall         CN         D                     complete (16)
SDFFSQHDLLX1       4  setup_clk_fall        CN         SD                    complete (16)
SDFFSQHDLLX1       5  hold_clk_fall         CN         SD                    complete (16)
SDFFSQHDLLX1       6  setup_clk_fall        CN         SE                    complete (16)
SDFFSQHDLLX1       7  hold_clk_fall         CN         SE                    complete (16)
SDFFSQHDLLX1       8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSQHDLLX1       9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSQHDLLX1       10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSQHDLLX1       11 preset_low            SN         Q                     complete (16)
SDFFSQHDLLX1       12 falling_edge          CN         Q                     complete (32)

SDFFSQHDLLX2       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSQHDLLX2       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSQHDLLX2       2  setup_clk_fall        CN         D                     complete (16)
SDFFSQHDLLX2       3  hold_clk_fall         CN         D                     complete (16)
SDFFSQHDLLX2       4  setup_clk_fall        CN         SD                    complete (16)
SDFFSQHDLLX2       5  hold_clk_fall         CN         SD                    complete (16)
SDFFSQHDLLX2       6  setup_clk_fall        CN         SE                    complete (16)
SDFFSQHDLLX2       7  hold_clk_fall         CN         SE                    complete (16)
SDFFSQHDLLX2       8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSQHDLLX2       9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSQHDLLX2       10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSQHDLLX2       11 preset_low            SN         Q                     complete (16)
SDFFSQHDLLX2       12 falling_edge          CN         Q                     complete (32)

SDFFSQHDLLX4       0  clock_pulse_width_high CN        CN                    complete (16)
SDFFSQHDLLX4       1  clock_pulse_width_low CN         CN                    complete (16)
SDFFSQHDLLX4       2  setup_clk_fall        CN         D                     complete (16)
SDFFSQHDLLX4       3  hold_clk_fall         CN         D                     complete (16)
SDFFSQHDLLX4       4  setup_clk_fall        CN         SD                    complete (16)
SDFFSQHDLLX4       5  hold_clk_fall         CN         SD                    complete (16)
SDFFSQHDLLX4       6  setup_clk_fall        CN         SE                    complete (16)
SDFFSQHDLLX4       7  hold_clk_fall         CN         SE                    complete (16)
SDFFSQHDLLX4       8  clock_pulse_width_high SN        SN                    empty (8)
SDFFSQHDLLX4       9  recovery_rise_clk_fall CN        SN                    complete (8)
SDFFSQHDLLX4       10 removal_rise_clk_fall CN         SN                    complete (8)
SDFFSQHDLLX4       11 preset_low            SN         Q                     complete (16)
SDFFSQHDLLX4       12 falling_edge          CN         Q                     complete (32)

SDFRHDLLX0         0  clock_pulse_width_high C         C                     complete (16)
SDFRHDLLX0         1  clock_pulse_width_low C          C                     complete (16)
SDFRHDLLX0         2  setup_clk_rise        C          D                     complete (16)
SDFRHDLLX0         3  hold_clk_rise         C          D                     complete (16)
SDFRHDLLX0         4  setup_clk_rise        C          SD                    complete (16)
SDFRHDLLX0         5  hold_clk_rise         C          SD                    complete (16)
SDFRHDLLX0         6  setup_clk_rise        C          SE                    complete (16)
SDFRHDLLX0         7  hold_clk_rise         C          SE                    complete (16)
SDFRHDLLX0         8  rising_edge           C          Q                     complete (32)
SDFRHDLLX0         9  rising_edge           C          QN                    complete (32)

SDFRHDLLX1         0  clock_pulse_width_high C         C                     complete (16)
SDFRHDLLX1         1  clock_pulse_width_low C          C                     complete (16)
SDFRHDLLX1         2  setup_clk_rise        C          D                     complete (16)
SDFRHDLLX1         3  hold_clk_rise         C          D                     complete (16)
SDFRHDLLX1         4  setup_clk_rise        C          SD                    complete (16)
SDFRHDLLX1         5  hold_clk_rise         C          SD                    complete (16)
SDFRHDLLX1         6  setup_clk_rise        C          SE                    complete (16)
SDFRHDLLX1         7  hold_clk_rise         C          SE                    complete (16)
SDFRHDLLX1         8  rising_edge           C          Q                     complete (32)
SDFRHDLLX1         9  rising_edge           C          QN                    complete (32)

SDFRHDLLX2         0  clock_pulse_width_high C         C                     complete (16)
SDFRHDLLX2         1  clock_pulse_width_low C          C                     complete (16)
SDFRHDLLX2         2  setup_clk_rise        C          D                     complete (16)
SDFRHDLLX2         3  hold_clk_rise         C          D                     complete (16)
SDFRHDLLX2         4  setup_clk_rise        C          SD                    complete (16)
SDFRHDLLX2         5  hold_clk_rise         C          SD                    complete (16)
SDFRHDLLX2         6  setup_clk_rise        C          SE                    complete (16)
SDFRHDLLX2         7  hold_clk_rise         C          SE                    complete (16)
SDFRHDLLX2         8  rising_edge           C          Q                     complete (32)
SDFRHDLLX2         9  rising_edge           C          QN                    complete (32)

SDFRHDLLX4         0  clock_pulse_width_high C         C                     complete (16)
SDFRHDLLX4         1  clock_pulse_width_low C          C                     complete (16)
SDFRHDLLX4         2  setup_clk_rise        C          D                     complete (16)
SDFRHDLLX4         3  hold_clk_rise         C          D                     complete (16)
SDFRHDLLX4         4  setup_clk_rise        C          SD                    complete (16)
SDFRHDLLX4         5  hold_clk_rise         C          SD                    complete (16)
SDFRHDLLX4         6  setup_clk_rise        C          SE                    complete (16)
SDFRHDLLX4         7  hold_clk_rise         C          SE                    complete (16)
SDFRHDLLX4         8  rising_edge           C          Q                     complete (32)
SDFRHDLLX4         9  rising_edge           C          QN                    complete (32)

SDFRQHDLLX0        0  clock_pulse_width_high C         C                     complete (16)
SDFRQHDLLX0        1  clock_pulse_width_low C          C                     complete (16)
SDFRQHDLLX0        2  setup_clk_rise        C          D                     complete (16)
SDFRQHDLLX0        3  hold_clk_rise         C          D                     complete (16)
SDFRQHDLLX0        4  setup_clk_rise        C          SD                    complete (16)
SDFRQHDLLX0        5  hold_clk_rise         C          SD                    complete (16)
SDFRQHDLLX0        6  setup_clk_rise        C          SE                    complete (16)
SDFRQHDLLX0        7  hold_clk_rise         C          SE                    complete (16)
SDFRQHDLLX0        8  rising_edge           C          Q                     complete (32)

SDFRQHDLLX1        0  clock_pulse_width_high C         C                     complete (16)
SDFRQHDLLX1        1  clock_pulse_width_low C          C                     complete (16)
SDFRQHDLLX1        2  setup_clk_rise        C          D                     complete (16)
SDFRQHDLLX1        3  hold_clk_rise         C          D                     complete (16)
SDFRQHDLLX1        4  setup_clk_rise        C          SD                    complete (16)
SDFRQHDLLX1        5  hold_clk_rise         C          SD                    complete (16)
SDFRQHDLLX1        6  setup_clk_rise        C          SE                    complete (16)
SDFRQHDLLX1        7  hold_clk_rise         C          SE                    complete (16)
SDFRQHDLLX1        8  rising_edge           C          Q                     complete (32)

SDFRQHDLLX2        0  clock_pulse_width_high C         C                     complete (16)
SDFRQHDLLX2        1  clock_pulse_width_low C          C                     complete (16)
SDFRQHDLLX2        2  setup_clk_rise        C          D                     complete (16)
SDFRQHDLLX2        3  hold_clk_rise         C          D                     complete (16)
SDFRQHDLLX2        4  setup_clk_rise        C          SD                    complete (16)
SDFRQHDLLX2        5  hold_clk_rise         C          SD                    complete (16)
SDFRQHDLLX2        6  setup_clk_rise        C          SE                    complete (16)
SDFRQHDLLX2        7  hold_clk_rise         C          SE                    complete (16)
SDFRQHDLLX2        8  rising_edge           C          Q                     complete (32)

SDFRQHDLLX4        0  clock_pulse_width_high C         C                     complete (16)
SDFRQHDLLX4        1  clock_pulse_width_low C          C                     complete (16)
SDFRQHDLLX4        2  setup_clk_rise        C          D                     complete (16)
SDFRQHDLLX4        3  hold_clk_rise         C          D                     complete (16)
SDFRQHDLLX4        4  setup_clk_rise        C          SD                    complete (16)
SDFRQHDLLX4        5  hold_clk_rise         C          SD                    complete (16)
SDFRQHDLLX4        6  setup_clk_rise        C          SE                    complete (16)
SDFRQHDLLX4        7  hold_clk_rise         C          SE                    complete (16)
SDFRQHDLLX4        8  rising_edge           C          Q                     complete (32)

SDFRRHDLLX0        0  clock_pulse_width_high C         C                     complete (16)
SDFRRHDLLX0        1  clock_pulse_width_low C          C                     complete (16)
SDFRRHDLLX0        2  setup_clk_rise        C          D                     complete (16)
SDFRRHDLLX0        3  hold_clk_rise         C          D                     complete (16)
SDFRRHDLLX0        4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRHDLLX0        5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRHDLLX0        6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRHDLLX0        7  setup_clk_rise        C          SD                    complete (16)
SDFRRHDLLX0        8  hold_clk_rise         C          SD                    complete (16)
SDFRRHDLLX0        9  setup_clk_rise        C          SE                    complete (16)
SDFRRHDLLX0        10 hold_clk_rise         C          SE                    complete (16)
SDFRRHDLLX0        11 rising_edge           C          Q                     complete (32)
SDFRRHDLLX0        12 clear_low             RN         Q                     complete (16)
SDFRRHDLLX0        13 rising_edge           C          QN                    complete (32)
SDFRRHDLLX0        14 preset_low            RN         QN                    complete (16)

SDFRRHDLLX1        0  clock_pulse_width_high C         C                     complete (16)
SDFRRHDLLX1        1  clock_pulse_width_low C          C                     complete (16)
SDFRRHDLLX1        2  setup_clk_rise        C          D                     complete (16)
SDFRRHDLLX1        3  hold_clk_rise         C          D                     complete (16)
SDFRRHDLLX1        4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRHDLLX1        5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRHDLLX1        6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRHDLLX1        7  setup_clk_rise        C          SD                    complete (16)
SDFRRHDLLX1        8  hold_clk_rise         C          SD                    complete (16)
SDFRRHDLLX1        9  setup_clk_rise        C          SE                    complete (16)
SDFRRHDLLX1        10 hold_clk_rise         C          SE                    complete (16)
SDFRRHDLLX1        11 rising_edge           C          Q                     complete (32)
SDFRRHDLLX1        12 clear_low             RN         Q                     complete (16)
SDFRRHDLLX1        13 rising_edge           C          QN                    complete (32)
SDFRRHDLLX1        14 preset_low            RN         QN                    complete (16)

SDFRRHDLLX2        0  clock_pulse_width_high C         C                     complete (16)
SDFRRHDLLX2        1  clock_pulse_width_low C          C                     complete (16)
SDFRRHDLLX2        2  setup_clk_rise        C          D                     complete (16)
SDFRRHDLLX2        3  hold_clk_rise         C          D                     complete (16)
SDFRRHDLLX2        4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRHDLLX2        5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRHDLLX2        6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRHDLLX2        7  setup_clk_rise        C          SD                    complete (16)
SDFRRHDLLX2        8  hold_clk_rise         C          SD                    complete (16)
SDFRRHDLLX2        9  setup_clk_rise        C          SE                    complete (16)
SDFRRHDLLX2        10 hold_clk_rise         C          SE                    complete (16)
SDFRRHDLLX2        11 rising_edge           C          Q                     complete (32)
SDFRRHDLLX2        12 clear_low             RN         Q                     complete (16)
SDFRRHDLLX2        13 rising_edge           C          QN                    complete (32)
SDFRRHDLLX2        14 preset_low            RN         QN                    complete (16)

SDFRRHDLLX4        0  clock_pulse_width_high C         C                     complete (16)
SDFRRHDLLX4        1  clock_pulse_width_low C          C                     complete (16)
SDFRRHDLLX4        2  setup_clk_rise        C          D                     complete (16)
SDFRRHDLLX4        3  hold_clk_rise         C          D                     complete (16)
SDFRRHDLLX4        4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRHDLLX4        5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRHDLLX4        6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRHDLLX4        7  setup_clk_rise        C          SD                    complete (16)
SDFRRHDLLX4        8  hold_clk_rise         C          SD                    complete (16)
SDFRRHDLLX4        9  setup_clk_rise        C          SE                    complete (16)
SDFRRHDLLX4        10 hold_clk_rise         C          SE                    complete (16)
SDFRRHDLLX4        11 rising_edge           C          Q                     complete (32)
SDFRRHDLLX4        12 clear_low             RN         Q                     complete (16)
SDFRRHDLLX4        13 rising_edge           C          QN                    complete (32)
SDFRRHDLLX4        14 preset_low            RN         QN                    complete (16)

SDFRRQHDLLX0       0  clock_pulse_width_high C         C                     complete (16)
SDFRRQHDLLX0       1  clock_pulse_width_low C          C                     complete (16)
SDFRRQHDLLX0       2  setup_clk_rise        C          D                     complete (16)
SDFRRQHDLLX0       3  hold_clk_rise         C          D                     complete (16)
SDFRRQHDLLX0       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRQHDLLX0       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRQHDLLX0       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRQHDLLX0       7  setup_clk_rise        C          SD                    complete (16)
SDFRRQHDLLX0       8  hold_clk_rise         C          SD                    complete (16)
SDFRRQHDLLX0       9  setup_clk_rise        C          SE                    complete (16)
SDFRRQHDLLX0       10 hold_clk_rise         C          SE                    complete (16)
SDFRRQHDLLX0       11 rising_edge           C          Q                     complete (32)
SDFRRQHDLLX0       12 clear_low             RN         Q                     complete (16)

SDFRRQHDLLX1       0  clock_pulse_width_high C         C                     complete (16)
SDFRRQHDLLX1       1  clock_pulse_width_low C          C                     complete (16)
SDFRRQHDLLX1       2  setup_clk_rise        C          D                     complete (16)
SDFRRQHDLLX1       3  hold_clk_rise         C          D                     complete (16)
SDFRRQHDLLX1       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRQHDLLX1       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRQHDLLX1       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRQHDLLX1       7  setup_clk_rise        C          SD                    complete (16)
SDFRRQHDLLX1       8  hold_clk_rise         C          SD                    complete (16)
SDFRRQHDLLX1       9  setup_clk_rise        C          SE                    complete (16)
SDFRRQHDLLX1       10 hold_clk_rise         C          SE                    complete (16)
SDFRRQHDLLX1       11 rising_edge           C          Q                     complete (32)
SDFRRQHDLLX1       12 clear_low             RN         Q                     complete (16)

SDFRRQHDLLX2       0  clock_pulse_width_high C         C                     complete (16)
SDFRRQHDLLX2       1  clock_pulse_width_low C          C                     complete (16)
SDFRRQHDLLX2       2  setup_clk_rise        C          D                     complete (16)
SDFRRQHDLLX2       3  hold_clk_rise         C          D                     complete (16)
SDFRRQHDLLX2       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRQHDLLX2       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRQHDLLX2       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRQHDLLX2       7  setup_clk_rise        C          SD                    complete (16)
SDFRRQHDLLX2       8  hold_clk_rise         C          SD                    complete (16)
SDFRRQHDLLX2       9  setup_clk_rise        C          SE                    complete (16)
SDFRRQHDLLX2       10 hold_clk_rise         C          SE                    complete (16)
SDFRRQHDLLX2       11 rising_edge           C          Q                     complete (32)
SDFRRQHDLLX2       12 clear_low             RN         Q                     complete (16)

SDFRRQHDLLX4       0  clock_pulse_width_high C         C                     complete (16)
SDFRRQHDLLX4       1  clock_pulse_width_low C          C                     complete (16)
SDFRRQHDLLX4       2  setup_clk_rise        C          D                     complete (16)
SDFRRQHDLLX4       3  hold_clk_rise         C          D                     complete (16)
SDFRRQHDLLX4       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRQHDLLX4       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRQHDLLX4       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRQHDLLX4       7  setup_clk_rise        C          SD                    complete (16)
SDFRRQHDLLX4       8  hold_clk_rise         C          SD                    complete (16)
SDFRRQHDLLX4       9  setup_clk_rise        C          SE                    complete (16)
SDFRRQHDLLX4       10 hold_clk_rise         C          SE                    complete (16)
SDFRRQHDLLX4       11 rising_edge           C          Q                     complete (32)
SDFRRQHDLLX4       12 clear_low             RN         Q                     complete (16)

SDFRRSHDLLX0       0  clock_pulse_width_high C         C                     complete (16)
SDFRRSHDLLX0       1  clock_pulse_width_low C          C                     complete (16)
SDFRRSHDLLX0       2  setup_clk_rise        C          D                     complete (16)
SDFRRSHDLLX0       3  hold_clk_rise         C          D                     complete (16)
SDFRRSHDLLX0       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSHDLLX0       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSHDLLX0       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSHDLLX0       7  setup_clk_rise        C          SD                    complete (16)
SDFRRSHDLLX0       8  hold_clk_rise         C          SD                    complete (16)
SDFRRSHDLLX0       9  setup_clk_rise        C          SE                    complete (16)
SDFRRSHDLLX0       10 hold_clk_rise         C          SE                    complete (16)
SDFRRSHDLLX0       11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSHDLLX0       12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSHDLLX0       13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSHDLLX0       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSHDLLX0       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSHDLLX0       16 preset_low            SN         Q                     complete (16)
SDFRRSHDLLX0       17 clear_low             RN         Q                     complete (32)
SDFRRSHDLLX0       18 rising_edge           C          Q                     complete (32)
SDFRRSHDLLX0       19 clear_low             SN         QN                    complete (32)
SDFRRSHDLLX0       20 preset_low            RN         QN                    complete (16)
SDFRRSHDLLX0       21 rising_edge           C          QN                    complete (32)

SDFRRSHDLLX1       0  clock_pulse_width_high C         C                     complete (16)
SDFRRSHDLLX1       1  clock_pulse_width_low C          C                     complete (16)
SDFRRSHDLLX1       2  setup_clk_rise        C          D                     complete (16)
SDFRRSHDLLX1       3  hold_clk_rise         C          D                     complete (16)
SDFRRSHDLLX1       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSHDLLX1       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSHDLLX1       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSHDLLX1       7  setup_clk_rise        C          SD                    complete (16)
SDFRRSHDLLX1       8  hold_clk_rise         C          SD                    complete (16)
SDFRRSHDLLX1       9  setup_clk_rise        C          SE                    complete (16)
SDFRRSHDLLX1       10 hold_clk_rise         C          SE                    complete (16)
SDFRRSHDLLX1       11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSHDLLX1       12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSHDLLX1       13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSHDLLX1       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSHDLLX1       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSHDLLX1       16 preset_low            SN         Q                     complete (16)
SDFRRSHDLLX1       17 clear_low             RN         Q                     complete (32)
SDFRRSHDLLX1       18 rising_edge           C          Q                     complete (32)
SDFRRSHDLLX1       19 clear_low             SN         QN                    complete (32)
SDFRRSHDLLX1       20 preset_low            RN         QN                    complete (16)
SDFRRSHDLLX1       21 rising_edge           C          QN                    complete (32)

SDFRRSHDLLX2       0  clock_pulse_width_high C         C                     complete (16)
SDFRRSHDLLX2       1  clock_pulse_width_low C          C                     complete (16)
SDFRRSHDLLX2       2  setup_clk_rise        C          D                     complete (16)
SDFRRSHDLLX2       3  hold_clk_rise         C          D                     complete (16)
SDFRRSHDLLX2       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSHDLLX2       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSHDLLX2       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSHDLLX2       7  setup_clk_rise        C          SD                    complete (16)
SDFRRSHDLLX2       8  hold_clk_rise         C          SD                    complete (16)
SDFRRSHDLLX2       9  setup_clk_rise        C          SE                    complete (16)
SDFRRSHDLLX2       10 hold_clk_rise         C          SE                    complete (16)
SDFRRSHDLLX2       11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSHDLLX2       12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSHDLLX2       13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSHDLLX2       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSHDLLX2       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSHDLLX2       16 preset_low            SN         Q                     complete (16)
SDFRRSHDLLX2       17 clear_low             RN         Q                     complete (32)
SDFRRSHDLLX2       18 rising_edge           C          Q                     complete (32)
SDFRRSHDLLX2       19 clear_low             SN         QN                    complete (32)
SDFRRSHDLLX2       20 preset_low            RN         QN                    complete (16)
SDFRRSHDLLX2       21 rising_edge           C          QN                    complete (32)

SDFRRSHDLLX4       0  clock_pulse_width_high C         C                     complete (16)
SDFRRSHDLLX4       1  clock_pulse_width_low C          C                     complete (16)
SDFRRSHDLLX4       2  setup_clk_rise        C          D                     complete (16)
SDFRRSHDLLX4       3  hold_clk_rise         C          D                     complete (16)
SDFRRSHDLLX4       4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSHDLLX4       5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSHDLLX4       6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSHDLLX4       7  setup_clk_rise        C          SD                    complete (16)
SDFRRSHDLLX4       8  hold_clk_rise         C          SD                    complete (16)
SDFRRSHDLLX4       9  setup_clk_rise        C          SE                    complete (16)
SDFRRSHDLLX4       10 hold_clk_rise         C          SE                    complete (16)
SDFRRSHDLLX4       11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSHDLLX4       12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSHDLLX4       13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSHDLLX4       14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSHDLLX4       15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSHDLLX4       16 preset_low            SN         Q                     complete (16)
SDFRRSHDLLX4       17 clear_low             RN         Q                     complete (32)
SDFRRSHDLLX4       18 rising_edge           C          Q                     complete (32)
SDFRRSHDLLX4       19 clear_low             SN         QN                    complete (32)
SDFRRSHDLLX4       20 preset_low            RN         QN                    complete (16)
SDFRRSHDLLX4       21 rising_edge           C          QN                    complete (32)

SDFRRSQHDLLX0      0  clock_pulse_width_high C         C                     complete (16)
SDFRRSQHDLLX0      1  clock_pulse_width_low C          C                     complete (16)
SDFRRSQHDLLX0      2  setup_clk_rise        C          D                     complete (16)
SDFRRSQHDLLX0      3  hold_clk_rise         C          D                     complete (16)
SDFRRSQHDLLX0      4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSQHDLLX0      5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSQHDLLX0      6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSQHDLLX0      7  setup_clk_rise        C          SD                    complete (16)
SDFRRSQHDLLX0      8  hold_clk_rise         C          SD                    complete (16)
SDFRRSQHDLLX0      9  setup_clk_rise        C          SE                    complete (16)
SDFRRSQHDLLX0      10 hold_clk_rise         C          SE                    complete (16)
SDFRRSQHDLLX0      11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSQHDLLX0      12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSQHDLLX0      13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSQHDLLX0      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSQHDLLX0      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSQHDLLX0      16 preset_low            SN         Q                     complete (16)
SDFRRSQHDLLX0      17 clear_low             RN         Q                     complete (32)
SDFRRSQHDLLX0      18 rising_edge           C          Q                     complete (32)

SDFRRSQHDLLX1      0  clock_pulse_width_high C         C                     complete (16)
SDFRRSQHDLLX1      1  clock_pulse_width_low C          C                     complete (16)
SDFRRSQHDLLX1      2  setup_clk_rise        C          D                     complete (16)
SDFRRSQHDLLX1      3  hold_clk_rise         C          D                     complete (16)
SDFRRSQHDLLX1      4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSQHDLLX1      5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSQHDLLX1      6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSQHDLLX1      7  setup_clk_rise        C          SD                    complete (16)
SDFRRSQHDLLX1      8  hold_clk_rise         C          SD                    complete (16)
SDFRRSQHDLLX1      9  setup_clk_rise        C          SE                    complete (16)
SDFRRSQHDLLX1      10 hold_clk_rise         C          SE                    complete (16)
SDFRRSQHDLLX1      11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSQHDLLX1      12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSQHDLLX1      13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSQHDLLX1      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSQHDLLX1      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSQHDLLX1      16 preset_low            SN         Q                     complete (16)
SDFRRSQHDLLX1      17 clear_low             RN         Q                     complete (32)
SDFRRSQHDLLX1      18 rising_edge           C          Q                     complete (32)

SDFRRSQHDLLX2      0  clock_pulse_width_high C         C                     complete (16)
SDFRRSQHDLLX2      1  clock_pulse_width_low C          C                     complete (16)
SDFRRSQHDLLX2      2  setup_clk_rise        C          D                     complete (16)
SDFRRSQHDLLX2      3  hold_clk_rise         C          D                     complete (16)
SDFRRSQHDLLX2      4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSQHDLLX2      5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSQHDLLX2      6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSQHDLLX2      7  setup_clk_rise        C          SD                    complete (16)
SDFRRSQHDLLX2      8  hold_clk_rise         C          SD                    complete (16)
SDFRRSQHDLLX2      9  setup_clk_rise        C          SE                    complete (16)
SDFRRSQHDLLX2      10 hold_clk_rise         C          SE                    complete (16)
SDFRRSQHDLLX2      11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSQHDLLX2      12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSQHDLLX2      13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSQHDLLX2      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSQHDLLX2      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSQHDLLX2      16 preset_low            SN         Q                     complete (16)
SDFRRSQHDLLX2      17 clear_low             RN         Q                     complete (32)
SDFRRSQHDLLX2      18 rising_edge           C          Q                     complete (32)

SDFRRSQHDLLX4      0  clock_pulse_width_high C         C                     complete (16)
SDFRRSQHDLLX4      1  clock_pulse_width_low C          C                     complete (16)
SDFRRSQHDLLX4      2  setup_clk_rise        C          D                     complete (16)
SDFRRSQHDLLX4      3  hold_clk_rise         C          D                     complete (16)
SDFRRSQHDLLX4      4  clock_pulse_width_high RN        RN                    empty (8)
SDFRRSQHDLLX4      5  recovery_rise_clk_rise C         RN                    complete (8)
SDFRRSQHDLLX4      6  removal_rise_clk_rise C          RN                    complete (8)
SDFRRSQHDLLX4      7  setup_clk_rise        C          SD                    complete (16)
SDFRRSQHDLLX4      8  hold_clk_rise         C          SD                    complete (16)
SDFRRSQHDLLX4      9  setup_clk_rise        C          SE                    complete (16)
SDFRRSQHDLLX4      10 hold_clk_rise         C          SE                    complete (16)
SDFRRSQHDLLX4      11 clock_pulse_width_high SN        SN                    empty (8)
SDFRRSQHDLLX4      12 recovery_rise_clk_rise C         SN                    complete (8)
SDFRRSQHDLLX4      13 removal_rise_clk_rise C          SN                    complete (8)
SDFRRSQHDLLX4      14 nonseq_setup_rise_clk_rise RN    SN                    complete (8)
SDFRRSQHDLLX4      15 nonseq_hold_rise_clk_rise RN     SN                    complete (8)
SDFRRSQHDLLX4      16 preset_low            SN         Q                     complete (16)
SDFRRSQHDLLX4      17 clear_low             RN         Q                     complete (32)
SDFRRSQHDLLX4      18 rising_edge           C          Q                     complete (32)

SDFRSHDLLX0        0  clock_pulse_width_high C         C                     complete (16)
SDFRSHDLLX0        1  clock_pulse_width_low C          C                     complete (16)
SDFRSHDLLX0        2  setup_clk_rise        C          D                     complete (16)
SDFRSHDLLX0        3  hold_clk_rise         C          D                     complete (16)
SDFRSHDLLX0        4  setup_clk_rise        C          SD                    complete (16)
SDFRSHDLLX0        5  hold_clk_rise         C          SD                    complete (16)
SDFRSHDLLX0        6  setup_clk_rise        C          SE                    complete (16)
SDFRSHDLLX0        7  hold_clk_rise         C          SE                    complete (16)
SDFRSHDLLX0        8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSHDLLX0        9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSHDLLX0        10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSHDLLX0        11 preset_low            SN         Q                     complete (16)
SDFRSHDLLX0        12 rising_edge           C          Q                     complete (32)
SDFRSHDLLX0        13 clear_low             SN         QN                    complete (16)
SDFRSHDLLX0        14 rising_edge           C          QN                    complete (32)

SDFRSHDLLX1        0  clock_pulse_width_high C         C                     complete (16)
SDFRSHDLLX1        1  clock_pulse_width_low C          C                     complete (16)
SDFRSHDLLX1        2  setup_clk_rise        C          D                     complete (16)
SDFRSHDLLX1        3  hold_clk_rise         C          D                     complete (16)
SDFRSHDLLX1        4  setup_clk_rise        C          SD                    complete (16)
SDFRSHDLLX1        5  hold_clk_rise         C          SD                    complete (16)
SDFRSHDLLX1        6  setup_clk_rise        C          SE                    complete (16)
SDFRSHDLLX1        7  hold_clk_rise         C          SE                    complete (16)
SDFRSHDLLX1        8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSHDLLX1        9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSHDLLX1        10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSHDLLX1        11 preset_low            SN         Q                     complete (16)
SDFRSHDLLX1        12 rising_edge           C          Q                     complete (32)
SDFRSHDLLX1        13 clear_low             SN         QN                    complete (16)
SDFRSHDLLX1        14 rising_edge           C          QN                    complete (32)

SDFRSHDLLX2        0  clock_pulse_width_high C         C                     complete (16)
SDFRSHDLLX2        1  clock_pulse_width_low C          C                     complete (16)
SDFRSHDLLX2        2  setup_clk_rise        C          D                     complete (16)
SDFRSHDLLX2        3  hold_clk_rise         C          D                     complete (16)
SDFRSHDLLX2        4  setup_clk_rise        C          SD                    complete (16)
SDFRSHDLLX2        5  hold_clk_rise         C          SD                    complete (16)
SDFRSHDLLX2        6  setup_clk_rise        C          SE                    complete (16)
SDFRSHDLLX2        7  hold_clk_rise         C          SE                    complete (16)
SDFRSHDLLX2        8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSHDLLX2        9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSHDLLX2        10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSHDLLX2        11 preset_low            SN         Q                     complete (16)
SDFRSHDLLX2        12 rising_edge           C          Q                     complete (32)
SDFRSHDLLX2        13 clear_low             SN         QN                    complete (16)
SDFRSHDLLX2        14 rising_edge           C          QN                    complete (32)

SDFRSHDLLX4        0  clock_pulse_width_high C         C                     complete (16)
SDFRSHDLLX4        1  clock_pulse_width_low C          C                     complete (16)
SDFRSHDLLX4        2  setup_clk_rise        C          D                     complete (16)
SDFRSHDLLX4        3  hold_clk_rise         C          D                     complete (16)
SDFRSHDLLX4        4  setup_clk_rise        C          SD                    complete (16)
SDFRSHDLLX4        5  hold_clk_rise         C          SD                    complete (16)
SDFRSHDLLX4        6  setup_clk_rise        C          SE                    complete (16)
SDFRSHDLLX4        7  hold_clk_rise         C          SE                    complete (16)
SDFRSHDLLX4        8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSHDLLX4        9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSHDLLX4        10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSHDLLX4        11 preset_low            SN         Q                     complete (16)
SDFRSHDLLX4        12 rising_edge           C          Q                     complete (32)
SDFRSHDLLX4        13 clear_low             SN         QN                    complete (16)
SDFRSHDLLX4        14 rising_edge           C          QN                    complete (32)

SDFRSQHDLLX0       0  clock_pulse_width_high C         C                     complete (16)
SDFRSQHDLLX0       1  clock_pulse_width_low C          C                     complete (16)
SDFRSQHDLLX0       2  setup_clk_rise        C          D                     complete (16)
SDFRSQHDLLX0       3  hold_clk_rise         C          D                     complete (16)
SDFRSQHDLLX0       4  setup_clk_rise        C          SD                    complete (16)
SDFRSQHDLLX0       5  hold_clk_rise         C          SD                    complete (16)
SDFRSQHDLLX0       6  setup_clk_rise        C          SE                    complete (16)
SDFRSQHDLLX0       7  hold_clk_rise         C          SE                    complete (16)
SDFRSQHDLLX0       8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSQHDLLX0       9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSQHDLLX0       10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSQHDLLX0       11 preset_low            SN         Q                     complete (16)
SDFRSQHDLLX0       12 rising_edge           C          Q                     complete (32)

SDFRSQHDLLX1       0  clock_pulse_width_high C         C                     complete (16)
SDFRSQHDLLX1       1  clock_pulse_width_low C          C                     complete (16)
SDFRSQHDLLX1       2  setup_clk_rise        C          D                     complete (16)
SDFRSQHDLLX1       3  hold_clk_rise         C          D                     complete (16)
SDFRSQHDLLX1       4  setup_clk_rise        C          SD                    complete (16)
SDFRSQHDLLX1       5  hold_clk_rise         C          SD                    complete (16)
SDFRSQHDLLX1       6  setup_clk_rise        C          SE                    complete (16)
SDFRSQHDLLX1       7  hold_clk_rise         C          SE                    complete (16)
SDFRSQHDLLX1       8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSQHDLLX1       9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSQHDLLX1       10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSQHDLLX1       11 preset_low            SN         Q                     complete (16)
SDFRSQHDLLX1       12 rising_edge           C          Q                     complete (32)

SDFRSQHDLLX2       0  clock_pulse_width_high C         C                     complete (16)
SDFRSQHDLLX2       1  clock_pulse_width_low C          C                     complete (16)
SDFRSQHDLLX2       2  setup_clk_rise        C          D                     complete (16)
SDFRSQHDLLX2       3  hold_clk_rise         C          D                     complete (16)
SDFRSQHDLLX2       4  setup_clk_rise        C          SD                    complete (16)
SDFRSQHDLLX2       5  hold_clk_rise         C          SD                    complete (16)
SDFRSQHDLLX2       6  setup_clk_rise        C          SE                    complete (16)
SDFRSQHDLLX2       7  hold_clk_rise         C          SE                    complete (16)
SDFRSQHDLLX2       8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSQHDLLX2       9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSQHDLLX2       10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSQHDLLX2       11 preset_low            SN         Q                     complete (16)
SDFRSQHDLLX2       12 rising_edge           C          Q                     complete (32)

SDFRSQHDLLX4       0  clock_pulse_width_high C         C                     complete (16)
SDFRSQHDLLX4       1  clock_pulse_width_low C          C                     complete (16)
SDFRSQHDLLX4       2  setup_clk_rise        C          D                     complete (16)
SDFRSQHDLLX4       3  hold_clk_rise         C          D                     complete (16)
SDFRSQHDLLX4       4  setup_clk_rise        C          SD                    complete (16)
SDFRSQHDLLX4       5  hold_clk_rise         C          SD                    complete (16)
SDFRSQHDLLX4       6  setup_clk_rise        C          SE                    complete (16)
SDFRSQHDLLX4       7  hold_clk_rise         C          SE                    complete (16)
SDFRSQHDLLX4       8  clock_pulse_width_high SN        SN                    empty (8)
SDFRSQHDLLX4       9  recovery_rise_clk_rise C         SN                    complete (8)
SDFRSQHDLLX4       10 removal_rise_clk_rise C          SN                    complete (8)
SDFRSQHDLLX4       11 preset_low            SN         Q                     complete (16)
SDFRSQHDLLX4       12 rising_edge           C          Q                     complete (32)

STEHDLLX0          0  positive_unate        A          Q                     complete (32)

STEHDLLX1          0  positive_unate        A          Q                     complete (32)

STEHDLLX2          0  positive_unate        A          Q                     complete (32)

STEHDLLX4          0  positive_unate        A          Q                     complete (32)

















































































No parasitic tech data.


--------------------------------------------------------------------------------
** Physical Data:


Site Name        Width        Height             XY Symmetry        Default
------------------------------------------------------------------------------------------
3v               0.56u        4.48u              --                 false
dblh1            0.56u        8.96u              Y                  false
hd               0.56u        4.48u              Y                  true
hdll             0.56u        4.48u              Y                  false
hdmt             0.56u        4.48u              --                 false
hdmv             0.56u        4.48u              --                 false
hdsvt            0.56u        4.48u              --                 false
ji3v             0.56u        4.48u              --                 false
jihd             0.56u        4.48u              --                 false
jihdll           0.56u        4.48u              --                 false
jihdmt           0.56u        4.48u              --                 false
jihdmv           0.56u        4.48u              --                 false
jihdsvt          0.56u        4.48u              --                 false
jim3v            0.56u        4.48u              --                 false
m3v              0.56u        4.48u              --                 false

Layer Name        Mask Name        Direction          Pitch         Track Offset
------------------------------------------------------------------------------------------
MET1              metal1           Horizontal         0.56u         0.28u 
MET2              metal2           Vertical           0.56u         0.28u 
MET3              metal3           Horizontal         0.56u         0.28u 
MET4              metal4           Vertical           0.56u         0.28u 
METTP             metal5           Horizontal         1.12u         0.28u 
METTPL            metal6           Vertical           5.6u          2.8u 

Source        File Name
------------------------------------------------------------------------------------------
NDM           /home/aparlane/fiuba_thesis/hdl/synth_pnr/lib_prep/work/d_cells_hdll.ndm
TF            /usr/pdks/xfab180/PDK/XFAB_snps_CustomDesigner_kit_v2_2_2/xh018/synopsys/v8_1/techNDM/v8_1_1/xh018-synopsys-techNDM-v8_1_1/xh018_xx43_HD_MET4_METMID_METTHK.tf

Summary of Library Views
--------------------------------------------------------------------------------
timing(t):        769
layout(l):        769
design(d):        769
 frame(f):        769

Summary of Library Design Types
--------------------------------------------------------------------------------
diode           3
filler          73
lib_cell        693

Cell                      Views           Cell Type        Allowable Orientation        Mask Shiftable        Site      Height        Multiple        Boundary Bbox                           Cell Area(um^2)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AN211HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AN211HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AN211HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AN211HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
AN21HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
AN21HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
AN21HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AN21HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AN221HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AN221HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AN221HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
AN221HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
AN222HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AN222HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AN222HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
AN222HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
AN22HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AN22HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AN22HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AN22HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
AN311HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AN311HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AN311HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AN311HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
AN31HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AN31HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AN31HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AN31HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
AN321HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AN321HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AN321HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
AN321HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
AN32HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AN32HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AN32HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AN32HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
AN33HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AN33HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AN33HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
AN33HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
AND2HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
AND2HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
AND2HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AND2HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AND3HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AND3HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
AND3HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AND3HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AND4HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AND4HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AND4HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AND4HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AND5HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AND5HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AND5HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AND5HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
AND6HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AND6HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AND6HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
AND6HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
ANTENNACELLN2HDLL         t d l f         diode            R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.1200 4.4800}         5.0176
ANTENNACELLNP2HDLL        t d l f         diode            R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.1200 4.4800}         5.0176
ANTENNACELLP2HDLL         t d l f         diode            R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.1200 4.4800}         5.0176
AO211HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO211HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO211HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AO211HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AO21HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AO21HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
AO21HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO21HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AO221HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AO221HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AO221HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AO221HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
AO222HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO222HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO222HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
AO222HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
AO22HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AO22HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO22HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO22HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AO311HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO311HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO311HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO311HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
AO31HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO31HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
AO31HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AO31HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AO321HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO321HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO321HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AO321HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
AO32HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AO32HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
AO32HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO32HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
AO33HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO33HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
AO33HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
AO33HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
BTHHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
BTHHDLLX12                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
BTHHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
BTHHDLLX3                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
BTHHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
BTHHDLLX6                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
BTHHDLLX8                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
BTLHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
BTLHDLLX12                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
BTLHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
BTLHDLLX3                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
BTLHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
BTLHDLLX6                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
BTLHDLLX8                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
BUHDLLX0                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
BUHDLLX1                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
BUHDLLX12                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
BUHDLLX2                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
BUHDLLX3                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
BUHDLLX4                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
BUHDLLX6                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
BUHDLLX8                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
CAGHDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
CAGHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
CAGHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
CAGHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
DECAP10HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
DECAP15HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DECAP25HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DECAP3HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.6800 4.4800}         7.5264
DECAP5HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
DECAP7HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
DFFHDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFFHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFFHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
DFFQHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
DFFQHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
DFFQHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
DFFQHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFRHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFRHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFRHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
DFFRHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
DFFRQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFFRQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFFRQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFRQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
DFFRSHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
DFFRSHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
DFFRSHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
DFFRSHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.6000 4.4800}        87.8080
DFFRSQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
DFFRSQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
DFFRSQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
DFFRSQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
DFFSHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFSHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFSHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
DFFSHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
DFFSQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFFSQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFFSQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFFSQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
DFRHDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFRHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFRHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFRHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
DFRQHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
DFRQHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
DFRQHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
DFRQHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFRRHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFRRHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFRRHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
DFRRHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
DFRRQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFRRQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFRRQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFRRQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
DFRRSHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
DFRRSHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
DFRRSHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
DFRRSHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.6000 4.4800}        87.8080
DFRRSQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
DFRRSQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
DFRRSQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
DFRRSQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
DFRSHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFRSHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
DFRSHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
DFRSHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
DFRSQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFRSQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DFRSQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
DFRSQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
DLHHDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLHHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLHHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
DLHHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
DLHQHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
DLHQHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
DLHQHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLHQHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLHRHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLHRHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLHRHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLHRHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DLHRQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLHRQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLHRQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLHRQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLHRSHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLHRSHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLHRSHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLHRSHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
DLHRSQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLHRSQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLHRSQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLHRSQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLHRTHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLHSHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLHSHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
DLHSHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
DLHSHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DLHSQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLHSQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLHSQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
DLHSQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
DLHSTHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLHTHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLLHDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLLHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLLHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
DLLHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
DLLQHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
DLLQHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
DLLQHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLLQHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLLRHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLLRHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLLRHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLLRHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DLLRQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLLRQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
DLLRQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLLRQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLLRSHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLLRSHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLLRSHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLLRSHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
DLLRSQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLLRSQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLLRSQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLLRSQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLLRTHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLLSHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
DLLSHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
DLLSHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
DLLSHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
DLLSQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLLSQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
DLLSQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
DLLSQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
DLLSTHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
DLLTHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
DLY1HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
DLY1HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
DLY2HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
DLY2HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
DLY4HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
DLY4HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
DLY8HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
DLY8HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
EN2HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
EN2HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
EN2HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
EN2HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
EN3HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
EN3HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
EN3HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
EN3HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
EO2HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
EO2HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
EO2HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
EO2HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
EO3HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
EO3HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
EO3HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
EO3HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
FAHDLLX0                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
FAHDLLX1                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
FAHDLLX2                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
FAHDLLX4                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.2400 4.4800}        72.7552
FCNE10HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
FCNE11HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
FCNE12HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
FCNE13HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
FCNE14HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
FCNE15HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
FCNE16HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
FCNE17HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
FCNE18HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
FCNE19HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
FCNE20HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
FCNE21HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
FCNE22HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
FCNE23HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
FCNE24HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
FCNE25HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
FCNE26HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
FCNE27HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
FCNE28HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
FCNE29HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.2400 4.4800}        72.7552
FCNE2HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.1200 4.4800}         5.0176
FCNE30HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
FCNE31HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
FCNE32HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
FCNE3HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.6800 4.4800}         7.5264
FCNE4HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
FCNE5HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
FCNE6HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
FCNE7HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
FCNE8HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
FCNE9HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
FCNED10HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {5.6000 8.9600}         50.1760
FCNED11HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {6.1600 8.9600}         55.1936
FCNED12HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {6.7200 8.9600}         60.2112
FCNED13HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {7.2800 8.9600}         65.2288
FCNED14HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {7.8400 8.9600}         70.2464
FCNED15HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {8.4000 8.9600}         75.2640
FCNED16HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {8.9600 8.9600}         80.2816
FCNED17HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {9.5200 8.9600}         85.2992
FCNED18HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {10.0800 8.9600}        90.3168
FCNED19HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {10.6400 8.9600}        95.3344
FCNED20HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {11.2000 8.9600}        100.3520
FCNED21HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {11.7600 8.9600}        105.3696
FCNED22HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {12.3200 8.9600}        110.3872
FCNED23HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {12.8800 8.9600}        115.4048
FCNED24HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {13.4400 8.9600}        120.4224
FCNED25HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {14.0000 8.9600}        125.4400
FCNED26HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {14.5600 8.9600}        130.4576
FCNED27HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {15.1200 8.9600}        135.4752
FCNED28HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {15.6800 8.9600}        140.4928
FCNED29HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {16.2400 8.9600}        145.5104
FCNED30HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {16.8000 8.9600}        150.5280
FCNED31HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {17.3600 8.9600}        155.5456
FCNED32HDLL               t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {17.9200 8.9600}        160.5632
FCNED5HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {2.8000 8.9600}         25.0880
FCNED6HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {3.3600 8.9600}         30.1056
FCNED7HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {3.9200 8.9600}         35.1232
FCNED8HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {4.4800 8.9600}         40.1408
FCNED9HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        8.96u         2X              {0.0000 0.0000} {5.0400 8.9600}         45.1584
FEED10HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
FEED15HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
FEED1HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {0.5600 4.4800}         2.5088
FEED25HDLL                t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
FEED2HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.1200 4.4800}         5.0176
FEED3HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.6800 4.4800}         7.5264
FEED5HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
FEED7HDLL                 t d l f         filler           R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
HAHDLLX0                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
HAHDLLX1                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
HAHDLLX2                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
HAHDLLX4                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
INHDLLX0                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.6800 4.4800}         7.5264
INHDLLX1                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.6800 4.4800}         7.5264
INHDLLX12                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
INHDLLX2                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
INHDLLX3                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
INHDLLX4                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
INHDLLX6                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
INHDLLX8                  t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
ITHHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
ITHHDLLX12                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
ITHHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
ITHHDLLX3                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ITHHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
ITHHDLLX6                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
ITHHDLLX8                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
ITLHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
ITLHDLLX12                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
ITLHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
ITLHDLLX3                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ITLHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
ITLHDLLX6                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
ITLHDLLX8                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
LGCNHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
LGCNHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
LGCNHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
LGCNHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
LGCPHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
LGCPHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
LGCPHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
LGCPHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
LOGIC0HDLL                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.6800 4.4800}         7.5264
LOGIC1HDLL                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {1.6800 4.4800}         7.5264
LSGCNHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
LSGCNHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
LSGCNHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
LSGCNHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
LSGCPHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
LSGCPHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
LSGCPHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
LSGCPHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
LSOGCNHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
LSOGCNHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
LSOGCNHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
LSOGCNHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
LSOGCPHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
LSOGCPHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
LSOGCPHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
LSOGCPHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.0000 4.4800}        62.7200
MU2HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
MU2HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
MU2HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
MU2HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
MU2IHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
MU2IHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
MU2IHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
MU2IHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
MU4HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
MU4HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
MU4HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
MU4HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.6000 4.4800}        87.8080
MU4IHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
MU4IHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
MU4IHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
MU4IHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {13.4400 4.4800}        60.2112
NA22HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NA22HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NA22HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
NA22HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NA2HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
NA2HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
NA2HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NA2HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NA2I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NA2I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NA2I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NA2I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA3HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NA3HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NA3HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
NA3HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NA3I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NA3I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NA3I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NA3I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NA3I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NA3I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NA3I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NA3I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA4HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NA4HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NA4HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NA4HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
NA4I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NA4I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NA4I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA4I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
NA4I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NA4I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NA4I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NA4I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
NA4I3HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NA4I3HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NA4I3HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NA4I3HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NA5HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA5HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA5HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA5HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NA5I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA5I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA5I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA5I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NA5I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NA5I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NA5I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA5I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NA5I3HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
NA5I3HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
NA5I3HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA5I3HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
NA5I4HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NA5I4HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NA5I4HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA5I4HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
NA6HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA6HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA6HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NA6HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NA6I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA6I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA6I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NA6I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NA6I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NA6I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NA6I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NA6I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.7600 4.4800}        52.6848
NA6I3HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA6I3HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NA6I3HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NA6I3HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
NA6I4HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NA6I4HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NA6I4HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NA6I4HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.8800 4.4800}        57.7024
NA6I5HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA6I5HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NA6I5HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NA6I5HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
NO22HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NO22HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NO22HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
NO22HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NO2HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
NO2HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.2400 4.4800}         10.0352
NO2HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NO2HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO2I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NO2I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NO2I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NO2I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO3HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NO3HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
NO3HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
NO3HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO3I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NO3I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NO3I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO3I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO3I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NO3I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
NO3I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
NO3I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NO4HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NO4HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO4HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NO4HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NO4I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NO4I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NO4I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO4I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NO4I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NO4I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NO4I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NO4I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NO4I3HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NO4I3HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
NO4I3HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NO4I3HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO5HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO5HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO5HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO5HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NO5I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NO5I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NO5I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NO5I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NO5I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NO5I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO5I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO5I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO5I3HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NO5I3HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
NO5I3HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO5I3HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
NO5I4HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
NO5I4HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO5I4HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NO5I4HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NO6HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NO6HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NO6HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NO6HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NO6I1HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO6I1HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO6I1HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NO6I1HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NO6I2HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NO6I2HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
NO6I2HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
NO6I2HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {11.2000 4.4800}        50.1760
NO6I3HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO6I3HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO6I3HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
NO6I3HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {12.3200 4.4800}        55.1936
NO6I4HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO6I4HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
NO6I4HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
NO6I4HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
NO6I5HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
NO6I5HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
NO6I5HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
NO6I5HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
OA211HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
OA211HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
OA211HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OA211HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OA21HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
OA21HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
OA21HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OA21HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OA221HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OA221HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OA221HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
OA221HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
OA222HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OA222HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OA222HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
OA222HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
OA22HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
OA22HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OA22HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OA22HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
OA311HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OA311HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OA311HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OA311HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
OA31HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
OA31HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
OA31HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OA31HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
OA321HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OA321HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OA321HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
OA321HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
OA32HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OA32HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OA32HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OA32HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
OA33HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OA33HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OA33HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
OA33HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ON211HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
ON211HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
ON211HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
ON211HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ON21HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
ON21HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
ON21HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
ON21HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
ON221HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
ON221HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
ON221HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
ON221HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
ON222HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
ON222HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
ON222HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ON222HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
ON22HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
ON22HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
ON22HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
ON22HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ON311HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
ON311HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
ON311HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
ON311HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
ON31HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
ON31HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
ON31HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
ON31HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ON321HDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
ON321HDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
ON321HDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.2800 4.4800}         32.6144
ON321HDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
ON32HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
ON32HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
ON32HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
ON32HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
ON33HDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
ON33HDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
ON33HDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
ON33HDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {9.5200 4.4800}         42.6496
OR2HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
OR2HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {2.8000 4.4800}         12.5440
OR2HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
OR2HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
OR3HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
OR3HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.9200 4.4800}         17.5616
OR3HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {4.4800 4.4800}         20.0704
OR3HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OR4HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OR4HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.0400 4.4800}         22.5792
OR4HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OR4HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
OR5HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {5.6000 4.4800}         25.0880
OR5HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OR5HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
OR5HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.0800 4.4800}        45.1584
OR6HDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.1600 4.4800}         27.5968
OR6HDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {6.7200 4.4800}         30.1056
OR6HDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {7.8400 4.4800}         35.1232
OR6HDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672
SDFFHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFFHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFFHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFFHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {20.1600 4.4800}        90.3168
SDFFQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
SDFFQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
SDFFQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFFQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFFRHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFFRHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFFRHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.0400 4.4800}        85.2992
SDFFRHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {21.8400 4.4800}        97.8432
SDFFRQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFFRQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFFRQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFFRQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.0400 4.4800}        85.2992
SDFFRSHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
SDFFRSHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
SDFFRSHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.6000 4.4800}        87.8080
SDFFRSHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {22.4000 4.4800}        100.3520
SDFFRSQHDLLX0             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
SDFFRSQHDLLX1             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
SDFFRSQHDLLX2             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
SDFFRSQHDLLX4             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.6000 4.4800}        87.8080
SDFFSHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFFSHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFFSHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFFSHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {21.2800 4.4800}        95.3344
SDFFSQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFFSQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFFSQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.2400 4.4800}        72.7552
SDFFSQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFRHDLLX0                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFRHDLLX1                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFRHDLLX2                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
SDFRHDLLX4                t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {20.1600 4.4800}        90.3168
SDFRQHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {14.5600 4.4800}        65.2288
SDFRQHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.1200 4.4800}        67.7376
SDFRQHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {15.6800 4.4800}        70.2464
SDFRQHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
SDFRRHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFRRHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFRRHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.0400 4.4800}        85.2992
SDFRRHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {21.8400 4.4800}        97.8432
SDFRRQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFRRQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFRRQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
SDFRRQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.0400 4.4800}        85.2992
SDFRRSHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
SDFRRSHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
SDFRRSHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.6000 4.4800}        87.8080
SDFRRSHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {22.9600 4.4800}        102.8608
SDFRRSQHDLLX0             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
SDFRRSQHDLLX1             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.3600 4.4800}        77.7728
SDFRRSQHDLLX2             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {18.4800 4.4800}        82.7904
SDFRRSQHDLLX4             t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {19.6000 4.4800}        87.8080
SDFRSHDLLX0               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFRSHDLLX1               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.8000 4.4800}        75.2640
SDFRSHDLLX2               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SDFRSHDLLX4               t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {21.2800 4.4800}        95.3344
SDFRSQHDLLX0              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.2400 4.4800}        72.7552
SDFRSQHDLLX1              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.2400 4.4800}        72.7552
SDFRSQHDLLX2              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {16.2400 4.4800}        72.7552
SDFRSQHDLLX4              t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {17.9200 4.4800}        80.2816
SIGNALHOLDHDLL            t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {3.3600 4.4800}         15.0528
STEHDLLX0                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
STEHDLLX1                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.4000 4.4800}         37.6320
STEHDLLX2                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {8.9600 4.4800}         40.1408
STEHDLLX4                 t d l f         lib_cell         R0 R180 MX MY                true                  hd        4.48u         1X              {0.0000 0.0000} {10.6400 4.4800}        47.6672

Summary of Library Pins
--------------------------------------------------------------------------------
ground        769
power         769
signal        3498

Cell Name: AN211HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN211HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN211HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN211HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN21HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN21HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN21HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN21HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN221HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN221HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN221HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN221HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN222HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN222HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN222HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN222HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN22HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN22HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN22HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN22HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN311HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN311HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN311HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN311HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN31HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN31HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN31HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN31HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN321HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN321HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN321HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN321HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN32HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN32HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN32HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN32HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN33HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN33HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN33HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AN33HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND5HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND5HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND5HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND5HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND6HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND6HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND6HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AND6HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ANTENNACELLN2HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               Diode
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ANTENNACELLNP2HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               Diode
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ANTENNACELLP2HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               Diode
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO211HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO211HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO211HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO211HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO21HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO21HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO21HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO21HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO221HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO221HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO221HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO221HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO222HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO222HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO222HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO222HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO22HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO22HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO22HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO22HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO311HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO311HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO311HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO311HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO31HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO31HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO31HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO31HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO321HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO321HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO321HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO321HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO32HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO32HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO32HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO32HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO33HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO33HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO33HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: AO33HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTHHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTHHDLLX12.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTHHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTHHDLLX3.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTHHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTHHDLLX6.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTHHDLLX8.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTLHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTLHDLLX12.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTLHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTLHDLLX3.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTLHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTLHDLLX6.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BTLHDLLX8.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX12.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX3.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX6.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: BUHDLLX8.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: CAGHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: CAGHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: CAGHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: CAGHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DECAP10HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DECAP15HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DECAP25HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DECAP3HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DECAP5HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DECAP7HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFFSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DFRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHRTHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
RN              in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHSTHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
SN              in               signal           --             --               --
D               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLHTHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
G               in               signal           --             --               --
D               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLRTHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
RN              in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLSTHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SN              in               signal           --             --               --
D               in               signal           --             --               --
GN              in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLLTHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
GN              in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY8HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: DLY8HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EN3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: EO3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FAHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FAHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FAHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FAHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CI              in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE10HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE11HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE12HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE13HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE14HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE15HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE16HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE17HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE18HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE19HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE20HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE21HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE22HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE23HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE24HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE25HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE26HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE27HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE28HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE29HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE2HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE30HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE31HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE32HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE3HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE4HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE5HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE6HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE7HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE8HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNE9HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED10HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED11HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED12HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED13HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED14HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED15HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED16HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED17HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED18HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED19HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED20HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED21HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED22HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED23HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED24HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED25HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED26HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED27HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED28HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED29HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED30HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED31HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED32HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED5HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED6HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED7HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED8HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FCNED9HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED10HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED15HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED1HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED25HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED2HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED3HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED5HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: FEED7HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: HAHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: HAHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: HAHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: HAHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
CO              out              signal           --             --               --
S               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX12.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX3.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX6.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: INHDLLX8.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITHHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITHHDLLX12.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITHHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITHHDLLX3.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITHHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITHHDLLX6.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITHHDLLX8.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITLHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITLHDLLX12.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITLHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITLHDLLX3.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITLHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITLHDLLX6.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ITLHDLLX8.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
EN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCNHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCNHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCNHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCNHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCPHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCPHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCPHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LGCPHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LOGIC0HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LOGIC1HDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCNHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCNHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCNHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCNHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCPHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCPHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCPHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSGCPHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCNHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCNHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCNHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCNHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCPHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCPHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCPHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: LSOGCPHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
CLK             in               signal           --             --               --
E               in               signal           --             --               --
SE              in               signal           --             --               --
CGOBS           out              signal           --             --               --
GCLK            out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2IHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2IHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2IHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU2IHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
S               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4IHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4IHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4IHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: MU4IHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
IN0             in               signal           --             --               --
IN1             in               signal           --             --               --
IN2             in               signal           --             --               --
IN3             in               signal           --             --               --
S0              in               signal           --             --               --
S1              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA22HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA22HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA22HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA22HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA2I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA3I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA4I3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA5I4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I5HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I5HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I5HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NA6I5HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO22HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO22HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO22HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO22HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO2I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO3I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO4I3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO5I4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I1HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I1HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I1HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I1HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I5HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I5HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I5HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: NO6I5HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
AN              in               signal           --             --               --
BN              in               signal           --             --               --
CN              in               signal           --             --               --
DN              in               signal           --             --               --
EN              in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA211HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA211HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA211HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA211HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA21HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA21HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA21HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA21HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA221HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA221HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA221HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA221HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA222HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA222HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA222HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA222HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA22HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA22HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA22HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA22HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA311HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA311HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA311HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA311HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA31HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA31HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA31HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA31HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA321HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA321HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA321HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA321HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA32HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA32HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA32HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA32HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA33HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA33HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA33HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OA33HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON211HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON211HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON211HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON211HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON21HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON21HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON21HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON21HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON221HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON221HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON221HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON221HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON222HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON222HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON222HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON222HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON22HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON22HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON22HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON22HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON311HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON311HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON311HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON311HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON31HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON31HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON31HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON31HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON321HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON321HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON321HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON321HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON32HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON32HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON32HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON32HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON33HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON33HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON33HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: ON33HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR2HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR2HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR2HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR2HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR3HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR3HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR3HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR3HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR4HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR4HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR4HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR4HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR5HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR5HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR5HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR5HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR6HDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR6HDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR6HDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: OR6HDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
B               in               signal           --             --               --
C               in               signal           --             --               --
D               in               signal           --             --               --
E               in               signal           --             --               --
F               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFFSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
CN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
RN              in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
QN              out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSQHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSQHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSQHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SDFRSQHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
D               in               signal           --             --               --
SD              in               signal           --             --               --
SE              in               signal           --             --               --
C               in               signal           --             --               --
SN              in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: SIGNALHOLDHDLL.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
SIG             inout            signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: STEHDLLX0.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: STEHDLLX1.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: STEHDLLX2.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --

Cell Name: STEHDLLX4.frame
------------------------------------------------------------------------------------------------------------------------
Pin Name        Direction        Port Type        PG Type        Bias Type        Secondary PG/Diode
------------------------------------------------------------------------------------------------------------------------
A               in               signal           --             --               --
Q               out              signal           --             --               --
vdd!            inout            power            primary        --               --
gnd!            inout            ground           primary        --               --



--------------------------------------------------------------------------------
** Antenna Data:

Warning: List of cells missing antenna property. (NDMUI-389)
Total number of cells missing gate area and diode protection antenna properties: 3 (out of 769)
------------------------------------------------------------------------------------------
Cell name                 Design type        Missing property        Pin name(s)
------------------------------------------------------------------------------------------
ANTENNACELLN2HDLL         diode              gate_area               A (Total 1)
ANTENNACELLNP2HDLL        diode              gate_area               A (Total 1)
ANTENNACELLP2HDLL         diode              gate_area               A (Total 1)



#BEGIN_REPORT_ROUTABILITY

--------------------------------------------------------------------------------
Target Library: d_cells_hdll
--------------------------------------------------------------------------------

Report of missing pin access: 
Total number of cells without optimal routability: 0 (out of 769)

Report of irregular cut shapes or routing blockages:
Total number of cells with irregular cut layer shapes or routing blockages: 0 (out of 769)

Report of terminal overlapped: 
Total number of cells with terminal overlapped: 0 (out of 769)

Report of blocked terminals: 
Total number of cells with blocked terminals: 0 (out of 769)

Report of improper routing blockages: 
Total number of cells with improper routing blockages: 0 (out of 769)

Report of routing ports without geometry: 
Total number of cells with routing ports without geometry: 0 (out of 769)

Report of ports with inconsistent routing attributes: 
Warning: The port A of cell ANTENNACELLN2HDLL has inconsistent value of routing attribute 'is_diode' between timing view 'false' and frame view 'true'. (FRAM-032)
Warning: The port A of cell ANTENNACELLNP2HDLL has inconsistent value of routing attribute 'is_diode' between timing view 'false' and frame view 'true'. (FRAM-032)
Warning: The port A of cell ANTENNACELLP2HDLL has inconsistent value of routing attribute 'is_diode' between timing view 'false' and frame view 'true'. (FRAM-032)
Total number of cells with ports with inconsistent routing attributes: 3 (out of 769)

Report of improper internal port settings: 
Total number of cells with improper internal port settings: 0 (out of 769)

#END_REPORT_ROUTABILITY

#BEGIN_REPORT_WIRE_TRACKS

Information: Use current library as the technology library. (FRAM-017)
Warning: List of pins with off-track or missing via regions. (FRAM-018)
--------------------------------------------------------------------------------
Target Library      : d_cells_hdll
Technology Library  : d_cells_hdll
Routing Direction   : MET1 H  MET2 V   (skip upper metal layers)
Pitch               : MET1 0.560  MET2 0.560   (skip upper metal layers)
Offset              : MET1 0.280  MET2 0.280   (skip upper metal layers)
--------------------------------------------------------------------------------
  Cell name        Pin name         Pin layer        Off-track
                                                     (lower/upper metal layers)
--------------------------------------------------------------------------------
  NA3HDLLX4        B                MET1             Horizontal / Vertical
--------------------------------------------------------------------------------
Total number of cells with off-track or missing via regions: 1 (out of 769)

#END_REPORT_WIRE_TRACKS

#BEGIN_REPORT_WIRE_TRACK_COLORS

Information: Use current library as the technology library. (FRAM-017)

--------------------------------------------------------------------------------
Target Library      : d_cells_hdll
Technology Library  : d_cells_hdll
Site                : hd
Routing Direction   : MET1 H   (skip upper metal layers)
Pitch               : MET1 0.560   (skip upper metal layers)
Offset              : MET1 0.280   (skip upper metal layers)
Track color         : MET1 N/A   (skip upper metal layers)
--------------------------------------------------------------------------------
Warning: The track color information of layer MET1 is not defined for color wire tracks calculation. (FRAM-056)
Total number of cells with terminals on improper color track: 0 (out of 0) (769 cells has pins on no color track layers which are skipped in the report)

#END_REPORT_WIRE_TRACK_COLORS

#BEGIN_REPORT_PLACEMENT_CONSTRAINTS

--------------------------------------------------------------------------------
Target Library: d_cells_hdll
--------------------------------------------------------------------------------

Report of improper placement constraints: 
Total number of cells without placement layers and constraints: 0 (out of 769)

Report of improper site definition: 
Total number of cells with improper site definition: 0 (out of 769)

#END_REPORT_PLACEMENT_CONSTRAINTS


1
