$date
	Sat Oct 22 23:56:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#704578
b1010 &
b1010 %
1$
b1010 !
1"
#704579
0"
#704582
b101 &
b101 %
#704586
b10000 &
b10000 %
#704590
b1000 &
b1000 %
#704594
b100 &
b100 %
#704598
b10 &
b10 %
#704602
b1 &
b1 %
1#
#704606
b0 &
0#
b0 %
0$
#1740405
b11000 !
1"
#1740406
b11000 &
b11000 %
1$
#1740407
0"
#1740410
b1100 &
b1100 %
#1740414
b110 &
b110 %
#1740418
b11 &
b11 %
#1740422
b1010 &
b1010 %
#1740426
b101 &
b101 %
#1740430
b10000 &
b10000 %
#1740434
b1000 &
b1000 %
#1740438
b100 &
b100 %
#1740442
b10 &
b10 %
#1740446
b1 &
1#
b1 %
#1740450
b0 &
b0 %
0#
0$
#2704443
b100 !
1"
#2704446
b100 &
b100 %
1$
#2704447
0"
#2704450
b10 &
b10 %
#2704454
b1 &
1#
b1 %
#2704458
b0 &
b0 %
0#
0$
#4500012
