Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ggowripa\Documents\GIT\ece423\ece423_prefab_w2017\ece423_prefab\ECE423_QSYS.qsys --block-symbol-file --output-directory=C:\Users\ggowripa\Documents\GIT\ece423\ece423_prefab_w2017\ece423_prefab\ECE423_QSYS --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading ece423_prefab/ECE423_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_125 [clock_source 15.1]
Progress: Parameterizing module clk_125
Progress: Adding clk_50 [altera_clock_bridge 15.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_scl [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding ledg [altera_avalon_pio 15.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.1]
Progress: Parameterizing module ledr
Progress: Adding lpddr2 [altera_mem_if_lpddr2_emif 15.1]
Progress: Parameterizing module lpddr2
Progress: Adding pixel_conv [Pixel_Conv 1.0]
Progress: Parameterizing module pixel_conv
Progress: Adding sd_cont [sd_cont 1.0]
Progress: Parameterizing module sd_cont
Progress: Adding sram [altera_generic_tristate_controller 15.1]
Progress: Parameterizing module sram
Progress: Adding sram_bridge [altera_tristate_conduit_bridge 15.1]
Progress: Parameterizing module sram_bridge
Progress: Adding sram_sharer [altera_tristate_conduit_pin_sharer 15.1]
Progress: Parameterizing module sram_sharer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_1
Progress: Adding video [altera_avalon_video_sync_generator 15.1]
Progress: Parameterizing module video
Progress: Adding video_clk [altera_clock_bridge 15.1]
Progress: Parameterizing module video_clk
Progress: Adding video_dma [altera_msgdma 15.1]
Progress: Parameterizing module video_dma
Progress: Adding video_fifo [altera_avalon_fifo 15.1]
Progress: Parameterizing module video_fifo
Progress: Adding video_pll [altera_pll 15.1]
Progress: Parameterizing module video_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ECE423_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE423_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: ECE423_QSYS.lpddr2: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: ECE423_QSYS.lpddr2.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: ECE423_QSYS.pixel_conv: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: Pixel_Conv.v
Warning: ECE423_QSYS.sram: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: ECE423_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ECE423_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Warning: ECE423_QSYS.video: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_video_sync_generator.v
Info: ECE423_QSYS.video_dma: Force burst alignment enable is selected. The mSGDMA will post bursts with length of 1 until the address reaches the next burst boundary
Info: ECE423_QSYS.video_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: ECE423_QSYS.video_pll: Able to implement PLL with user settings
Info: ECE423_QSYS.video_fifo.out/pixel_conv.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ggowripa\Documents\GIT\ece423\ece423_prefab_w2017\ece423_prefab\ECE423_QSYS.qsys --synthesis=VERILOG --greybox --output-directory=C:\Users\ggowripa\Documents\GIT\ece423\ece423_prefab_w2017\ece423_prefab\ECE423_QSYS\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading ece423_prefab/ECE423_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_125 [clock_source 15.1]
Progress: Parameterizing module clk_125
Progress: Adding clk_50 [altera_clock_bridge 15.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_scl [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding ledg [altera_avalon_pio 15.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.1]
Progress: Parameterizing module ledr
Progress: Adding lpddr2 [altera_mem_if_lpddr2_emif 15.1]
Progress: Parameterizing module lpddr2
Progress: Adding pixel_conv [Pixel_Conv 1.0]
Progress: Parameterizing module pixel_conv
Progress: Adding sd_cont [sd_cont 1.0]
Progress: Parameterizing module sd_cont
Progress: Adding sram [altera_generic_tristate_controller 15.1]
Progress: Parameterizing module sram
Progress: Adding sram_bridge [altera_tristate_conduit_bridge 15.1]
Progress: Parameterizing module sram_bridge
Progress: Adding sram_sharer [altera_tristate_conduit_pin_sharer 15.1]
Progress: Parameterizing module sram_sharer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_1
Progress: Adding video [altera_avalon_video_sync_generator 15.1]
Progress: Parameterizing module video
Progress: Adding video_clk [altera_clock_bridge 15.1]
Progress: Parameterizing module video_clk
Progress: Adding video_dma [altera_msgdma 15.1]
Progress: Parameterizing module video_dma
Progress: Adding video_fifo [altera_avalon_fifo 15.1]
Progress: Parameterizing module video_fifo
Progress: Adding video_pll [altera_pll 15.1]
Progress: Parameterizing module video_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ECE423_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE423_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: ECE423_QSYS.lpddr2: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: ECE423_QSYS.lpddr2.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: ECE423_QSYS.pixel_conv: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: Pixel_Conv.v
Warning: ECE423_QSYS.sram: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: ECE423_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ECE423_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Warning: ECE423_QSYS.video: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_video_sync_generator.v
Info: ECE423_QSYS.video_dma: Force burst alignment enable is selected. The mSGDMA will post bursts with length of 1 until the address reaches the next burst boundary
Info: ECE423_QSYS.video_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: ECE423_QSYS.video_pll: Able to implement PLL with user settings
Info: ECE423_QSYS.video_fifo.out/pixel_conv.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ECE423_QSYS.video_dma.st_source/video_fifo.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: ECE423_QSYS: Generating ECE423_QSYS "ECE423_QSYS" for QUARTUS_SYNTH
Error: video_dma_csr_translator.avalon_anti_slave_0: Cannot connect video_dma_csr_translator.reset because video_dma.reset_n is not connected. If video_dma.reset_n is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: video_dma_descriptor_slave_translator.avalon_anti_slave_0: Cannot connect video_dma_descriptor_slave_translator.reset because video_dma.reset_n is not connected. If video_dma.reset_n is exported, connect it to a reset bridge and export the bridge's reset input instead.
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Warning: Pipeline stage not inserted between cmd_demux_002.src0 and cmd_mux_004.sink2 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements.
Warning: Pipeline stage not inserted between cmd_mux_001.src and mem_if_lpddr2_emif_avl_0_agent.cp because they are unconnected in the interconnect. Please remove stale pipeline stage requirements.
Warning: Pipeline stage not inserted between sd_cont_0_master_agent.cp and router_002.sink because they are unconnected in the interconnect. Please remove stale pipeline stage requirements.
Info: Interconnect is inserted between master video_dma.mm_read and slave lpddr2.avl_1 because the master has address signal 29 bit wide, but the slave is 27 bit wide.
Error: video_dma_mm_read_translator.avalon_anti_master_0: Cannot connect video_dma_mm_read_translator.reset because video_dma.reset_n is not connected. If video_dma.reset_n is exported, connect it to a reset bridge and export the bridge's reset input instead.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Error: Generation stopped, 29 or more modules remaining
Info: ECE423_QSYS: Done "ECE423_QSYS" with 26 modules, 1 files
Info: Generating third-party timing and resource estimation model ...
Error: Third-party timing and resource estimation model project creation failed: C:/software/altera/15.1/quartus\bin64/quartus_sh -t quartus_greybox.tcl
Error: qsys-generate failed with exit code 1: 5 Errors, 8 Warnings
Info: Stopping: Create HDL design files for synthesis
