Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu Dec 26 01:24:56 2024
| Host             : DESKTOP-3OAFHV8 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.904        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.778        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.0         |
| Junction Temperature (C) | 47.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |        9 |       --- |             --- |
| Slice Logic              |     0.024 |     9365 |       --- |             --- |
|   LUT as Logic           |     0.022 |     3750 |     17600 |           21.31 |
|   CARRY4                 |     0.001 |      336 |      4400 |            7.64 |
|   Register               |    <0.001 |     3619 |     35200 |           10.28 |
|   LUT as Distributed RAM |    <0.001 |      142 |      6000 |            2.37 |
|   F7/F8 Muxes            |    <0.001 |       11 |     17600 |            0.06 |
|   Others                 |     0.000 |      537 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |     0.000 |        6 |      6000 |            0.10 |
| Signals                  |     0.031 |     7208 |       --- |             --- |
| Block RAM                |     0.053 |     15.5 |        60 |           25.83 |
| MMCM                     |     0.107 |        1 |         2 |           50.00 |
| DSPs                     |     0.005 |        5 |        80 |            6.25 |
| I/O                      |     0.135 |       25 |       100 |           25.00 |
| PS7                      |     1.395 |        1 |       --- |             --- |
| Static Power             |     0.126 |          |           |                 |
| Total                    |     1.904 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.150 |       0.142 |      0.008 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.067 |       0.058 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.756 |       0.723 |      0.033 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                      | Constraint (ns) |
+------------------------+-------------------------------------------------------------+-----------------+
| cam_pclk               | cmos_pclk_i                                                 |            13.9 |
| clk_fpga_0             | u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             6.7 |
| clk_hdmiX5_clk_wiz_0_1 | hdmi_clk/inst/clk_hdmiX5_clk_wiz_0                          |             1.3 |
| clk_hdmi_clk_wiz_0_1   | hdmi_clk/inst/clk_hdmi_clk_wiz_0                            |             6.7 |
| clk_sensor_clk_wiz_0_1 | hdmi_clk/inst/clk_sensor_clk_wiz_0                          |            40.0 |
| clkfbout_clk_wiz_0_1   | hdmi_clk/inst/clkfbout_clk_wiz_0                            |            20.0 |
| sys_clk_50m            | i_clk_50m                                                   |            20.0 |
+------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     1.778 |
|   hdmi_clk               |     0.108 |
|     inst                 |     0.108 |
|   hdmi_out               |     0.143 |
|     encoder_b            |     0.001 |
|     encoder_g            |     0.001 |
|     encoder_r            |     0.001 |
|   ikun_fdma_contrl       |     0.018 |
|     FDMA_READ.u_r_fifo   |     0.008 |
|       U0                 |     0.008 |
|     FDMA_WRITE.u_w_fifo  |     0.010 |
|       U0                 |     0.010 |
|   ikun_sensor            |     0.001 |
|     ikun_ov5640_rx       |     0.001 |
|   ikun_video_scale       |     0.095 |
|     u_resize_fifo        |     0.007 |
|       U0                 |     0.007 |
|     u_video_scale        |     0.088 |
|       ramRB              |     0.041 |
|   u_design_1             |     1.411 |
|     axi_interconnect_0   |     0.014 |
|       s00_couplers       |     0.014 |
|     processing_system7_0 |     1.396 |
|       inst               |     1.396 |
|   video_timing           |     0.001 |
+--------------------------+-----------+


