`timescale 1ns/1ps
/* Generated by Yosys 0.22+1 (git sha1 c4a52b1b0, clang 14.0.0 -fPIC -Os) */

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(cmd__o, cmd__oe, dat__i, dat__o, dat__oe, clk, cd, _ctrl_bus__adr, _ctrl_bus__dat_w, _ctrl_bus__dat_r, _ctrl_bus__sel, _ctrl_bus__cyc, _ctrl_bus__stb, _ctrl_bus__we, _ctrl_bus__ack, _ctrl_bus__err, _ctrl_bus__cti, _ctrl_bus__bte, _dma_bus__adr, _dma_bus__dat_w, _dma_bus__dat_r
, _dma_bus__sel, _dma_bus__cyc, _dma_bus__stb, _dma_bus__we, _dma_bus__ack, _dma_bus__err, _dma_bus__cti, _dma_bus__bte, \clk$1 , rst, cmd__i);
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  output _ctrl_bus__ack;
  wire _ctrl_bus__ack;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input [29:0] _ctrl_bus__adr;
  wire [29:0] _ctrl_bus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input [1:0] _ctrl_bus__bte;
  wire [1:0] _ctrl_bus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input [2:0] _ctrl_bus__cti;
  wire [2:0] _ctrl_bus__cti;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input _ctrl_bus__cyc;
  wire _ctrl_bus__cyc;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  output [31:0] _ctrl_bus__dat_r;
  wire [31:0] _ctrl_bus__dat_r;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input [31:0] _ctrl_bus__dat_w;
  wire [31:0] _ctrl_bus__dat_w;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  output _ctrl_bus__err;
  wire _ctrl_bus__err;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input [3:0] _ctrl_bus__sel;
  wire [3:0] _ctrl_bus__sel;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input _ctrl_bus__stb;
  wire _ctrl_bus__stb;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:109" *)
  input _ctrl_bus__we;
  wire _ctrl_bus__we;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  input _dma_bus__ack;
  wire _dma_bus__ack;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output [29:0] _dma_bus__adr;
  wire [29:0] _dma_bus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output [1:0] _dma_bus__bte;
  wire [1:0] _dma_bus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output [2:0] _dma_bus__cti;
  wire [2:0] _dma_bus__cti;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output _dma_bus__cyc;
  wire _dma_bus__cyc;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  input [31:0] _dma_bus__dat_r;
  wire [31:0] _dma_bus__dat_r;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output [31:0] _dma_bus__dat_w;
  wire [31:0] _dma_bus__dat_w;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  input _dma_bus__err;
  wire _dma_bus__err;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output [3:0] _dma_bus__sel;
  wire [3:0] _dma_bus__sel;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output _dma_bus__stb;
  wire _dma_bus__stb;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:116" *)
  output _dma_bus__we;
  wire _dma_bus__we;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  input cd;
  wire cd;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  output clk;
  wire clk;
  (* src = "/Users/nelgau/Library/Caches/pypoetry/virtualenvs/hicart-2ceY-6MM-py3.10/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input \clk$1 ;
  wire \clk$1 ;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  input cmd__i;
  wire cmd__i;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  output cmd__o;
  wire cmd__o;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  output cmd__oe;
  wire cmd__oe;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  input [3:0] dat__i;
  wire [3:0] dat__i;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  output [3:0] dat__o;
  wire [3:0] dat__o;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:34" *)
  output [3:0] dat__oe;
  wire [3:0] dat__oe;
  (* src = "/Users/nelgau/Code/github/nelgau/hicart/gateware/src/hicart/cores/litesdcard.py:85" *)
  wire litesdcard_core_irq;
  (* src = "/Users/nelgau/Library/Caches/pypoetry/virtualenvs/hicart-2ceY-6MM-py3.10/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  litesdcard_core litesdcard (
    .clk(\clk$1 ),
    .irq(litesdcard_core_irq),
    .rst(rst),
    .sdcard_cd(cd),
    .sdcard_clk(clk),
    .sdcard_cmd_i(cmd__i),
    .sdcard_cmd_o(cmd__o),
    .sdcard_cmd_oe(cmd__oe),
    .sdcard_dat_i(dat__i),
    .sdcard_dat_o(dat__o),
    .sdcard_dat_oe(dat__oe),
    .wb_ctrl_ack(_ctrl_bus__ack),
    .wb_ctrl_adr(_ctrl_bus__adr),
    .wb_ctrl_bte(_ctrl_bus__bte),
    .wb_ctrl_cti(_ctrl_bus__cti),
    .wb_ctrl_cyc(_ctrl_bus__cyc),
    .wb_ctrl_dat_r(_ctrl_bus__dat_r),
    .wb_ctrl_dat_w(_ctrl_bus__dat_w),
    .wb_ctrl_err(_ctrl_bus__err),
    .wb_ctrl_sel(_ctrl_bus__sel),
    .wb_ctrl_stb(_ctrl_bus__stb),
    .wb_ctrl_we(_ctrl_bus__we),
    .wb_dma_ack(_dma_bus__ack),
    .wb_dma_adr(_dma_bus__adr),
    .wb_dma_bte(_dma_bus__bte),
    .wb_dma_cti(_dma_bus__cti),
    .wb_dma_cyc(_dma_bus__cyc),
    .wb_dma_dat_r(_dma_bus__dat_r),
    .wb_dma_dat_w(_dma_bus__dat_w),
    .wb_dma_err(_dma_bus__err),
    .wb_dma_sel(_dma_bus__sel),
    .wb_dma_stb(_dma_bus__stb),
    .wb_dma_we(_dma_bus__we)
  );
endmodule
