{
  "nodes":
  [
    {
      "name":"device"
      , "id":3145
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel device Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"device"
          , "id":3147
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000000000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":3148
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":3149
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":3150
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":3146
      , "parent":"3145"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":3151
      , "parent":"3145"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":3152
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":3155
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Writes":"6"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":3153
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Reads":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":3154
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":3168
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":3169
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":3170
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":3171
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":3156
      , "parent":"3145"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":3157
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":577
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3158
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":577
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3159
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":577
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3160
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"887 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":577
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":3161
      , "parent":"3145"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":3162
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"42 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/kernel.cpp"
                , "line":305
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3163
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"42 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/kernel.cpp"
                , "line":306
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3164
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"186 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/kernel.cpp"
                , "line":305
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3165
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"179 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/kernel.cpp"
                , "line":305
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3166
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"186 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/kernel.cpp"
                , "line":306
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3167
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"179 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV2"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v2/kernel.cpp"
                , "line":306
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"host"
      , "id":3172
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"No"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel host Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"host"
          , "id":3174
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"48"
              , "Latency":"800"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":3173
      , "parent":"3172"
      , "bw":"30000.00"
      , "num_channels":"1"
      , "interleave":"0"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":3175
      , "parent":"3172"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":3176
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":3147
      , "to":3146
    }
    , {
      "from":3146
      , "to":3147
    }
    , {
      "from":3148
      , "to":3146
    }
    , {
      "from":3146
      , "to":3148
    }
    , {
      "from":3149
      , "to":3146
    }
    , {
      "from":3146
      , "to":3149
    }
    , {
      "from":3150
      , "to":3146
    }
    , {
      "from":3146
      , "to":3150
    }
    , {
      "from":3153
      , "to":3152
    }
    , {
      "from":3155
      , "to":3152
    }
    , {
      "from":3152
      , "to":3146
    }
    , {
      "from":3157
      , "to":3153
    }
    , {
      "from":3158
      , "to":3153
    }
    , {
      "from":3159
      , "to":3153
    }
    , {
      "from":3160
      , "to":3153
    }
    , {
      "from":3162
      , "to":3155
    }
    , {
      "from":3163
      , "to":3155
    }
    , {
      "from":3164
      , "to":3155
    }
    , {
      "from":3165
      , "to":3155
    }
    , {
      "from":3166
      , "to":3155
    }
    , {
      "from":3167
      , "to":3155
    }
    , {
      "from":3146
      , "to":3168
    }
    , {
      "from":3146
      , "to":3169
    }
    , {
      "from":3146
      , "to":3170
    }
    , {
      "from":3146
      , "to":3171
    }
    , {
      "from":3168
      , "to":3157
      , "reverse":1
    }
    , {
      "from":3169
      , "to":3158
      , "reverse":1
    }
    , {
      "from":3170
      , "to":3159
      , "reverse":1
    }
    , {
      "from":3171
      , "to":3160
      , "reverse":1
    }
    , {
      "from":3174
      , "to":3173
    }
    , {
      "from":3173
      , "to":3174
    }
    , {
      "from":3176
      , "to":3173
    }
  ]
}
