library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity limite_troco is
	port( clk   : in std_logic;
			enable: in std_logic;
			reset : in std_logic;
			key0  : in std_logic;
			key1  : in std_logic;
			key2  : in std_logic;
			key3  : in std_logic;
			soma  : out std_logic_vector(7 downto 0));
end limite_troco;

architecture Behav of limite_troco is
begin