module pipo_tb();
reg clk,rst,load;
reg [3:0] in;
wire [3:0] out;
pipo dut(clk,rst,in,load,out);
initial begin
clk=0;
forever #5 clk=~clk;
end
initial begin
rst=1;load=0;in=4'b0;
#10 rst=0; #10 load=1; in=4'b1010;
#10 load=0; #20;#10 load=1; in=4'b1100;
#10 load=0;#20;#10 rst=1; #10 rst=0;
#20 $finish;
end
initial begin
$monitor("time:%0t reset:%b load:%b data in:%b data out:%b",$time,rst,load,in,out);
end
endmodule
