// VERILOG_OUTPUT: a.v

// fix for memory access reordering.

var Kernel.MT int[1024] = {0};

def main() {
  MT[0] = 0;
  var prev int = MT[0];
  prev = prev + 1;
  MT[1] = prev;
  assert(MT[1] == 1);
}

compile();
writeHdl("a.v");

// main should run later not to write ram.
main();
