<stg><name>conv1</name>


<trans_list>

<trans id="414" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="16" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="and_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp><and_exp><literal name="and_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="29" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="30" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="33" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln30 = store i7 0, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln30 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:0 %n_1 = load i7 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.body:1 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln30 = br i1 %tmp_6, void %for.body.split, void %for.end306

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:2 %br_ln33 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0">
<![CDATA[
for.end306:0 %ret_ln110 = ret

]]></Node>
<StgValue><ssdm name="ret_ln110"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body5:0 %h = phi i9 0, void %for.body.split, i9 %add_ln34, void %for.inc301

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="9">
<![CDATA[
for.body5:1 %zext_ln33 = zext i9 %h

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5:2 %icmp_ln33 = icmp_ult  i9 %h, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5:3 %br_ln33 = br i1 %icmp_ln33, void %for.inc304, void %for.body5.split

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body5.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5.split:2 %add_ln34 = add i9 %h, i9 32

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body5.split:3 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln34, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.body5.split:4 %trunc_ln34 = trunc i9 %h

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body5.split:5 %xor_ln34 = xor i8 %trunc_ln34, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body5.split:6 %tH = select i1 %tmp_7, i8 %xor_ln34, i8 32

]]></Node>
<StgValue><ssdm name="tH"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
for.body5.split:7 %zext_ln34 = zext i8 %tH

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5.split:8 %sub77 = add i9 %zext_ln34, i9 8

]]></Node>
<StgValue><ssdm name="sub77"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.body5.split:9 %br_ln36 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc304:0 %add_ln31 = add i7 %n_1, i7 8

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc304:1 %store_ln30 = store i7 %add_ln31, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
for.inc304:2 %br_ln30 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body16:0 %w = phi i9 0, void %for.body5.split, i9 %add_ln37, void %for.inc298

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="9">
<![CDATA[
for.body16:1 %zext_ln36 = zext i9 %w

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16:2 %icmp_ln36 = icmp_ult  i9 %w, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:3 %br_ln36 = br i1 %icmp_ln36, void %for.inc301, void %for.body16.split

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body16.split:0 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body16.split:1 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split:2 %add_ln37 = add i9 %w, i9 32

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split:3 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln37, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split:4 %trunc_ln37 = trunc i9 %w

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="8">
<![CDATA[
for.body16.split:5 %zext_ln37 = zext i8 %trunc_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split:6 %xor_ln37 = xor i8 %trunc_ln37, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split:7 %tW = select i1 %tmp_8, i8 %xor_ln37, i8 32

]]></Node>
<StgValue><ssdm name="tW"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split:8 %zext_ln37_1 = zext i8 %tW

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.body16.split:9 %br_ln41 = br void %VITIS_LOOP_42_1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
for.inc301:0 %br_ln33 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_1:0 %tn = phi i4 %add_ln41, void %for.inc50, i4 0, void %for.body16.split

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_42_1:1 %trunc_ln45 = trunc i4 %tn

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_42_1:2 %tmp_16_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln45, i5 0

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_42_1:3 %icmp_ln41 = icmp_eq  i4 %tn, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_42_1:4 %add_ln41 = add i4 %tn, i4 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_42_1:5 %br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_42_1.split, void %tileAccumulation

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_42_1.split:2 %empty = trunc i4 %tn

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_42_1.split:3 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %n_1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_42_1.split:4 %tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_4, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_42_1.split:5 %zext_ln45 = zext i6 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_42_1.split:6 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_42_1.split:7 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
tileAccumulation:0 %sub81 = add i9 %zext_ln37_1, i9 8

]]></Node>
<StgValue><ssdm name="sub81"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
tileAccumulation:1 %br_ln58 = br void %VITIS_LOOP_59_4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_42_1.split:0 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_42_1.split:1 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_42_1.split:7 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_42_1.split:8 %bitcast_ln45 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="bitcast_ln45"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_42_1.split:9 %br_ln42 = br void %VITIS_LOOP_43_2

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_43_2:0 %th = phi i6 %add_ln42, void %for.inc47, i6 0, void %VITIS_LOOP_42_1.split

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_2:1 %zext_ln45_1 = zext i6 %th

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_43_2:2 %add_ln45 = add i8 %tmp_16_cast, i8 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_43_2:3 %tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln45, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_2:4 %zext_ln42 = zext i6 %th

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_43_2:5 %icmp_ln42 = icmp_eq  i6 %th, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_43_2:6 %add_ln42 = add i6 %th, i6 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_43_2:7 %br_ln42 = br i1 %icmp_ln42, void %VITIS_LOOP_43_2.split, void %for.inc50

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_43_2.split:0 %speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln42"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_43_2.split:1 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_43_2.split:2 %cmp37 = icmp_ult  i8 %zext_ln42, i8 %tH

]]></Node>
<StgValue><ssdm name="cmp37"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_43_2.split:3 %br_ln43 = br void %for.body35

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc50:0 %br_ln41 = br void %VITIS_LOOP_42_1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.body35:0 %tw = phi i6 0, void %VITIS_LOOP_43_2.split, i6 %add_ln43, void %for.inc

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="6">
<![CDATA[
for.body35:1 %zext_ln45_2 = zext i6 %tw

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body35:2 %add_ln45_1 = add i13 %tmp_3, i13 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
for.body35:3 %zext_ln45_3 = zext i13 %add_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body35:4 %out_tile_addr = getelementptr i32 %out_tile, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="out_tile_addr"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
for.body35:5 %zext_ln43 = zext i6 %tw

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body35:6 %icmp_ln43 = icmp_eq  i6 %tw, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body35:7 %add_ln43 = add i6 %tw, i6 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body35:8 %br_ln43 = br i1 %icmp_ln43, void %for.body35.split, void %for.inc47

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body35.split:0 %speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln43"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body35.split:1 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body35.split:2 %icmp_ln44 = icmp_ult  i8 %zext_ln43, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body35.split:3 %and_ln44 = and i1 %icmp_ln44, i1 %cmp37

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body35.split:4 %br_ln44 = br i1 %and_ln44, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="and_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
if.then:0 %store_ln45 = store i32 %bitcast_ln45, i13 %out_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="and_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln45 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
for.inc:0 %br_ln43 = br void %for.body35

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.inc47:0 %br_ln42 = br void %VITIS_LOOP_43_2

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_59_4:0 %ih = phi i6 %add_ln58, void %for.inc106, i6 0, void %tileAccumulation

]]></Node>
<StgValue><ssdm name="ih"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_59_4:1 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %ih, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_59_4:2 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %ih, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_59_4:3 %zext_ln63 = zext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_59_4:4 %add_ln63 = add i11 %tmp_s, i11 %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_59_4:5 %zext_ln58 = zext i6 %ih

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_59_4:6 %zext_ln58_1 = zext i6 %ih

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_59_4:7 %icmp_ln58 = icmp_eq  i6 %ih, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_59_4:8 %add_ln58 = add i6 %ih, i6 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_59_4:9 %br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_59_4.split, void %VITIS_LOOP_74_6.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_59_4.split:0 %speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln58"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_59_4.split:1 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_59_4.split:2 %cmp78 = icmp_ult  i9 %zext_ln58_1, i9 %sub77

]]></Node>
<StgValue><ssdm name="cmp78"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_59_4.split:3 %tmp = add i7 %zext_ln58, i7 124

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_59_4.split:4 %tmp_cast = sext i7 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_59_4.split:5 %empty_44 = add i10 %tmp_cast, i10 %zext_ln33

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_59_4.split:6 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_44, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_59_4.split:7 %cmp1_i = icmp_sgt  i10 %empty_44, i10 254

]]></Node>
<StgValue><ssdm name="cmp1_i"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_59_4.split:8 %tmp1_cast = sext i7 %tmp

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_59_4.split:9 %empty_45 = add i8 %tmp1_cast, i8 %trunc_ln34

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_59_4.split:10 %spec_select_i_cast_cast = select i1 %tmp_9, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="spec_select_i_cast_cast"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_59_4.split:11 %empty_46 = or i1 %tmp_9, i1 %cmp1_i

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_59_4.split:12 %gy = select i1 %empty_46, i8 %spec_select_i_cast_cast, i8 %empty_45

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_59_4.split:13 %zext_ln63_1 = zext i8 %gy

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_59_4.split:14 %tmp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %gy, i8 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_59_4.split:15 %sub_ln63 = sub i16 %tmp_10, i16 %zext_ln63_1

]]></Node>
<StgValue><ssdm name="sub_ln63"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_59_4.split:16 %br_ln59 = br void %for.body75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_74_6.preheader:0 %br_ln76 = br void %VITIS_LOOP_74_6

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.body75:0 %iw = phi i6 0, void %VITIS_LOOP_59_4.split, i6 %add_ln59, void %for.inc103

]]></Node>
<StgValue><ssdm name="iw"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="6">
<![CDATA[
for.body75:1 %zext_ln63_2 = zext i6 %iw

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body75:2 %add_ln63_1 = add i11 %add_ln63, i11 %zext_ln63_2

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
for.body75:3 %zext_ln63_3 = zext i11 %add_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln63_3"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75:4 %in_tile_0_addr = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="in_tile_0_addr"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="6">
<![CDATA[
for.body75:5 %zext_ln59 = zext i6 %iw

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="6">
<![CDATA[
for.body75:6 %zext_ln59_1 = zext i6 %iw

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body75:7 %icmp_ln59 = icmp_eq  i6 %iw, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body75:8 %add_ln59 = add i6 %iw, i6 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body75:9 %br_ln59 = br i1 %icmp_ln59, void %for.body75.split, void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body75.split:0 %speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln59"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body75.split:1 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body75.split:2 %icmp_ln60 = icmp_ult  i9 %zext_ln59_1, i9 %sub81

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split:3 %and_ln60 = and i1 %cmp78, i1 %icmp_ln60

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body75.split:4 %br_ln60 = br i1 %and_ln60, void %for.inc103, void %if.then83

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then83:0 %add_ln62 = add i7 %zext_ln59, i7 124

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="7">
<![CDATA[
if.then83:1 %sext_ln62 = sext i7 %add_ln62

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then83:2 %add_ln62_1 = add i10 %sext_ln62, i10 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
if.then83:3 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln62_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then83:4 %icmp_ln11 = icmp_sgt  i10 %add_ln62_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then83:5 %add_ln11 = add i10 %sext_ln62, i10 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
if.then83:6 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln62_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then83:7 %select_ln10 = select i1 %tmp_15, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then83:8 %or_ln10 = or i1 %tmp_14, i1 %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then83:9 %gx = select i1 %or_ln10, i10 %select_ln10, i10 %add_ln11

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="10">
<![CDATA[
if.then83:10 %sext_ln63 = sext i10 %gx

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then83:11 %add_ln63_2 = add i16 %sub_ln63, i16 %sext_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="16">
<![CDATA[
if.then83:12 %zext_ln63_4 = zext i16 %add_ln63_2

]]></Node>
<StgValue><ssdm name="zext_ln63_4"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then83:13 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="16">
<![CDATA[
if.then83:14 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
for.inc106:0 %br_ln58 = br void %VITIS_LOOP_59_4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="188" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="16">
<![CDATA[
if.then83:14 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
if.then83:15 %bitcast_ln63 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
if.then83:16 %store_ln63 = store i32 %bitcast_ln63, i11 %in_tile_0_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
if.then83:17 %br_ln64 = br void %for.inc103

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
for.inc103:0 %br_ln59 = br void %for.body75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_74_6:0 %tn_1 = phi i4 %add_ln71, void %for.inc162, i4 0, void %VITIS_LOOP_74_6.preheader

]]></Node>
<StgValue><ssdm name="tn_1"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_74_6:1 %zext_ln76 = zext i4 %tn_1

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_74_6:2 %tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_74_6:3 %zext_ln76_1 = zext i7 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_74_6:4 %add_ln76 = add i8 %zext_ln76_1, i8 %zext_ln76

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_74_6:5 %zext_ln71 = zext i4 %tn_1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_74_6:6 %icmp_ln71 = icmp_eq  i4 %tn_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_74_6:7 %add_ln71 = add i4 %tn_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_74_6:8 %br_ln71 = br i1 %icmp_ln71, void %VITIS_LOOP_74_6.split, void %VITIS_LOOP_82_9.preheader

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_74_6.split:0 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_74_6.split:1 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_74_6.split:2 %trunc_ln30 = trunc i7 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_74_6.split:3 %empty_47 = add i6 %zext_ln71, i6 %trunc_ln30

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_74_6.split:4 %zext_ln76_2 = zext i6 %empty_47

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_74_6.split:5 %tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_47, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_74_6.split:6 %zext_ln76_3 = zext i9 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln76_3"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_74_6.split:7 %add_ln76_1 = add i10 %zext_ln76_3, i10 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_74_6.split:8 %br_ln74 = br void %VITIS_LOOP_75_7

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_9.preheader:0 %br_ln85 = br void %VITIS_LOOP_82_9

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_75_7:0 %kh = phi i4 %add_ln74, void %for.inc155, i4 0, void %VITIS_LOOP_74_6.split

]]></Node>
<StgValue><ssdm name="kh"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_75_7:1 %zext_ln76_4 = zext i4 %kh

]]></Node>
<StgValue><ssdm name="zext_ln76_4"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_75_7:2 %zext_ln76_5 = zext i4 %kh

]]></Node>
<StgValue><ssdm name="zext_ln76_5"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_75_7:3 %add_ln76_2 = add i8 %add_ln76, i8 %zext_ln76_5

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_75_7:4 %zext_ln76_6 = zext i8 %add_ln76_2

]]></Node>
<StgValue><ssdm name="zext_ln76_6"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_75_7:5 %trunc_ln76 = trunc i8 %add_ln76_2

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_75_7:6 %p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln76, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_75_7:7 %add_ln76_3 = add i10 %p_shl6, i10 %zext_ln76_6

]]></Node>
<StgValue><ssdm name="add_ln76_3"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_75_7:8 %add_ln76_4 = add i10 %add_ln76_1, i10 %zext_ln76_4

]]></Node>
<StgValue><ssdm name="add_ln76_4"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_75_7:9 %zext_ln76_7 = zext i10 %add_ln76_4

]]></Node>
<StgValue><ssdm name="zext_ln76_7"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_75_7:10 %p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln76_4, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_75_7:11 %add_ln76_5 = add i13 %p_shl5, i13 %zext_ln76_7

]]></Node>
<StgValue><ssdm name="add_ln76_5"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_75_7:12 %icmp_ln74 = icmp_eq  i4 %kh, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_75_7:13 %add_ln74 = add i4 %kh, i4 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_75_7:14 %br_ln74 = br i1 %icmp_ln74, void %VITIS_LOOP_75_7.split, void %for.inc162

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_75_7.split:0 %speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln74"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_75_7.split:1 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_75_7.split:2 %br_ln75 = br void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
for.inc162:0 %br_ln71 = br void %VITIS_LOOP_74_6

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc152:0 %kw = phi i4 %add_ln75, void %for.inc152.split, i4 0, void %VITIS_LOOP_75_7.split

]]></Node>
<StgValue><ssdm name="kw"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="4">
<![CDATA[
for.inc152:1 %zext_ln76_8 = zext i4 %kw

]]></Node>
<StgValue><ssdm name="zext_ln76_8"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="4">
<![CDATA[
for.inc152:2 %zext_ln76_9 = zext i4 %kw

]]></Node>
<StgValue><ssdm name="zext_ln76_9"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc152:3 %add_ln76_6 = add i10 %add_ln76_3, i10 %zext_ln76_9

]]></Node>
<StgValue><ssdm name="add_ln76_6"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
for.inc152:4 %zext_ln76_10 = zext i10 %add_ln76_6

]]></Node>
<StgValue><ssdm name="zext_ln76_10"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:5 %w_tile_0_addr = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln76_10

]]></Node>
<StgValue><ssdm name="w_tile_0_addr"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc152:6 %add_ln76_7 = add i13 %add_ln76_5, i13 %zext_ln76_8

]]></Node>
<StgValue><ssdm name="add_ln76_7"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="13">
<![CDATA[
for.inc152:7 %zext_ln76_11 = zext i13 %add_ln76_7

]]></Node>
<StgValue><ssdm name="zext_ln76_11"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:8 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln76_11

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc152:9 %icmp_ln75 = icmp_eq  i4 %kw, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc152:10 %add_ln75 = add i4 %kw, i4 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc152:11 %br_ln75 = br i1 %icmp_ln75, void %for.inc152.split, void %for.inc155

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="13">
<![CDATA[
for.inc152.split:2 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
for.inc155:0 %br_ln74 = br void %VITIS_LOOP_75_7

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc152.split:0 %speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln75"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc152.split:1 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="13">
<![CDATA[
for.inc152.split:2 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
for.inc152.split:3 %bitcast_ln76 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc152.split:4 %store_ln76 = store i32 %bitcast_ln76, i10 %w_tile_0_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
for.inc152.split:5 %br_ln75 = br void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_9:0 %tn_2 = phi i4 %add_ln81, void %for.inc246, i4 0, void %VITIS_LOOP_82_9.preheader

]]></Node>
<StgValue><ssdm name="tn_2"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_9:1 %zext_ln85 = zext i4 %tn_2

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_9:2 %trunc_ln85 = trunc i4 %tn_2

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_82_9:3 %tmp_24_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln85, i5 0

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_82_9:4 %tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_82_9:5 %zext_ln91 = zext i7 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_9:6 %add_ln91_1 = add i8 %zext_ln91, i8 %zext_ln85

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_9:7 %icmp_ln81 = icmp_eq  i4 %tn_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_9:8 %add_ln81 = add i4 %tn_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_9:9 %br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_9.split, void %VITIS_LOOP_102_14.preheader

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_82_9.split:0 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_9.split:1 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_9.split:2 %br_ln82 = br void %VITIS_LOOP_83_10

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_102_14.preheader:0 %br_ln105 = br void %VITIS_LOOP_102_14

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_83_10:0 %th_1 = phi i6 %add_ln82, void %for.inc243, i6 0, void %VITIS_LOOP_82_9.split

]]></Node>
<StgValue><ssdm name="th_1"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_83_10:1 %zext_ln85_1 = zext i6 %th_1

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_83_10:2 %add_ln85 = add i8 %tmp_24_cast, i8 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_83_10:3 %tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln85, i5 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_83_10:4 %zext_ln82 = zext i6 %th_1

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_83_10:5 %icmp_ln82 = icmp_eq  i6 %th_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_83_10:6 %add_ln82 = add i6 %th_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_83_10:7 %br_ln82 = br i1 %icmp_ln82, void %VITIS_LOOP_83_10.split, void %for.inc246

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_83_10.split:0 %speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln82"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_83_10.split:1 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_83_10.split:2 %cmp182 = icmp_ult  i8 %zext_ln82, i8 %tH

]]></Node>
<StgValue><ssdm name="cmp182"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_83_10.split:3 %br_ln83 = br void %for.body179

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
for.inc246:0 %br_ln81 = br void %VITIS_LOOP_82_9

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.body179:0 %tw_1 = phi i6 0, void %VITIS_LOOP_83_10.split, i6 %add_ln83, void %for.inc240

]]></Node>
<StgValue><ssdm name="tw_1"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="6">
<![CDATA[
for.body179:1 %zext_ln85_2 = zext i6 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body179:2 %add_ln85_1 = add i13 %tmp_16, i13 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="13">
<![CDATA[
for.body179:3 %zext_ln85_3 = zext i13 %add_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body179:4 %out_tile_addr_1 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="out_tile_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="6">
<![CDATA[
for.body179:5 %zext_ln83 = zext i6 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body179:6 %icmp_ln83 = icmp_eq  i6 %tw_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body179:7 %add_ln83 = add i6 %tw_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body179:8 %br_ln83 = br i1 %icmp_ln83, void %for.body179.split, void %for.inc243

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body179.split:0 %speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln83"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body179.split:1 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body179.split:2 %icmp_ln84 = icmp_ult  i8 %zext_ln83, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body179.split:3 %and_ln84 = and i1 %icmp_ln84, i1 %cmp182

]]></Node>
<StgValue><ssdm name="and_ln84"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body179.split:4 %br_ln84 = br i1 %and_ln84, void %for.inc240, void %VITIS_LOOP_86_11

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
<literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_11:0 %acc = load i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
for.inc243:0 %br_ln82 = br void %VITIS_LOOP_83_10

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="294" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_11:0 %acc = load i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_86_11:1 %br_ln88 = br void %VITIS_LOOP_90_13

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_90_13:0 %kh_1 = phi i4 %add_ln88, void %for.inc227, i4 0, void %VITIS_LOOP_86_11

]]></Node>
<StgValue><ssdm name="kh_1"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_90_13:1 %acc_7 = phi i32 %acc_8, void %for.inc227, i32 %acc, void %VITIS_LOOP_86_11

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_13:2 %zext_ln91_1 = zext i4 %kh_1

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_90_13:3 %add_ln91_2 = add i8 %add_ln91_1, i8 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_90_13:4 %zext_ln91_2 = zext i8 %add_ln91_2

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_90_13:5 %trunc_ln91 = trunc i8 %add_ln91_2

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_90_13:6 %p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln91, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_90_13:7 %add_ln91_3 = add i10 %p_shl8, i10 %zext_ln91_2

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_90_13:8 %zext_ln88 = zext i4 %kh_1

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_90_13:9 %icmp_ln88 = icmp_eq  i4 %kh_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_90_13:10 %add_ln88 = add i4 %kh_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_90_13:11 %br_ln88 = br i1 %icmp_ln88, void %VITIS_LOOP_90_13.split, void %for.end232

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_90_13.split:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_13.split:1 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_90_13.split:2 %empty_48 = add i6 %zext_ln88, i6 %th_1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_90_13.split:3 %tmp_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_48, i5 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_90_13.split:4 %tmp_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_48, i3 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_90_13.split:5 %zext_ln91_3 = zext i9 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_90_13.split:6 %add_ln91_4 = add i11 %tmp_19, i11 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_4"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_90_13.split:7 %br_ln90 = br void %for.inc224

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.end232:0 %store_ln94 = store i32 %acc_7, i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
for.end232:1 %br_ln95 = br void %for.inc240

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp><and_exp><literal name="and_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
for.inc240:0 %br_ln83 = br void %for.body179

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc224:0 %kw_1 = phi i4 %add_ln90, void %for.inc224.split, i4 0, void %VITIS_LOOP_90_13.split

]]></Node>
<StgValue><ssdm name="kw_1"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc224:1 %acc_8 = phi i32 %acc_6, void %for.inc224.split, i32 %acc_7, void %VITIS_LOOP_90_13.split

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="4">
<![CDATA[
for.inc224:2 %zext_ln91_4 = zext i4 %kw_1

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc224:3 %add_ln91_5 = add i10 %add_ln91_3, i10 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="add_ln91_5"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
for.inc224:4 %zext_ln91_5 = zext i10 %add_ln91_5

]]></Node>
<StgValue><ssdm name="zext_ln91_5"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc224:5 %w_tile_0_addr_1 = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln91_5

]]></Node>
<StgValue><ssdm name="w_tile_0_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="4">
<![CDATA[
for.inc224:6 %zext_ln90 = zext i4 %kw_1

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc224:7 %icmp_ln90 = icmp_eq  i4 %kw_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc224:8 %add_ln90 = add i4 %kw_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc224:9 %br_ln90 = br i1 %icmp_ln90, void %for.inc224.split, void %for.inc227

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
for.inc224.split:2 %w_tile_0_load = load i10 %w_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="w_tile_0_load"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc224.split:3 %add_ln91 = add i6 %zext_ln90, i6 %tw_1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="6">
<![CDATA[
for.inc224.split:4 %zext_ln91_6 = zext i6 %add_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91_6"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc224.split:5 %add_ln91_6 = add i11 %add_ln91_4, i11 %zext_ln91_6

]]></Node>
<StgValue><ssdm name="add_ln91_6"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="11">
<![CDATA[
for.inc224.split:6 %zext_ln91_7 = zext i11 %add_ln91_6

]]></Node>
<StgValue><ssdm name="zext_ln91_7"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc224.split:7 %in_tile_0_addr_1 = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln91_7

]]></Node>
<StgValue><ssdm name="in_tile_0_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="11">
<![CDATA[
for.inc224.split:8 %in_tile_0_load = load i11 %in_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="in_tile_0_load"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
for.inc227:0 %br_ln88 = br void %VITIS_LOOP_90_13

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="337" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
for.inc224.split:2 %w_tile_0_load = load i10 %w_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="w_tile_0_load"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="11">
<![CDATA[
for.inc224.split:8 %in_tile_0_load = load i11 %in_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="in_tile_0_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="339" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc224.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="340" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc224.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="341" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc224.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="342" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc224.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="343" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc224.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="344" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc224.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="345" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc224.split:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc224.split:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc224.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
for.inc224.split:11 %br_ln90 = br void %for.inc224

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="349" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_102_14:0 %tn_3 = phi i4 %add_ln101, void %for.inc292, i4 0, void %VITIS_LOOP_102_14.preheader

]]></Node>
<StgValue><ssdm name="tn_3"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_102_14:1 %trunc_ln105 = trunc i4 %tn_3

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_102_14:2 %tmp_28_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln105, i5 0

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_102_14:3 %zext_ln101 = zext i4 %tn_3

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_102_14:4 %icmp_ln101 = icmp_eq  i4 %tn_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_102_14:5 %add_ln101 = add i4 %tn_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_102_14:6 %br_ln101 = br i1 %icmp_ln101, void %VITIS_LOOP_102_14.split, void %for.inc298

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_102_14.split:0 %speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln101"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_102_14.split:1 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_102_14.split:2 %trunc_ln30_1 = trunc i7 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_102_14.split:3 %empty_49 = add i6 %zext_ln101, i6 %trunc_ln30_1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="6">
<![CDATA[
VITIS_LOOP_102_14.split:4 %zext_ln105 = zext i6 %empty_49

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="361" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_102_14.split:5 %tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %empty_49, i8 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="362" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_102_14.split:6 %zext_ln105_1 = zext i14 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_102_14.split:7 %sub_ln105 = sub i15 %zext_ln105_1, i15 %zext_ln105

]]></Node>
<StgValue><ssdm name="sub_ln105"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_102_14.split:8 %sext_ln102 = sext i15 %sub_ln105

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_102_14.split:9 %br_ln102 = br void %VITIS_LOOP_103_15

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
for.inc298:0 %br_ln36 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_103_15:0 %th_2 = phi i6 %add_ln102, void %for.inc289, i6 0, void %VITIS_LOOP_102_14.split

]]></Node>
<StgValue><ssdm name="th_2"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_103_15:1 %zext_ln105_2 = zext i6 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln105_2"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_103_15:2 %add_ln105_1 = add i8 %tmp_28_cast, i8 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_103_15:3 %tmp_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln105_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_103_15:4 %zext_ln102 = zext i6 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_103_15:5 %zext_ln102_1 = zext i6 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_103_15:6 %icmp_ln102 = icmp_eq  i6 %th_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_103_15:7 %add_ln102 = add i6 %th_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_103_15:8 %br_ln102 = br i1 %icmp_ln102, void %VITIS_LOOP_103_15.split, void %for.inc292

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:0 %speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln102"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_15.split:1 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_103_15.split:2 %cmp266 = icmp_ult  i8 %zext_ln102_1, i8 %tH

]]></Node>
<StgValue><ssdm name="cmp266"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_103_15.split:3 %empty_50 = add i9 %zext_ln102, i9 %h

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="9">
<![CDATA[
VITIS_LOOP_103_15.split:4 %zext_ln105_3 = zext i9 %empty_50

]]></Node>
<StgValue><ssdm name="zext_ln105_3"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add_ln105_2 = add i16 %sext_ln102, i16 %zext_ln105_3

]]></Node>
<StgValue><ssdm name="add_ln105_2"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_103_15.split:6 %sext_ln105 = sext i16 %add_ln105_2

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_103_15.split:7 %trunc_ln105_1 = trunc i16 %add_ln105_2

]]></Node>
<StgValue><ssdm name="trunc_ln105_1"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_103_15.split:8 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln105_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_103_15.split:9 %sub_ln105_1 = sub i22 %p_shl, i22 %sext_ln105

]]></Node>
<StgValue><ssdm name="sub_ln105_1"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_103_15.split:10 %br_ln103 = br void %for.body263

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
for.inc292:0 %br_ln101 = br void %VITIS_LOOP_102_14

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="388" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.body263:0 %tw_2 = phi i6 0, void %VITIS_LOOP_103_15.split, i6 %add_ln103, void %for.inc286

]]></Node>
<StgValue><ssdm name="tw_2"/></StgValue>
</operation>

<operation id="389" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="6">
<![CDATA[
for.body263:1 %zext_ln105_4 = zext i6 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln105_4"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body263:2 %add_ln105_3 = add i13 %tmp_18, i13 %zext_ln105_4

]]></Node>
<StgValue><ssdm name="add_ln105_3"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="13">
<![CDATA[
for.body263:3 %zext_ln105_5 = zext i13 %add_ln105_3

]]></Node>
<StgValue><ssdm name="zext_ln105_5"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body263:4 %out_tile_addr_2 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln105_5

]]></Node>
<StgValue><ssdm name="out_tile_addr_2"/></StgValue>
</operation>

<operation id="393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="6">
<![CDATA[
for.body263:5 %zext_ln103 = zext i6 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="6">
<![CDATA[
for.body263:6 %zext_ln103_1 = zext i6 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body263:7 %icmp_ln103 = icmp_eq  i6 %tw_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body263:8 %add_ln103 = add i6 %tw_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body263:9 %br_ln103 = br i1 %icmp_ln103, void %for.body263.split, void %for.inc289

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body263.split:0 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body263.split:1 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body263.split:2 %icmp_ln104 = icmp_ult  i8 %zext_ln103_1, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body263.split:3 %and_ln104 = and i1 %icmp_ln104, i1 %cmp266

]]></Node>
<StgValue><ssdm name="and_ln104"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body263.split:4 %br_ln104 = br i1 %and_ln104, void %for.inc286, void %if.then269

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="13">
<![CDATA[
if.then269:0 %out_tile_load = load i13 %out_tile_addr_2

]]></Node>
<StgValue><ssdm name="out_tile_load"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then269:1 %add_ln105 = add i9 %zext_ln103, i9 %w

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="22" op_0_bw="9">
<![CDATA[
if.then269:2 %zext_ln105_6 = zext i9 %add_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105_6"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.then269:3 %add_ln105_4 = add i22 %sub_ln105_1, i22 %zext_ln105_6

]]></Node>
<StgValue><ssdm name="add_ln105_4"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
for.inc289:0 %br_ln102 = br void %VITIS_LOOP_103_15

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="408" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="13">
<![CDATA[
if.then269:0 %out_tile_load = load i13 %out_tile_addr_2

]]></Node>
<StgValue><ssdm name="out_tile_load"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="22">
<![CDATA[
if.then269:4 %zext_ln105_7 = zext i22 %add_ln105_4

]]></Node>
<StgValue><ssdm name="zext_ln105_7"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then269:5 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln105_7

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
if.then269:6 %store_ln105 = store i32 %out_tile_load, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
if.then269:7 %br_ln105 = br void %for.inc286

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
for.inc286:0 %br_ln103 = br void %for.body263

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="472" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="473" name="conv1_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="474" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="475" name="out_tile" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_tile"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="476" name="in_tile_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="477" name="w_tile_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="478" name="feat1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="480" from="StgValue_479" to="n" fromId="479" toId="34">
</dataflow>
<dataflow id="482" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="481" toId="35">
</dataflow>
<dataflow id="483" from="conv1_biases" to="specinterface_ln0" fromId="474" toId="35">
</dataflow>
<dataflow id="485" from="empty_34" to="specinterface_ln0" fromId="484" toId="35">
</dataflow>
<dataflow id="487" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="488" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="490" from="empty_30" to="specinterface_ln0" fromId="489" toId="35">
</dataflow>
<dataflow id="492" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="35">
</dataflow>
<dataflow id="493" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="494" from="empty_30" to="specinterface_ln0" fromId="489" toId="35">
</dataflow>
<dataflow id="495" from="empty_30" to="specinterface_ln0" fromId="489" toId="35">
</dataflow>
<dataflow id="496" from="empty_30" to="specinterface_ln0" fromId="489" toId="35">
</dataflow>
<dataflow id="497" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="498" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="499" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="500" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="501" from="empty_30" to="specinterface_ln0" fromId="489" toId="35">
</dataflow>
<dataflow id="502" from="empty_30" to="specinterface_ln0" fromId="489" toId="35">
</dataflow>
<dataflow id="503" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="35">
</dataflow>
<dataflow id="504" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="35">
</dataflow>
<dataflow id="505" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="481" toId="36">
</dataflow>
<dataflow id="506" from="conv1_weights" to="specinterface_ln0" fromId="473" toId="36">
</dataflow>
<dataflow id="507" from="empty_34" to="specinterface_ln0" fromId="484" toId="36">
</dataflow>
<dataflow id="508" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="509" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="510" from="empty_30" to="specinterface_ln0" fromId="489" toId="36">
</dataflow>
<dataflow id="511" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="36">
</dataflow>
<dataflow id="512" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="513" from="empty_30" to="specinterface_ln0" fromId="489" toId="36">
</dataflow>
<dataflow id="514" from="empty_30" to="specinterface_ln0" fromId="489" toId="36">
</dataflow>
<dataflow id="515" from="empty_30" to="specinterface_ln0" fromId="489" toId="36">
</dataflow>
<dataflow id="516" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="517" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="518" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="519" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="520" from="empty_30" to="specinterface_ln0" fromId="489" toId="36">
</dataflow>
<dataflow id="521" from="empty_30" to="specinterface_ln0" fromId="489" toId="36">
</dataflow>
<dataflow id="522" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="36">
</dataflow>
<dataflow id="523" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="36">
</dataflow>
<dataflow id="524" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="481" toId="37">
</dataflow>
<dataflow id="525" from="input_ftmap" to="specinterface_ln0" fromId="472" toId="37">
</dataflow>
<dataflow id="526" from="empty_34" to="specinterface_ln0" fromId="484" toId="37">
</dataflow>
<dataflow id="527" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="528" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="529" from="empty_30" to="specinterface_ln0" fromId="489" toId="37">
</dataflow>
<dataflow id="530" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="37">
</dataflow>
<dataflow id="531" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="532" from="empty_30" to="specinterface_ln0" fromId="489" toId="37">
</dataflow>
<dataflow id="533" from="empty_30" to="specinterface_ln0" fromId="489" toId="37">
</dataflow>
<dataflow id="534" from="empty_30" to="specinterface_ln0" fromId="489" toId="37">
</dataflow>
<dataflow id="535" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="536" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="537" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="538" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="539" from="empty_30" to="specinterface_ln0" fromId="489" toId="37">
</dataflow>
<dataflow id="540" from="empty_30" to="specinterface_ln0" fromId="489" toId="37">
</dataflow>
<dataflow id="541" from="StgValue_491" to="specinterface_ln0" fromId="491" toId="37">
</dataflow>
<dataflow id="542" from="StgValue_486" to="specinterface_ln0" fromId="486" toId="37">
</dataflow>
<dataflow id="544" from="StgValue_543" to="store_ln30" fromId="543" toId="38">
</dataflow>
<dataflow id="545" from="n" to="store_ln30" fromId="34" toId="38">
</dataflow>
<dataflow id="546" from="n" to="n_1" fromId="34" toId="40">
</dataflow>
<dataflow id="548" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_6" fromId="547" toId="41">
</dataflow>
<dataflow id="549" from="n_1" to="tmp_6" fromId="40" toId="41">
</dataflow>
<dataflow id="551" from="StgValue_550" to="tmp_6" fromId="550" toId="41">
</dataflow>
<dataflow id="552" from="tmp_6" to="br_ln30" fromId="41" toId="42">
</dataflow>
<dataflow id="554" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="553" toId="43">
</dataflow>
<dataflow id="556" from="StgValue_555" to="speclooptripcount_ln30" fromId="555" toId="43">
</dataflow>
<dataflow id="557" from="StgValue_555" to="speclooptripcount_ln30" fromId="555" toId="43">
</dataflow>
<dataflow id="558" from="StgValue_555" to="speclooptripcount_ln30" fromId="555" toId="43">
</dataflow>
<dataflow id="560" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="559" toId="44">
</dataflow>
<dataflow id="562" from="empty_20" to="specloopname_ln30" fromId="561" toId="44">
</dataflow>
<dataflow id="564" from="StgValue_563" to="h" fromId="563" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="565" from="br_ln33" to="h" fromId="45" toId="47">
</dataflow>
<dataflow id="566" from="add_ln34" to="h" fromId="53" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="567" from="br_ln33" to="h" fromId="78" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="568" from="h" to="zext_ln33" fromId="47" toId="48">
</dataflow>
<dataflow id="569" from="h" to="icmp_ln33" fromId="47" toId="49">
</dataflow>
<dataflow id="571" from="StgValue_570" to="icmp_ln33" fromId="570" toId="49">
</dataflow>
<dataflow id="572" from="icmp_ln33" to="br_ln33" fromId="49" toId="50">
</dataflow>
<dataflow id="573" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="553" toId="51">
</dataflow>
<dataflow id="574" from="StgValue_555" to="speclooptripcount_ln33" fromId="555" toId="51">
</dataflow>
<dataflow id="575" from="StgValue_555" to="speclooptripcount_ln33" fromId="555" toId="51">
</dataflow>
<dataflow id="576" from="StgValue_555" to="speclooptripcount_ln33" fromId="555" toId="51">
</dataflow>
<dataflow id="577" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="559" toId="52">
</dataflow>
<dataflow id="579" from="empty_9" to="specloopname_ln33" fromId="578" toId="52">
</dataflow>
<dataflow id="580" from="h" to="add_ln34" fromId="47" toId="53">
</dataflow>
<dataflow id="582" from="StgValue_581" to="add_ln34" fromId="581" toId="53">
</dataflow>
<dataflow id="584" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_7" fromId="583" toId="54">
</dataflow>
<dataflow id="585" from="add_ln34" to="tmp_7" fromId="53" toId="54">
</dataflow>
<dataflow id="587" from="StgValue_586" to="tmp_7" fromId="586" toId="54">
</dataflow>
<dataflow id="588" from="h" to="trunc_ln34" fromId="47" toId="55">
</dataflow>
<dataflow id="589" from="trunc_ln34" to="xor_ln34" fromId="55" toId="56">
</dataflow>
<dataflow id="591" from="StgValue_590" to="xor_ln34" fromId="590" toId="56">
</dataflow>
<dataflow id="592" from="tmp_7" to="tH" fromId="54" toId="57">
</dataflow>
<dataflow id="593" from="xor_ln34" to="tH" fromId="56" toId="57">
</dataflow>
<dataflow id="595" from="StgValue_594" to="tH" fromId="594" toId="57">
</dataflow>
<dataflow id="596" from="tH" to="zext_ln34" fromId="57" toId="58">
</dataflow>
<dataflow id="597" from="zext_ln34" to="sub77" fromId="58" toId="59">
</dataflow>
<dataflow id="599" from="StgValue_598" to="sub77" fromId="598" toId="59">
</dataflow>
<dataflow id="600" from="n_1" to="add_ln31" fromId="40" toId="61">
</dataflow>
<dataflow id="602" from="StgValue_601" to="add_ln31" fromId="601" toId="61">
</dataflow>
<dataflow id="603" from="add_ln31" to="store_ln30" fromId="61" toId="62">
</dataflow>
<dataflow id="604" from="n" to="store_ln30" fromId="34" toId="62">
</dataflow>
<dataflow id="605" from="StgValue_563" to="w" fromId="563" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="606" from="br_ln36" to="w" fromId="60" toId="64">
</dataflow>
<dataflow id="607" from="add_ln37" to="w" fromId="70" toId="64">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="608" from="br_ln36" to="w" fromId="366" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="609" from="w" to="zext_ln36" fromId="64" toId="65">
</dataflow>
<dataflow id="610" from="w" to="icmp_ln36" fromId="64" toId="66">
</dataflow>
<dataflow id="611" from="StgValue_570" to="icmp_ln36" fromId="570" toId="66">
</dataflow>
<dataflow id="612" from="icmp_ln36" to="br_ln36" fromId="66" toId="67">
</dataflow>
<dataflow id="613" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln36" fromId="553" toId="68">
</dataflow>
<dataflow id="614" from="StgValue_555" to="speclooptripcount_ln36" fromId="555" toId="68">
</dataflow>
<dataflow id="615" from="StgValue_555" to="speclooptripcount_ln36" fromId="555" toId="68">
</dataflow>
<dataflow id="616" from="StgValue_555" to="speclooptripcount_ln36" fromId="555" toId="68">
</dataflow>
<dataflow id="617" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="559" toId="69">
</dataflow>
<dataflow id="619" from="empty_18" to="specloopname_ln36" fromId="618" toId="69">
</dataflow>
<dataflow id="620" from="w" to="add_ln37" fromId="64" toId="70">
</dataflow>
<dataflow id="621" from="StgValue_581" to="add_ln37" fromId="581" toId="70">
</dataflow>
<dataflow id="622" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_8" fromId="583" toId="71">
</dataflow>
<dataflow id="623" from="add_ln37" to="tmp_8" fromId="70" toId="71">
</dataflow>
<dataflow id="624" from="StgValue_586" to="tmp_8" fromId="586" toId="71">
</dataflow>
<dataflow id="625" from="w" to="trunc_ln37" fromId="64" toId="72">
</dataflow>
<dataflow id="626" from="trunc_ln37" to="zext_ln37" fromId="72" toId="73">
</dataflow>
<dataflow id="627" from="trunc_ln37" to="xor_ln37" fromId="72" toId="74">
</dataflow>
<dataflow id="628" from="StgValue_590" to="xor_ln37" fromId="590" toId="74">
</dataflow>
<dataflow id="629" from="tmp_8" to="tW" fromId="71" toId="75">
</dataflow>
<dataflow id="630" from="xor_ln37" to="tW" fromId="74" toId="75">
</dataflow>
<dataflow id="631" from="StgValue_594" to="tW" fromId="594" toId="75">
</dataflow>
<dataflow id="632" from="tW" to="zext_ln37_1" fromId="75" toId="76">
</dataflow>
<dataflow id="633" from="add_ln41" to="tn" fromId="83" toId="79">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="634" from="br_ln41" to="tn" fromId="110" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="636" from="StgValue_635" to="tn" fromId="635" toId="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="637" from="br_ln41" to="tn" fromId="77" toId="79">
</dataflow>
<dataflow id="638" from="tn" to="trunc_ln45" fromId="79" toId="80">
</dataflow>
<dataflow id="640" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_16_cast" fromId="639" toId="81">
</dataflow>
<dataflow id="641" from="trunc_ln45" to="tmp_16_cast" fromId="80" toId="81">
</dataflow>
<dataflow id="643" from="StgValue_642" to="tmp_16_cast" fromId="642" toId="81">
</dataflow>
<dataflow id="644" from="tn" to="icmp_ln41" fromId="79" toId="82">
</dataflow>
<dataflow id="646" from="StgValue_645" to="icmp_ln41" fromId="645" toId="82">
</dataflow>
<dataflow id="647" from="tn" to="add_ln41" fromId="79" toId="83">
</dataflow>
<dataflow id="649" from="StgValue_648" to="add_ln41" fromId="648" toId="83">
</dataflow>
<dataflow id="650" from="icmp_ln41" to="br_ln41" fromId="82" toId="84">
</dataflow>
<dataflow id="651" from="tn" to="empty" fromId="79" toId="85">
</dataflow>
<dataflow id="653" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="tmp_4" fromId="652" toId="86">
</dataflow>
<dataflow id="654" from="n_1" to="tmp_4" fromId="40" toId="86">
</dataflow>
<dataflow id="656" from="StgValue_655" to="tmp_4" fromId="655" toId="86">
</dataflow>
<dataflow id="658" from="StgValue_657" to="tmp_4" fromId="657" toId="86">
</dataflow>
<dataflow id="660" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_5" fromId="659" toId="87">
</dataflow>
<dataflow id="661" from="tmp_4" to="tmp_5" fromId="86" toId="87">
</dataflow>
<dataflow id="662" from="empty" to="tmp_5" fromId="85" toId="87">
</dataflow>
<dataflow id="663" from="tmp_5" to="zext_ln45" fromId="87" toId="88">
</dataflow>
<dataflow id="664" from="conv1_biases" to="conv1_biases_addr" fromId="474" toId="89">
</dataflow>
<dataflow id="666" from="StgValue_665" to="conv1_biases_addr" fromId="665" toId="89">
</dataflow>
<dataflow id="667" from="zext_ln45" to="conv1_biases_addr" fromId="88" toId="89">
</dataflow>
<dataflow id="668" from="conv1_biases_addr" to="conv1_biases_load" fromId="89" toId="90">
</dataflow>
<dataflow id="669" from="zext_ln37_1" to="sub81" fromId="76" toId="91">
</dataflow>
<dataflow id="670" from="StgValue_598" to="sub81" fromId="598" toId="91">
</dataflow>
<dataflow id="671" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln41" fromId="553" toId="93">
</dataflow>
<dataflow id="672" from="StgValue_555" to="speclooptripcount_ln41" fromId="555" toId="93">
</dataflow>
<dataflow id="673" from="StgValue_555" to="speclooptripcount_ln41" fromId="555" toId="93">
</dataflow>
<dataflow id="674" from="StgValue_555" to="speclooptripcount_ln41" fromId="555" toId="93">
</dataflow>
<dataflow id="675" from="_ssdm_op_SpecLoopName" to="specloopname_ln41" fromId="559" toId="94">
</dataflow>
<dataflow id="677" from="empty" to="specloopname_ln41" fromId="676" toId="94">
</dataflow>
<dataflow id="678" from="conv1_biases_addr" to="conv1_biases_load" fromId="89" toId="95">
</dataflow>
<dataflow id="679" from="conv1_biases_load" to="bitcast_ln45" fromId="95" toId="96">
</dataflow>
<dataflow id="680" from="add_ln42" to="th" fromId="104" toId="98">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="681" from="br_ln42" to="th" fromId="128" toId="98">
<BackEdge/>
</dataflow>
<dataflow id="683" from="StgValue_682" to="th" fromId="682" toId="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="684" from="br_ln42" to="th" fromId="97" toId="98">
</dataflow>
<dataflow id="685" from="th" to="zext_ln45_1" fromId="98" toId="99">
</dataflow>
<dataflow id="686" from="tmp_16_cast" to="add_ln45" fromId="81" toId="100">
</dataflow>
<dataflow id="687" from="zext_ln45_1" to="add_ln45" fromId="99" toId="100">
</dataflow>
<dataflow id="689" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="tmp_3" fromId="688" toId="101">
</dataflow>
<dataflow id="690" from="add_ln45" to="tmp_3" fromId="100" toId="101">
</dataflow>
<dataflow id="691" from="StgValue_642" to="tmp_3" fromId="642" toId="101">
</dataflow>
<dataflow id="692" from="th" to="zext_ln42" fromId="98" toId="102">
</dataflow>
<dataflow id="693" from="th" to="icmp_ln42" fromId="98" toId="103">
</dataflow>
<dataflow id="695" from="StgValue_694" to="icmp_ln42" fromId="694" toId="103">
</dataflow>
<dataflow id="696" from="th" to="add_ln42" fromId="98" toId="104">
</dataflow>
<dataflow id="698" from="StgValue_697" to="add_ln42" fromId="697" toId="104">
</dataflow>
<dataflow id="699" from="icmp_ln42" to="br_ln42" fromId="103" toId="105">
</dataflow>
<dataflow id="700" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln42" fromId="553" toId="106">
</dataflow>
<dataflow id="702" from="StgValue_701" to="speclooptripcount_ln42" fromId="701" toId="106">
</dataflow>
<dataflow id="703" from="StgValue_701" to="speclooptripcount_ln42" fromId="701" toId="106">
</dataflow>
<dataflow id="704" from="StgValue_701" to="speclooptripcount_ln42" fromId="701" toId="106">
</dataflow>
<dataflow id="705" from="_ssdm_op_SpecLoopName" to="specloopname_ln42" fromId="559" toId="107">
</dataflow>
<dataflow id="707" from="empty_3" to="specloopname_ln42" fromId="706" toId="107">
</dataflow>
<dataflow id="708" from="zext_ln42" to="cmp37" fromId="102" toId="108">
</dataflow>
<dataflow id="709" from="tH" to="cmp37" fromId="57" toId="108">
</dataflow>
<dataflow id="710" from="StgValue_682" to="tw" fromId="682" toId="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="711" from="br_ln43" to="tw" fromId="109" toId="111">
</dataflow>
<dataflow id="712" from="add_ln43" to="tw" fromId="118" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="713" from="br_ln43" to="tw" fromId="127" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="714" from="tw" to="zext_ln45_2" fromId="111" toId="112">
</dataflow>
<dataflow id="715" from="tmp_3" to="add_ln45_1" fromId="101" toId="113">
</dataflow>
<dataflow id="716" from="zext_ln45_2" to="add_ln45_1" fromId="112" toId="113">
</dataflow>
<dataflow id="717" from="add_ln45_1" to="zext_ln45_3" fromId="113" toId="114">
</dataflow>
<dataflow id="718" from="out_tile" to="out_tile_addr" fromId="475" toId="115">
</dataflow>
<dataflow id="719" from="StgValue_665" to="out_tile_addr" fromId="665" toId="115">
</dataflow>
<dataflow id="720" from="zext_ln45_3" to="out_tile_addr" fromId="114" toId="115">
</dataflow>
<dataflow id="721" from="tw" to="zext_ln43" fromId="111" toId="116">
</dataflow>
<dataflow id="722" from="tw" to="icmp_ln43" fromId="111" toId="117">
</dataflow>
<dataflow id="723" from="StgValue_694" to="icmp_ln43" fromId="694" toId="117">
</dataflow>
<dataflow id="724" from="tw" to="add_ln43" fromId="111" toId="118">
</dataflow>
<dataflow id="725" from="StgValue_697" to="add_ln43" fromId="697" toId="118">
</dataflow>
<dataflow id="726" from="icmp_ln43" to="br_ln43" fromId="117" toId="119">
</dataflow>
<dataflow id="727" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln43" fromId="553" toId="120">
</dataflow>
<dataflow id="728" from="StgValue_701" to="speclooptripcount_ln43" fromId="701" toId="120">
</dataflow>
<dataflow id="729" from="StgValue_701" to="speclooptripcount_ln43" fromId="701" toId="120">
</dataflow>
<dataflow id="730" from="StgValue_701" to="speclooptripcount_ln43" fromId="701" toId="120">
</dataflow>
<dataflow id="731" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="559" toId="121">
</dataflow>
<dataflow id="733" from="empty_2" to="specloopname_ln43" fromId="732" toId="121">
</dataflow>
<dataflow id="734" from="zext_ln43" to="icmp_ln44" fromId="116" toId="122">
</dataflow>
<dataflow id="735" from="tW" to="icmp_ln44" fromId="75" toId="122">
</dataflow>
<dataflow id="736" from="icmp_ln44" to="and_ln44" fromId="122" toId="123">
</dataflow>
<dataflow id="737" from="cmp37" to="and_ln44" fromId="108" toId="123">
</dataflow>
<dataflow id="738" from="and_ln44" to="br_ln44" fromId="123" toId="124">
</dataflow>
<dataflow id="739" from="bitcast_ln45" to="store_ln45" fromId="96" toId="125">
</dataflow>
<dataflow id="740" from="out_tile_addr" to="store_ln45" fromId="115" toId="125">
</dataflow>
<dataflow id="741" from="add_ln58" to="ih" fromId="137" toId="129">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="742" from="br_ln58" to="ih" fromId="187" toId="129">
<BackEdge/>
</dataflow>
<dataflow id="743" from="StgValue_682" to="ih" fromId="682" toId="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="744" from="br_ln58" to="ih" fromId="92" toId="129">
</dataflow>
<dataflow id="746" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="745" toId="130">
</dataflow>
<dataflow id="747" from="ih" to="tmp_s" fromId="129" toId="130">
</dataflow>
<dataflow id="748" from="StgValue_642" to="tmp_s" fromId="642" toId="130">
</dataflow>
<dataflow id="750" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_2" fromId="749" toId="131">
</dataflow>
<dataflow id="751" from="ih" to="tmp_2" fromId="129" toId="131">
</dataflow>
<dataflow id="753" from="StgValue_752" to="tmp_2" fromId="752" toId="131">
</dataflow>
<dataflow id="754" from="tmp_2" to="zext_ln63" fromId="131" toId="132">
</dataflow>
<dataflow id="755" from="tmp_s" to="add_ln63" fromId="130" toId="133">
</dataflow>
<dataflow id="756" from="zext_ln63" to="add_ln63" fromId="132" toId="133">
</dataflow>
<dataflow id="757" from="ih" to="zext_ln58" fromId="129" toId="134">
</dataflow>
<dataflow id="758" from="ih" to="zext_ln58_1" fromId="129" toId="135">
</dataflow>
<dataflow id="759" from="ih" to="icmp_ln58" fromId="129" toId="136">
</dataflow>
<dataflow id="761" from="StgValue_760" to="icmp_ln58" fromId="760" toId="136">
</dataflow>
<dataflow id="762" from="ih" to="add_ln58" fromId="129" toId="137">
</dataflow>
<dataflow id="763" from="StgValue_697" to="add_ln58" fromId="697" toId="137">
</dataflow>
<dataflow id="764" from="icmp_ln58" to="br_ln58" fromId="136" toId="138">
</dataflow>
<dataflow id="765" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln58" fromId="553" toId="139">
</dataflow>
<dataflow id="767" from="StgValue_766" to="speclooptripcount_ln58" fromId="766" toId="139">
</dataflow>
<dataflow id="768" from="StgValue_766" to="speclooptripcount_ln58" fromId="766" toId="139">
</dataflow>
<dataflow id="769" from="StgValue_766" to="speclooptripcount_ln58" fromId="766" toId="139">
</dataflow>
<dataflow id="770" from="_ssdm_op_SpecLoopName" to="specloopname_ln58" fromId="559" toId="140">
</dataflow>
<dataflow id="772" from="empty_6" to="specloopname_ln58" fromId="771" toId="140">
</dataflow>
<dataflow id="773" from="zext_ln58_1" to="cmp78" fromId="135" toId="141">
</dataflow>
<dataflow id="774" from="sub77" to="cmp78" fromId="59" toId="141">
</dataflow>
<dataflow id="775" from="zext_ln58" to="tmp" fromId="134" toId="142">
</dataflow>
<dataflow id="777" from="StgValue_776" to="tmp" fromId="776" toId="142">
</dataflow>
<dataflow id="778" from="tmp" to="tmp_cast" fromId="142" toId="143">
</dataflow>
<dataflow id="779" from="tmp_cast" to="empty_44" fromId="143" toId="144">
</dataflow>
<dataflow id="780" from="zext_ln33" to="empty_44" fromId="48" toId="144">
</dataflow>
<dataflow id="782" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_9" fromId="781" toId="145">
</dataflow>
<dataflow id="783" from="empty_44" to="tmp_9" fromId="144" toId="145">
</dataflow>
<dataflow id="785" from="StgValue_784" to="tmp_9" fromId="784" toId="145">
</dataflow>
<dataflow id="786" from="empty_44" to="cmp1_i" fromId="144" toId="146">
</dataflow>
<dataflow id="788" from="StgValue_787" to="cmp1_i" fromId="787" toId="146">
</dataflow>
<dataflow id="789" from="tmp" to="tmp1_cast" fromId="142" toId="147">
</dataflow>
<dataflow id="790" from="tmp1_cast" to="empty_45" fromId="147" toId="148">
</dataflow>
<dataflow id="791" from="trunc_ln34" to="empty_45" fromId="55" toId="148">
</dataflow>
<dataflow id="792" from="tmp_9" to="spec_select_i_cast_cast" fromId="145" toId="149">
</dataflow>
<dataflow id="794" from="StgValue_793" to="spec_select_i_cast_cast" fromId="793" toId="149">
</dataflow>
<dataflow id="796" from="StgValue_795" to="spec_select_i_cast_cast" fromId="795" toId="149">
</dataflow>
<dataflow id="797" from="tmp_9" to="empty_46" fromId="145" toId="150">
</dataflow>
<dataflow id="798" from="cmp1_i" to="empty_46" fromId="146" toId="150">
</dataflow>
<dataflow id="799" from="empty_46" to="gy" fromId="150" toId="151">
</dataflow>
<dataflow id="800" from="spec_select_i_cast_cast" to="gy" fromId="149" toId="151">
</dataflow>
<dataflow id="801" from="empty_45" to="gy" fromId="148" toId="151">
</dataflow>
<dataflow id="802" from="gy" to="zext_ln63_1" fromId="151" toId="152">
</dataflow>
<dataflow id="804" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_10" fromId="803" toId="153">
</dataflow>
<dataflow id="805" from="gy" to="tmp_10" fromId="151" toId="153">
</dataflow>
<dataflow id="806" from="StgValue_793" to="tmp_10" fromId="793" toId="153">
</dataflow>
<dataflow id="807" from="tmp_10" to="sub_ln63" fromId="153" toId="154">
</dataflow>
<dataflow id="808" from="zext_ln63_1" to="sub_ln63" fromId="152" toId="154">
</dataflow>
<dataflow id="809" from="StgValue_682" to="iw" fromId="682" toId="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="810" from="br_ln59" to="iw" fromId="155" toId="157">
</dataflow>
<dataflow id="811" from="add_ln59" to="iw" fromId="165" toId="157">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="812" from="br_ln59" to="iw" fromId="192" toId="157">
<BackEdge/>
</dataflow>
<dataflow id="813" from="iw" to="zext_ln63_2" fromId="157" toId="158">
</dataflow>
<dataflow id="814" from="add_ln63" to="add_ln63_1" fromId="133" toId="159">
</dataflow>
<dataflow id="815" from="zext_ln63_2" to="add_ln63_1" fromId="158" toId="159">
</dataflow>
<dataflow id="816" from="add_ln63_1" to="zext_ln63_3" fromId="159" toId="160">
</dataflow>
<dataflow id="817" from="in_tile_0" to="in_tile_0_addr" fromId="476" toId="161">
</dataflow>
<dataflow id="818" from="StgValue_665" to="in_tile_0_addr" fromId="665" toId="161">
</dataflow>
<dataflow id="819" from="zext_ln63_3" to="in_tile_0_addr" fromId="160" toId="161">
</dataflow>
<dataflow id="820" from="iw" to="zext_ln59" fromId="157" toId="162">
</dataflow>
<dataflow id="821" from="iw" to="zext_ln59_1" fromId="157" toId="163">
</dataflow>
<dataflow id="822" from="iw" to="icmp_ln59" fromId="157" toId="164">
</dataflow>
<dataflow id="823" from="StgValue_760" to="icmp_ln59" fromId="760" toId="164">
</dataflow>
<dataflow id="824" from="iw" to="add_ln59" fromId="157" toId="165">
</dataflow>
<dataflow id="825" from="StgValue_697" to="add_ln59" fromId="697" toId="165">
</dataflow>
<dataflow id="826" from="icmp_ln59" to="br_ln59" fromId="164" toId="166">
</dataflow>
<dataflow id="827" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln59" fromId="553" toId="167">
</dataflow>
<dataflow id="828" from="StgValue_766" to="speclooptripcount_ln59" fromId="766" toId="167">
</dataflow>
<dataflow id="829" from="StgValue_766" to="speclooptripcount_ln59" fromId="766" toId="167">
</dataflow>
<dataflow id="830" from="StgValue_766" to="speclooptripcount_ln59" fromId="766" toId="167">
</dataflow>
<dataflow id="831" from="_ssdm_op_SpecLoopName" to="specloopname_ln59" fromId="559" toId="168">
</dataflow>
<dataflow id="833" from="empty_5" to="specloopname_ln59" fromId="832" toId="168">
</dataflow>
<dataflow id="834" from="zext_ln59_1" to="icmp_ln60" fromId="163" toId="169">
</dataflow>
<dataflow id="835" from="sub81" to="icmp_ln60" fromId="91" toId="169">
</dataflow>
<dataflow id="836" from="cmp78" to="and_ln60" fromId="141" toId="170">
</dataflow>
<dataflow id="837" from="icmp_ln60" to="and_ln60" fromId="169" toId="170">
</dataflow>
<dataflow id="838" from="and_ln60" to="br_ln60" fromId="170" toId="171">
</dataflow>
<dataflow id="839" from="zext_ln59" to="add_ln62" fromId="162" toId="172">
</dataflow>
<dataflow id="840" from="StgValue_776" to="add_ln62" fromId="776" toId="172">
</dataflow>
<dataflow id="841" from="add_ln62" to="sext_ln62" fromId="172" toId="173">
</dataflow>
<dataflow id="842" from="sext_ln62" to="add_ln62_1" fromId="173" toId="174">
</dataflow>
<dataflow id="843" from="zext_ln36" to="add_ln62_1" fromId="65" toId="174">
</dataflow>
<dataflow id="844" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_14" fromId="781" toId="175">
</dataflow>
<dataflow id="845" from="add_ln62_1" to="tmp_14" fromId="174" toId="175">
</dataflow>
<dataflow id="846" from="StgValue_784" to="tmp_14" fromId="784" toId="175">
</dataflow>
<dataflow id="847" from="add_ln62_1" to="icmp_ln11" fromId="174" toId="176">
</dataflow>
<dataflow id="848" from="StgValue_787" to="icmp_ln11" fromId="787" toId="176">
</dataflow>
<dataflow id="849" from="sext_ln62" to="add_ln11" fromId="173" toId="177">
</dataflow>
<dataflow id="850" from="zext_ln37" to="add_ln11" fromId="73" toId="177">
</dataflow>
<dataflow id="851" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_15" fromId="781" toId="178">
</dataflow>
<dataflow id="852" from="add_ln62_1" to="tmp_15" fromId="174" toId="178">
</dataflow>
<dataflow id="853" from="StgValue_784" to="tmp_15" fromId="784" toId="178">
</dataflow>
<dataflow id="854" from="tmp_15" to="select_ln10" fromId="178" toId="179">
</dataflow>
<dataflow id="856" from="StgValue_855" to="select_ln10" fromId="855" toId="179">
</dataflow>
<dataflow id="857" from="StgValue_787" to="select_ln10" fromId="787" toId="179">
</dataflow>
<dataflow id="858" from="tmp_14" to="or_ln10" fromId="175" toId="180">
</dataflow>
<dataflow id="859" from="icmp_ln11" to="or_ln10" fromId="176" toId="180">
</dataflow>
<dataflow id="860" from="or_ln10" to="gx" fromId="180" toId="181">
</dataflow>
<dataflow id="861" from="select_ln10" to="gx" fromId="179" toId="181">
</dataflow>
<dataflow id="862" from="add_ln11" to="gx" fromId="177" toId="181">
</dataflow>
<dataflow id="863" from="gx" to="sext_ln63" fromId="181" toId="182">
</dataflow>
<dataflow id="864" from="sub_ln63" to="add_ln63_2" fromId="154" toId="183">
</dataflow>
<dataflow id="865" from="sext_ln63" to="add_ln63_2" fromId="182" toId="183">
</dataflow>
<dataflow id="866" from="add_ln63_2" to="zext_ln63_4" fromId="183" toId="184">
</dataflow>
<dataflow id="867" from="input_ftmap" to="input_ftmap_addr" fromId="472" toId="185">
</dataflow>
<dataflow id="868" from="StgValue_665" to="input_ftmap_addr" fromId="665" toId="185">
</dataflow>
<dataflow id="869" from="zext_ln63_4" to="input_ftmap_addr" fromId="184" toId="185">
</dataflow>
<dataflow id="870" from="input_ftmap_addr" to="input_ftmap_load" fromId="185" toId="186">
</dataflow>
<dataflow id="871" from="input_ftmap_addr" to="input_ftmap_load" fromId="185" toId="188">
</dataflow>
<dataflow id="872" from="input_ftmap_load" to="bitcast_ln63" fromId="188" toId="189">
</dataflow>
<dataflow id="873" from="bitcast_ln63" to="store_ln63" fromId="189" toId="190">
</dataflow>
<dataflow id="874" from="in_tile_0_addr" to="store_ln63" fromId="161" toId="190">
</dataflow>
<dataflow id="875" from="add_ln71" to="tn_1" fromId="200" toId="193">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="876" from="br_ln71" to="tn_1" fromId="230" toId="193">
<BackEdge/>
</dataflow>
<dataflow id="877" from="StgValue_635" to="tn_1" fromId="635" toId="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="878" from="br_ln76" to="tn_1" fromId="156" toId="193">
</dataflow>
<dataflow id="879" from="tn_1" to="zext_ln76" fromId="193" toId="194">
</dataflow>
<dataflow id="881" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_11" fromId="880" toId="195">
</dataflow>
<dataflow id="882" from="tn_1" to="tmp_11" fromId="193" toId="195">
</dataflow>
<dataflow id="883" from="StgValue_752" to="tmp_11" fromId="752" toId="195">
</dataflow>
<dataflow id="884" from="tmp_11" to="zext_ln76_1" fromId="195" toId="196">
</dataflow>
<dataflow id="885" from="zext_ln76_1" to="add_ln76" fromId="196" toId="197">
</dataflow>
<dataflow id="886" from="zext_ln76" to="add_ln76" fromId="194" toId="197">
</dataflow>
<dataflow id="887" from="tn_1" to="zext_ln71" fromId="193" toId="198">
</dataflow>
<dataflow id="888" from="tn_1" to="icmp_ln71" fromId="193" toId="199">
</dataflow>
<dataflow id="889" from="StgValue_645" to="icmp_ln71" fromId="645" toId="199">
</dataflow>
<dataflow id="890" from="tn_1" to="add_ln71" fromId="193" toId="200">
</dataflow>
<dataflow id="891" from="StgValue_648" to="add_ln71" fromId="648" toId="200">
</dataflow>
<dataflow id="892" from="icmp_ln71" to="br_ln71" fromId="199" toId="201">
</dataflow>
<dataflow id="893" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln71" fromId="553" toId="202">
</dataflow>
<dataflow id="894" from="StgValue_555" to="speclooptripcount_ln71" fromId="555" toId="202">
</dataflow>
<dataflow id="895" from="StgValue_555" to="speclooptripcount_ln71" fromId="555" toId="202">
</dataflow>
<dataflow id="896" from="StgValue_555" to="speclooptripcount_ln71" fromId="555" toId="202">
</dataflow>
<dataflow id="897" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="559" toId="203">
</dataflow>
<dataflow id="899" from="empty_4" to="specloopname_ln71" fromId="898" toId="203">
</dataflow>
<dataflow id="900" from="n_1" to="trunc_ln30" fromId="40" toId="204">
</dataflow>
<dataflow id="901" from="zext_ln71" to="empty_47" fromId="198" toId="205">
</dataflow>
<dataflow id="902" from="trunc_ln30" to="empty_47" fromId="204" toId="205">
</dataflow>
<dataflow id="903" from="empty_47" to="zext_ln76_2" fromId="205" toId="206">
</dataflow>
<dataflow id="904" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_12" fromId="749" toId="207">
</dataflow>
<dataflow id="905" from="empty_47" to="tmp_12" fromId="205" toId="207">
</dataflow>
<dataflow id="906" from="StgValue_752" to="tmp_12" fromId="752" toId="207">
</dataflow>
<dataflow id="907" from="tmp_12" to="zext_ln76_3" fromId="207" toId="208">
</dataflow>
<dataflow id="908" from="zext_ln76_3" to="add_ln76_1" fromId="208" toId="209">
</dataflow>
<dataflow id="909" from="zext_ln76_2" to="add_ln76_1" fromId="206" toId="209">
</dataflow>
<dataflow id="910" from="add_ln74" to="kh" fromId="225" toId="212">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="911" from="br_ln74" to="kh" fromId="244" toId="212">
<BackEdge/>
</dataflow>
<dataflow id="912" from="StgValue_635" to="kh" fromId="635" toId="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="913" from="br_ln74" to="kh" fromId="210" toId="212">
</dataflow>
<dataflow id="914" from="kh" to="zext_ln76_4" fromId="212" toId="213">
</dataflow>
<dataflow id="915" from="kh" to="zext_ln76_5" fromId="212" toId="214">
</dataflow>
<dataflow id="916" from="add_ln76" to="add_ln76_2" fromId="197" toId="215">
</dataflow>
<dataflow id="917" from="zext_ln76_5" to="add_ln76_2" fromId="214" toId="215">
</dataflow>
<dataflow id="918" from="add_ln76_2" to="zext_ln76_6" fromId="215" toId="216">
</dataflow>
<dataflow id="919" from="add_ln76_2" to="trunc_ln76" fromId="215" toId="217">
</dataflow>
<dataflow id="921" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="p_shl6" fromId="920" toId="218">
</dataflow>
<dataflow id="922" from="trunc_ln76" to="p_shl6" fromId="217" toId="218">
</dataflow>
<dataflow id="923" from="StgValue_752" to="p_shl6" fromId="752" toId="218">
</dataflow>
<dataflow id="924" from="p_shl6" to="add_ln76_3" fromId="218" toId="219">
</dataflow>
<dataflow id="925" from="zext_ln76_6" to="add_ln76_3" fromId="216" toId="219">
</dataflow>
<dataflow id="926" from="add_ln76_1" to="add_ln76_4" fromId="209" toId="220">
</dataflow>
<dataflow id="927" from="zext_ln76_4" to="add_ln76_4" fromId="213" toId="220">
</dataflow>
<dataflow id="928" from="add_ln76_4" to="zext_ln76_7" fromId="220" toId="221">
</dataflow>
<dataflow id="930" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl5" fromId="929" toId="222">
</dataflow>
<dataflow id="931" from="add_ln76_4" to="p_shl5" fromId="220" toId="222">
</dataflow>
<dataflow id="932" from="StgValue_752" to="p_shl5" fromId="752" toId="222">
</dataflow>
<dataflow id="933" from="p_shl5" to="add_ln76_5" fromId="222" toId="223">
</dataflow>
<dataflow id="934" from="zext_ln76_7" to="add_ln76_5" fromId="221" toId="223">
</dataflow>
<dataflow id="935" from="kh" to="icmp_ln74" fromId="212" toId="224">
</dataflow>
<dataflow id="937" from="StgValue_936" to="icmp_ln74" fromId="936" toId="224">
</dataflow>
<dataflow id="938" from="kh" to="add_ln74" fromId="212" toId="225">
</dataflow>
<dataflow id="939" from="StgValue_648" to="add_ln74" fromId="648" toId="225">
</dataflow>
<dataflow id="940" from="icmp_ln74" to="br_ln74" fromId="224" toId="226">
</dataflow>
<dataflow id="941" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln74" fromId="553" toId="227">
</dataflow>
<dataflow id="943" from="StgValue_942" to="speclooptripcount_ln74" fromId="942" toId="227">
</dataflow>
<dataflow id="944" from="StgValue_942" to="speclooptripcount_ln74" fromId="942" toId="227">
</dataflow>
<dataflow id="945" from="StgValue_942" to="speclooptripcount_ln74" fromId="942" toId="227">
</dataflow>
<dataflow id="946" from="_ssdm_op_SpecLoopName" to="specloopname_ln74" fromId="559" toId="228">
</dataflow>
<dataflow id="948" from="empty_8" to="specloopname_ln74" fromId="947" toId="228">
</dataflow>
<dataflow id="949" from="add_ln75" to="kw" fromId="241" toId="231">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="950" from="br_ln75" to="kw" fromId="250" toId="231">
<BackEdge/>
</dataflow>
<dataflow id="951" from="StgValue_635" to="kw" fromId="635" toId="231">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="952" from="br_ln75" to="kw" fromId="229" toId="231">
</dataflow>
<dataflow id="953" from="kw" to="zext_ln76_8" fromId="231" toId="232">
</dataflow>
<dataflow id="954" from="kw" to="zext_ln76_9" fromId="231" toId="233">
</dataflow>
<dataflow id="955" from="add_ln76_3" to="add_ln76_6" fromId="219" toId="234">
</dataflow>
<dataflow id="956" from="zext_ln76_9" to="add_ln76_6" fromId="233" toId="234">
</dataflow>
<dataflow id="957" from="add_ln76_6" to="zext_ln76_10" fromId="234" toId="235">
</dataflow>
<dataflow id="958" from="w_tile_0" to="w_tile_0_addr" fromId="477" toId="236">
</dataflow>
<dataflow id="959" from="StgValue_665" to="w_tile_0_addr" fromId="665" toId="236">
</dataflow>
<dataflow id="960" from="zext_ln76_10" to="w_tile_0_addr" fromId="235" toId="236">
</dataflow>
<dataflow id="961" from="add_ln76_5" to="add_ln76_7" fromId="223" toId="237">
</dataflow>
<dataflow id="962" from="zext_ln76_8" to="add_ln76_7" fromId="232" toId="237">
</dataflow>
<dataflow id="963" from="add_ln76_7" to="zext_ln76_11" fromId="237" toId="238">
</dataflow>
<dataflow id="964" from="conv1_weights" to="conv1_weights_addr" fromId="473" toId="239">
</dataflow>
<dataflow id="965" from="StgValue_665" to="conv1_weights_addr" fromId="665" toId="239">
</dataflow>
<dataflow id="966" from="zext_ln76_11" to="conv1_weights_addr" fromId="238" toId="239">
</dataflow>
<dataflow id="967" from="kw" to="icmp_ln75" fromId="231" toId="240">
</dataflow>
<dataflow id="968" from="StgValue_936" to="icmp_ln75" fromId="936" toId="240">
</dataflow>
<dataflow id="969" from="kw" to="add_ln75" fromId="231" toId="241">
</dataflow>
<dataflow id="970" from="StgValue_648" to="add_ln75" fromId="648" toId="241">
</dataflow>
<dataflow id="971" from="icmp_ln75" to="br_ln75" fromId="240" toId="242">
</dataflow>
<dataflow id="972" from="conv1_weights_addr" to="conv1_weights_load" fromId="239" toId="243">
</dataflow>
<dataflow id="973" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln75" fromId="553" toId="245">
</dataflow>
<dataflow id="974" from="StgValue_942" to="speclooptripcount_ln75" fromId="942" toId="245">
</dataflow>
<dataflow id="975" from="StgValue_942" to="speclooptripcount_ln75" fromId="942" toId="245">
</dataflow>
<dataflow id="976" from="StgValue_942" to="speclooptripcount_ln75" fromId="942" toId="245">
</dataflow>
<dataflow id="977" from="_ssdm_op_SpecLoopName" to="specloopname_ln75" fromId="559" toId="246">
</dataflow>
<dataflow id="979" from="empty_7" to="specloopname_ln75" fromId="978" toId="246">
</dataflow>
<dataflow id="980" from="conv1_weights_addr" to="conv1_weights_load" fromId="239" toId="247">
</dataflow>
<dataflow id="981" from="conv1_weights_load" to="bitcast_ln76" fromId="247" toId="248">
</dataflow>
<dataflow id="982" from="bitcast_ln76" to="store_ln76" fromId="248" toId="249">
</dataflow>
<dataflow id="983" from="w_tile_0_addr" to="store_ln76" fromId="236" toId="249">
</dataflow>
<dataflow id="984" from="add_ln81" to="tn_2" fromId="259" toId="251">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="985" from="br_ln81" to="tn_2" fromId="277" toId="251">
<BackEdge/>
</dataflow>
<dataflow id="986" from="StgValue_635" to="tn_2" fromId="635" toId="251">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="987" from="br_ln85" to="tn_2" fromId="211" toId="251">
</dataflow>
<dataflow id="988" from="tn_2" to="zext_ln85" fromId="251" toId="252">
</dataflow>
<dataflow id="989" from="tn_2" to="trunc_ln85" fromId="251" toId="253">
</dataflow>
<dataflow id="990" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_24_cast" fromId="639" toId="254">
</dataflow>
<dataflow id="991" from="trunc_ln85" to="tmp_24_cast" fromId="253" toId="254">
</dataflow>
<dataflow id="992" from="StgValue_642" to="tmp_24_cast" fromId="642" toId="254">
</dataflow>
<dataflow id="993" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_13" fromId="880" toId="255">
</dataflow>
<dataflow id="994" from="tn_2" to="tmp_13" fromId="251" toId="255">
</dataflow>
<dataflow id="995" from="StgValue_752" to="tmp_13" fromId="752" toId="255">
</dataflow>
<dataflow id="996" from="tmp_13" to="zext_ln91" fromId="255" toId="256">
</dataflow>
<dataflow id="997" from="zext_ln91" to="add_ln91_1" fromId="256" toId="257">
</dataflow>
<dataflow id="998" from="zext_ln85" to="add_ln91_1" fromId="252" toId="257">
</dataflow>
<dataflow id="999" from="tn_2" to="icmp_ln81" fromId="251" toId="258">
</dataflow>
<dataflow id="1000" from="StgValue_645" to="icmp_ln81" fromId="645" toId="258">
</dataflow>
<dataflow id="1001" from="tn_2" to="add_ln81" fromId="251" toId="259">
</dataflow>
<dataflow id="1002" from="StgValue_648" to="add_ln81" fromId="648" toId="259">
</dataflow>
<dataflow id="1003" from="icmp_ln81" to="br_ln81" fromId="258" toId="260">
</dataflow>
<dataflow id="1004" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln81" fromId="553" toId="261">
</dataflow>
<dataflow id="1005" from="StgValue_555" to="speclooptripcount_ln81" fromId="555" toId="261">
</dataflow>
<dataflow id="1006" from="StgValue_555" to="speclooptripcount_ln81" fromId="555" toId="261">
</dataflow>
<dataflow id="1007" from="StgValue_555" to="speclooptripcount_ln81" fromId="555" toId="261">
</dataflow>
<dataflow id="1008" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="559" toId="262">
</dataflow>
<dataflow id="1010" from="empty_14" to="specloopname_ln81" fromId="1009" toId="262">
</dataflow>
<dataflow id="1011" from="add_ln82" to="th_1" fromId="271" toId="265">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1012" from="br_ln82" to="th_1" fromId="293" toId="265">
<BackEdge/>
</dataflow>
<dataflow id="1013" from="StgValue_682" to="th_1" fromId="682" toId="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1014" from="br_ln82" to="th_1" fromId="263" toId="265">
</dataflow>
<dataflow id="1015" from="th_1" to="zext_ln85_1" fromId="265" toId="266">
</dataflow>
<dataflow id="1016" from="tmp_24_cast" to="add_ln85" fromId="254" toId="267">
</dataflow>
<dataflow id="1017" from="zext_ln85_1" to="add_ln85" fromId="266" toId="267">
</dataflow>
<dataflow id="1018" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="tmp_16" fromId="688" toId="268">
</dataflow>
<dataflow id="1019" from="add_ln85" to="tmp_16" fromId="267" toId="268">
</dataflow>
<dataflow id="1020" from="StgValue_642" to="tmp_16" fromId="642" toId="268">
</dataflow>
<dataflow id="1021" from="th_1" to="zext_ln82" fromId="265" toId="269">
</dataflow>
<dataflow id="1022" from="th_1" to="icmp_ln82" fromId="265" toId="270">
</dataflow>
<dataflow id="1023" from="StgValue_694" to="icmp_ln82" fromId="694" toId="270">
</dataflow>
<dataflow id="1024" from="th_1" to="add_ln82" fromId="265" toId="271">
</dataflow>
<dataflow id="1025" from="StgValue_697" to="add_ln82" fromId="697" toId="271">
</dataflow>
<dataflow id="1026" from="icmp_ln82" to="br_ln82" fromId="270" toId="272">
</dataflow>
<dataflow id="1027" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln82" fromId="553" toId="273">
</dataflow>
<dataflow id="1028" from="StgValue_701" to="speclooptripcount_ln82" fromId="701" toId="273">
</dataflow>
<dataflow id="1029" from="StgValue_701" to="speclooptripcount_ln82" fromId="701" toId="273">
</dataflow>
<dataflow id="1030" from="StgValue_701" to="speclooptripcount_ln82" fromId="701" toId="273">
</dataflow>
<dataflow id="1031" from="_ssdm_op_SpecLoopName" to="specloopname_ln82" fromId="559" toId="274">
</dataflow>
<dataflow id="1033" from="empty_13" to="specloopname_ln82" fromId="1032" toId="274">
</dataflow>
<dataflow id="1034" from="zext_ln82" to="cmp182" fromId="269" toId="275">
</dataflow>
<dataflow id="1035" from="tH" to="cmp182" fromId="57" toId="275">
</dataflow>
<dataflow id="1036" from="StgValue_682" to="tw_1" fromId="682" toId="278">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1037" from="br_ln83" to="tw_1" fromId="276" toId="278">
</dataflow>
<dataflow id="1038" from="add_ln83" to="tw_1" fromId="285" toId="278">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp><and_exp><literal name="and_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1039" from="br_ln83" to="tw_1" fromId="318" toId="278">
<BackEdge/>
</dataflow>
<dataflow id="1040" from="tw_1" to="zext_ln85_2" fromId="278" toId="279">
</dataflow>
<dataflow id="1041" from="tmp_16" to="add_ln85_1" fromId="268" toId="280">
</dataflow>
<dataflow id="1042" from="zext_ln85_2" to="add_ln85_1" fromId="279" toId="280">
</dataflow>
<dataflow id="1043" from="add_ln85_1" to="zext_ln85_3" fromId="280" toId="281">
</dataflow>
<dataflow id="1044" from="out_tile" to="out_tile_addr_1" fromId="475" toId="282">
</dataflow>
<dataflow id="1045" from="StgValue_665" to="out_tile_addr_1" fromId="665" toId="282">
</dataflow>
<dataflow id="1046" from="zext_ln85_3" to="out_tile_addr_1" fromId="281" toId="282">
</dataflow>
<dataflow id="1047" from="tw_1" to="zext_ln83" fromId="278" toId="283">
</dataflow>
<dataflow id="1048" from="tw_1" to="icmp_ln83" fromId="278" toId="284">
</dataflow>
<dataflow id="1049" from="StgValue_694" to="icmp_ln83" fromId="694" toId="284">
</dataflow>
<dataflow id="1050" from="tw_1" to="add_ln83" fromId="278" toId="285">
</dataflow>
<dataflow id="1051" from="StgValue_697" to="add_ln83" fromId="697" toId="285">
</dataflow>
<dataflow id="1052" from="icmp_ln83" to="br_ln83" fromId="284" toId="286">
</dataflow>
<dataflow id="1053" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln83" fromId="553" toId="287">
</dataflow>
<dataflow id="1054" from="StgValue_701" to="speclooptripcount_ln83" fromId="701" toId="287">
</dataflow>
<dataflow id="1055" from="StgValue_701" to="speclooptripcount_ln83" fromId="701" toId="287">
</dataflow>
<dataflow id="1056" from="StgValue_701" to="speclooptripcount_ln83" fromId="701" toId="287">
</dataflow>
<dataflow id="1057" from="_ssdm_op_SpecLoopName" to="specloopname_ln83" fromId="559" toId="288">
</dataflow>
<dataflow id="1059" from="empty_12" to="specloopname_ln83" fromId="1058" toId="288">
</dataflow>
<dataflow id="1060" from="zext_ln83" to="icmp_ln84" fromId="283" toId="289">
</dataflow>
<dataflow id="1061" from="tW" to="icmp_ln84" fromId="75" toId="289">
</dataflow>
<dataflow id="1062" from="icmp_ln84" to="and_ln84" fromId="289" toId="290">
</dataflow>
<dataflow id="1063" from="cmp182" to="and_ln84" fromId="275" toId="290">
</dataflow>
<dataflow id="1064" from="and_ln84" to="br_ln84" fromId="290" toId="291">
</dataflow>
<dataflow id="1065" from="out_tile_addr_1" to="acc" fromId="282" toId="292">
</dataflow>
<dataflow id="1066" from="out_tile_addr_1" to="acc" fromId="282" toId="294">
</dataflow>
<dataflow id="1067" from="add_ln88" to="kh_1" fromId="306" toId="296">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1068" from="br_ln88" to="kh_1" fromId="336" toId="296">
<BackEdge/>
</dataflow>
<dataflow id="1069" from="StgValue_635" to="kh_1" fromId="635" toId="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1070" from="br_ln88" to="kh_1" fromId="295" toId="296">
</dataflow>
<dataflow id="1071" from="acc_8" to="acc_7" fromId="320" toId="297">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1072" from="br_ln88" to="acc_7" fromId="336" toId="297">
<BackEdge/>
</dataflow>
<dataflow id="1073" from="acc" to="acc_7" fromId="294" toId="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1074" from="br_ln88" to="acc_7" fromId="295" toId="297">
</dataflow>
<dataflow id="1075" from="kh_1" to="zext_ln91_1" fromId="296" toId="298">
</dataflow>
<dataflow id="1076" from="add_ln91_1" to="add_ln91_2" fromId="257" toId="299">
</dataflow>
<dataflow id="1077" from="zext_ln91_1" to="add_ln91_2" fromId="298" toId="299">
</dataflow>
<dataflow id="1078" from="add_ln91_2" to="zext_ln91_2" fromId="299" toId="300">
</dataflow>
<dataflow id="1079" from="add_ln91_2" to="trunc_ln91" fromId="299" toId="301">
</dataflow>
<dataflow id="1080" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="p_shl8" fromId="920" toId="302">
</dataflow>
<dataflow id="1081" from="trunc_ln91" to="p_shl8" fromId="301" toId="302">
</dataflow>
<dataflow id="1082" from="StgValue_752" to="p_shl8" fromId="752" toId="302">
</dataflow>
<dataflow id="1083" from="p_shl8" to="add_ln91_3" fromId="302" toId="303">
</dataflow>
<dataflow id="1084" from="zext_ln91_2" to="add_ln91_3" fromId="300" toId="303">
</dataflow>
<dataflow id="1085" from="kh_1" to="zext_ln88" fromId="296" toId="304">
</dataflow>
<dataflow id="1086" from="kh_1" to="icmp_ln88" fromId="296" toId="305">
</dataflow>
<dataflow id="1087" from="StgValue_936" to="icmp_ln88" fromId="936" toId="305">
</dataflow>
<dataflow id="1088" from="kh_1" to="add_ln88" fromId="296" toId="306">
</dataflow>
<dataflow id="1089" from="StgValue_648" to="add_ln88" fromId="648" toId="306">
</dataflow>
<dataflow id="1090" from="icmp_ln88" to="br_ln88" fromId="305" toId="307">
</dataflow>
<dataflow id="1091" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln85" fromId="553" toId="308">
</dataflow>
<dataflow id="1092" from="StgValue_942" to="speclooptripcount_ln85" fromId="942" toId="308">
</dataflow>
<dataflow id="1093" from="StgValue_942" to="speclooptripcount_ln85" fromId="942" toId="308">
</dataflow>
<dataflow id="1094" from="StgValue_942" to="speclooptripcount_ln85" fromId="942" toId="308">
</dataflow>
<dataflow id="1095" from="_ssdm_op_SpecLoopName" to="specloopname_ln88" fromId="559" toId="309">
</dataflow>
<dataflow id="1097" from="empty_11" to="specloopname_ln88" fromId="1096" toId="309">
</dataflow>
<dataflow id="1098" from="zext_ln88" to="empty_48" fromId="304" toId="310">
</dataflow>
<dataflow id="1099" from="th_1" to="empty_48" fromId="265" toId="310">
</dataflow>
<dataflow id="1100" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_19" fromId="745" toId="311">
</dataflow>
<dataflow id="1101" from="empty_48" to="tmp_19" fromId="310" toId="311">
</dataflow>
<dataflow id="1102" from="StgValue_642" to="tmp_19" fromId="642" toId="311">
</dataflow>
<dataflow id="1103" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_20" fromId="749" toId="312">
</dataflow>
<dataflow id="1104" from="empty_48" to="tmp_20" fromId="310" toId="312">
</dataflow>
<dataflow id="1105" from="StgValue_752" to="tmp_20" fromId="752" toId="312">
</dataflow>
<dataflow id="1106" from="tmp_20" to="zext_ln91_3" fromId="312" toId="313">
</dataflow>
<dataflow id="1107" from="tmp_19" to="add_ln91_4" fromId="311" toId="314">
</dataflow>
<dataflow id="1108" from="zext_ln91_3" to="add_ln91_4" fromId="313" toId="314">
</dataflow>
<dataflow id="1109" from="acc_7" to="store_ln94" fromId="297" toId="316">
</dataflow>
<dataflow id="1110" from="out_tile_addr_1" to="store_ln94" fromId="282" toId="316">
</dataflow>
<dataflow id="1111" from="add_ln90" to="kw_1" fromId="327" toId="319">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1112" from="br_ln90" to="kw_1" fromId="348" toId="319">
<BackEdge/>
</dataflow>
<dataflow id="1113" from="StgValue_635" to="kw_1" fromId="635" toId="319">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1114" from="br_ln90" to="kw_1" fromId="315" toId="319">
</dataflow>
<dataflow id="1115" from="acc_6" to="acc_8" fromId="347" toId="320">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1116" from="br_ln90" to="acc_8" fromId="348" toId="320">
<BackEdge/>
</dataflow>
<dataflow id="1117" from="acc_7" to="acc_8" fromId="297" toId="320">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln84" val="1"/>
<literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1118" from="br_ln90" to="acc_8" fromId="315" toId="320">
</dataflow>
<dataflow id="1119" from="kw_1" to="zext_ln91_4" fromId="319" toId="321">
</dataflow>
<dataflow id="1120" from="add_ln91_3" to="add_ln91_5" fromId="303" toId="322">
</dataflow>
<dataflow id="1121" from="zext_ln91_4" to="add_ln91_5" fromId="321" toId="322">
</dataflow>
<dataflow id="1122" from="add_ln91_5" to="zext_ln91_5" fromId="322" toId="323">
</dataflow>
<dataflow id="1123" from="w_tile_0" to="w_tile_0_addr_1" fromId="477" toId="324">
</dataflow>
<dataflow id="1124" from="StgValue_665" to="w_tile_0_addr_1" fromId="665" toId="324">
</dataflow>
<dataflow id="1125" from="zext_ln91_5" to="w_tile_0_addr_1" fromId="323" toId="324">
</dataflow>
<dataflow id="1126" from="kw_1" to="zext_ln90" fromId="319" toId="325">
</dataflow>
<dataflow id="1127" from="kw_1" to="icmp_ln90" fromId="319" toId="326">
</dataflow>
<dataflow id="1128" from="StgValue_936" to="icmp_ln90" fromId="936" toId="326">
</dataflow>
<dataflow id="1129" from="kw_1" to="add_ln90" fromId="319" toId="327">
</dataflow>
<dataflow id="1130" from="StgValue_648" to="add_ln90" fromId="648" toId="327">
</dataflow>
<dataflow id="1131" from="icmp_ln90" to="br_ln90" fromId="326" toId="328">
</dataflow>
<dataflow id="1132" from="w_tile_0_addr_1" to="w_tile_0_load" fromId="324" toId="329">
</dataflow>
<dataflow id="1133" from="zext_ln90" to="add_ln91" fromId="325" toId="330">
</dataflow>
<dataflow id="1134" from="tw_1" to="add_ln91" fromId="278" toId="330">
</dataflow>
<dataflow id="1135" from="add_ln91" to="zext_ln91_6" fromId="330" toId="331">
</dataflow>
<dataflow id="1136" from="add_ln91_4" to="add_ln91_6" fromId="314" toId="332">
</dataflow>
<dataflow id="1137" from="zext_ln91_6" to="add_ln91_6" fromId="331" toId="332">
</dataflow>
<dataflow id="1138" from="add_ln91_6" to="zext_ln91_7" fromId="332" toId="333">
</dataflow>
<dataflow id="1139" from="in_tile_0" to="in_tile_0_addr_1" fromId="476" toId="334">
</dataflow>
<dataflow id="1140" from="StgValue_665" to="in_tile_0_addr_1" fromId="665" toId="334">
</dataflow>
<dataflow id="1141" from="zext_ln91_7" to="in_tile_0_addr_1" fromId="333" toId="334">
</dataflow>
<dataflow id="1142" from="in_tile_0_addr_1" to="in_tile_0_load" fromId="334" toId="335">
</dataflow>
<dataflow id="1143" from="w_tile_0_addr_1" to="w_tile_0_load" fromId="324" toId="337">
</dataflow>
<dataflow id="1144" from="in_tile_0_addr_1" to="in_tile_0_load" fromId="334" toId="338">
</dataflow>
<dataflow id="1145" from="w_tile_0_load" to="mul" fromId="337" toId="339">
</dataflow>
<dataflow id="1146" from="in_tile_0_load" to="mul" fromId="338" toId="339">
</dataflow>
<dataflow id="1147" from="w_tile_0_load" to="mul" fromId="337" toId="340">
</dataflow>
<dataflow id="1148" from="in_tile_0_load" to="mul" fromId="338" toId="340">
</dataflow>
<dataflow id="1149" from="w_tile_0_load" to="mul" fromId="337" toId="341">
</dataflow>
<dataflow id="1150" from="in_tile_0_load" to="mul" fromId="338" toId="341">
</dataflow>
<dataflow id="1151" from="acc_8" to="acc_6" fromId="320" toId="342">
</dataflow>
<dataflow id="1152" from="mul" to="acc_6" fromId="341" toId="342">
</dataflow>
<dataflow id="1153" from="acc_8" to="acc_6" fromId="320" toId="343">
</dataflow>
<dataflow id="1154" from="mul" to="acc_6" fromId="341" toId="343">
</dataflow>
<dataflow id="1155" from="acc_8" to="acc_6" fromId="320" toId="344">
</dataflow>
<dataflow id="1156" from="mul" to="acc_6" fromId="341" toId="344">
</dataflow>
<dataflow id="1157" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln85" fromId="553" toId="345">
</dataflow>
<dataflow id="1158" from="StgValue_942" to="speclooptripcount_ln85" fromId="942" toId="345">
</dataflow>
<dataflow id="1159" from="StgValue_942" to="speclooptripcount_ln85" fromId="942" toId="345">
</dataflow>
<dataflow id="1160" from="StgValue_942" to="speclooptripcount_ln85" fromId="942" toId="345">
</dataflow>
<dataflow id="1161" from="_ssdm_op_SpecLoopName" to="specloopname_ln90" fromId="559" toId="346">
</dataflow>
<dataflow id="1163" from="empty_10" to="specloopname_ln90" fromId="1162" toId="346">
</dataflow>
<dataflow id="1164" from="acc_8" to="acc_6" fromId="320" toId="347">
</dataflow>
<dataflow id="1165" from="mul" to="acc_6" fromId="341" toId="347">
</dataflow>
<dataflow id="1166" from="add_ln101" to="tn_3" fromId="354" toId="349">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1167" from="br_ln101" to="tn_3" fromId="387" toId="349">
<BackEdge/>
</dataflow>
<dataflow id="1168" from="StgValue_635" to="tn_3" fromId="635" toId="349">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1169" from="br_ln105" to="tn_3" fromId="264" toId="349">
</dataflow>
<dataflow id="1170" from="tn_3" to="trunc_ln105" fromId="349" toId="350">
</dataflow>
<dataflow id="1171" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_28_cast" fromId="639" toId="351">
</dataflow>
<dataflow id="1172" from="trunc_ln105" to="tmp_28_cast" fromId="350" toId="351">
</dataflow>
<dataflow id="1173" from="StgValue_642" to="tmp_28_cast" fromId="642" toId="351">
</dataflow>
<dataflow id="1174" from="tn_3" to="zext_ln101" fromId="349" toId="352">
</dataflow>
<dataflow id="1175" from="tn_3" to="icmp_ln101" fromId="349" toId="353">
</dataflow>
<dataflow id="1176" from="StgValue_645" to="icmp_ln101" fromId="645" toId="353">
</dataflow>
<dataflow id="1177" from="tn_3" to="add_ln101" fromId="349" toId="354">
</dataflow>
<dataflow id="1178" from="StgValue_648" to="add_ln101" fromId="648" toId="354">
</dataflow>
<dataflow id="1179" from="icmp_ln101" to="br_ln101" fromId="353" toId="355">
</dataflow>
<dataflow id="1180" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln101" fromId="553" toId="356">
</dataflow>
<dataflow id="1181" from="StgValue_555" to="speclooptripcount_ln101" fromId="555" toId="356">
</dataflow>
<dataflow id="1182" from="StgValue_555" to="speclooptripcount_ln101" fromId="555" toId="356">
</dataflow>
<dataflow id="1183" from="StgValue_555" to="speclooptripcount_ln101" fromId="555" toId="356">
</dataflow>
<dataflow id="1184" from="_ssdm_op_SpecLoopName" to="specloopname_ln101" fromId="559" toId="357">
</dataflow>
<dataflow id="1186" from="empty_17" to="specloopname_ln101" fromId="1185" toId="357">
</dataflow>
<dataflow id="1187" from="n_1" to="trunc_ln30_1" fromId="40" toId="358">
</dataflow>
<dataflow id="1188" from="zext_ln101" to="empty_49" fromId="352" toId="359">
</dataflow>
<dataflow id="1189" from="trunc_ln30_1" to="empty_49" fromId="358" toId="359">
</dataflow>
<dataflow id="1190" from="empty_49" to="zext_ln105" fromId="359" toId="360">
</dataflow>
<dataflow id="1192" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_17" fromId="1191" toId="361">
</dataflow>
<dataflow id="1193" from="empty_49" to="tmp_17" fromId="359" toId="361">
</dataflow>
<dataflow id="1194" from="StgValue_793" to="tmp_17" fromId="793" toId="361">
</dataflow>
<dataflow id="1195" from="tmp_17" to="zext_ln105_1" fromId="361" toId="362">
</dataflow>
<dataflow id="1196" from="zext_ln105_1" to="sub_ln105" fromId="362" toId="363">
</dataflow>
<dataflow id="1197" from="zext_ln105" to="sub_ln105" fromId="360" toId="363">
</dataflow>
<dataflow id="1198" from="sub_ln105" to="sext_ln102" fromId="363" toId="364">
</dataflow>
<dataflow id="1199" from="add_ln102" to="th_2" fromId="374" toId="367">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1200" from="br_ln102" to="th_2" fromId="407" toId="367">
<BackEdge/>
</dataflow>
<dataflow id="1201" from="StgValue_682" to="th_2" fromId="682" toId="367">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1202" from="br_ln102" to="th_2" fromId="365" toId="367">
</dataflow>
<dataflow id="1203" from="th_2" to="zext_ln105_2" fromId="367" toId="368">
</dataflow>
<dataflow id="1204" from="tmp_28_cast" to="add_ln105_1" fromId="351" toId="369">
</dataflow>
<dataflow id="1205" from="zext_ln105_2" to="add_ln105_1" fromId="368" toId="369">
</dataflow>
<dataflow id="1206" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="tmp_18" fromId="688" toId="370">
</dataflow>
<dataflow id="1207" from="add_ln105_1" to="tmp_18" fromId="369" toId="370">
</dataflow>
<dataflow id="1208" from="StgValue_642" to="tmp_18" fromId="642" toId="370">
</dataflow>
<dataflow id="1209" from="th_2" to="zext_ln102" fromId="367" toId="371">
</dataflow>
<dataflow id="1210" from="th_2" to="zext_ln102_1" fromId="367" toId="372">
</dataflow>
<dataflow id="1211" from="th_2" to="icmp_ln102" fromId="367" toId="373">
</dataflow>
<dataflow id="1212" from="StgValue_694" to="icmp_ln102" fromId="694" toId="373">
</dataflow>
<dataflow id="1213" from="th_2" to="add_ln102" fromId="367" toId="374">
</dataflow>
<dataflow id="1214" from="StgValue_697" to="add_ln102" fromId="697" toId="374">
</dataflow>
<dataflow id="1215" from="icmp_ln102" to="br_ln102" fromId="373" toId="375">
</dataflow>
<dataflow id="1216" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln102" fromId="553" toId="376">
</dataflow>
<dataflow id="1217" from="StgValue_701" to="speclooptripcount_ln102" fromId="701" toId="376">
</dataflow>
<dataflow id="1218" from="StgValue_701" to="speclooptripcount_ln102" fromId="701" toId="376">
</dataflow>
<dataflow id="1219" from="StgValue_701" to="speclooptripcount_ln102" fromId="701" toId="376">
</dataflow>
<dataflow id="1220" from="_ssdm_op_SpecLoopName" to="specloopname_ln102" fromId="559" toId="377">
</dataflow>
<dataflow id="1222" from="empty_16" to="specloopname_ln102" fromId="1221" toId="377">
</dataflow>
<dataflow id="1223" from="zext_ln102_1" to="cmp266" fromId="372" toId="378">
</dataflow>
<dataflow id="1224" from="tH" to="cmp266" fromId="57" toId="378">
</dataflow>
<dataflow id="1225" from="zext_ln102" to="empty_50" fromId="371" toId="379">
</dataflow>
<dataflow id="1226" from="h" to="empty_50" fromId="47" toId="379">
</dataflow>
<dataflow id="1227" from="empty_50" to="zext_ln105_3" fromId="379" toId="380">
</dataflow>
<dataflow id="1228" from="sext_ln102" to="add_ln105_2" fromId="364" toId="381">
</dataflow>
<dataflow id="1229" from="zext_ln105_3" to="add_ln105_2" fromId="380" toId="381">
</dataflow>
<dataflow id="1230" from="add_ln105_2" to="sext_ln105" fromId="381" toId="382">
</dataflow>
<dataflow id="1231" from="add_ln105_2" to="trunc_ln105_1" fromId="381" toId="383">
</dataflow>
<dataflow id="1233" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl" fromId="1232" toId="384">
</dataflow>
<dataflow id="1234" from="trunc_ln105_1" to="p_shl" fromId="383" toId="384">
</dataflow>
<dataflow id="1235" from="StgValue_793" to="p_shl" fromId="793" toId="384">
</dataflow>
<dataflow id="1236" from="p_shl" to="sub_ln105_1" fromId="384" toId="385">
</dataflow>
<dataflow id="1237" from="sext_ln105" to="sub_ln105_1" fromId="382" toId="385">
</dataflow>
<dataflow id="1238" from="StgValue_682" to="tw_2" fromId="682" toId="388">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1239" from="br_ln103" to="tw_2" fromId="386" toId="388">
</dataflow>
<dataflow id="1240" from="add_ln103" to="tw_2" fromId="396" toId="388">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1241" from="br_ln103" to="tw_2" fromId="413" toId="388">
<BackEdge/>
</dataflow>
<dataflow id="1242" from="tw_2" to="zext_ln105_4" fromId="388" toId="389">
</dataflow>
<dataflow id="1243" from="tmp_18" to="add_ln105_3" fromId="370" toId="390">
</dataflow>
<dataflow id="1244" from="zext_ln105_4" to="add_ln105_3" fromId="389" toId="390">
</dataflow>
<dataflow id="1245" from="add_ln105_3" to="zext_ln105_5" fromId="390" toId="391">
</dataflow>
<dataflow id="1246" from="out_tile" to="out_tile_addr_2" fromId="475" toId="392">
</dataflow>
<dataflow id="1247" from="StgValue_665" to="out_tile_addr_2" fromId="665" toId="392">
</dataflow>
<dataflow id="1248" from="zext_ln105_5" to="out_tile_addr_2" fromId="391" toId="392">
</dataflow>
<dataflow id="1249" from="tw_2" to="zext_ln103" fromId="388" toId="393">
</dataflow>
<dataflow id="1250" from="tw_2" to="zext_ln103_1" fromId="388" toId="394">
</dataflow>
<dataflow id="1251" from="tw_2" to="icmp_ln103" fromId="388" toId="395">
</dataflow>
<dataflow id="1252" from="StgValue_694" to="icmp_ln103" fromId="694" toId="395">
</dataflow>
<dataflow id="1253" from="tw_2" to="add_ln103" fromId="388" toId="396">
</dataflow>
<dataflow id="1254" from="StgValue_697" to="add_ln103" fromId="697" toId="396">
</dataflow>
<dataflow id="1255" from="icmp_ln103" to="br_ln103" fromId="395" toId="397">
</dataflow>
<dataflow id="1256" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln103" fromId="553" toId="398">
</dataflow>
<dataflow id="1257" from="StgValue_701" to="speclooptripcount_ln103" fromId="701" toId="398">
</dataflow>
<dataflow id="1258" from="StgValue_701" to="speclooptripcount_ln103" fromId="701" toId="398">
</dataflow>
<dataflow id="1259" from="StgValue_701" to="speclooptripcount_ln103" fromId="701" toId="398">
</dataflow>
<dataflow id="1260" from="_ssdm_op_SpecLoopName" to="specloopname_ln103" fromId="559" toId="399">
</dataflow>
<dataflow id="1262" from="empty_15" to="specloopname_ln103" fromId="1261" toId="399">
</dataflow>
<dataflow id="1263" from="zext_ln103_1" to="icmp_ln104" fromId="394" toId="400">
</dataflow>
<dataflow id="1264" from="tW" to="icmp_ln104" fromId="75" toId="400">
</dataflow>
<dataflow id="1265" from="icmp_ln104" to="and_ln104" fromId="400" toId="401">
</dataflow>
<dataflow id="1266" from="cmp266" to="and_ln104" fromId="378" toId="401">
</dataflow>
<dataflow id="1267" from="and_ln104" to="br_ln104" fromId="401" toId="402">
</dataflow>
<dataflow id="1268" from="out_tile_addr_2" to="out_tile_load" fromId="392" toId="403">
</dataflow>
<dataflow id="1269" from="zext_ln103" to="add_ln105" fromId="393" toId="404">
</dataflow>
<dataflow id="1270" from="w" to="add_ln105" fromId="64" toId="404">
</dataflow>
<dataflow id="1271" from="add_ln105" to="zext_ln105_6" fromId="404" toId="405">
</dataflow>
<dataflow id="1272" from="sub_ln105_1" to="add_ln105_4" fromId="385" toId="406">
</dataflow>
<dataflow id="1273" from="zext_ln105_6" to="add_ln105_4" fromId="405" toId="406">
</dataflow>
<dataflow id="1274" from="out_tile_addr_2" to="out_tile_load" fromId="392" toId="408">
</dataflow>
<dataflow id="1275" from="add_ln105_4" to="zext_ln105_7" fromId="406" toId="409">
</dataflow>
<dataflow id="1276" from="feat1" to="feat1_addr" fromId="478" toId="410">
</dataflow>
<dataflow id="1277" from="StgValue_665" to="feat1_addr" fromId="665" toId="410">
</dataflow>
<dataflow id="1278" from="zext_ln105_7" to="feat1_addr" fromId="409" toId="410">
</dataflow>
<dataflow id="1279" from="out_tile_load" to="store_ln105" fromId="408" toId="411">
</dataflow>
<dataflow id="1280" from="feat1_addr" to="store_ln105" fromId="410" toId="411">
</dataflow>
<dataflow id="1281" from="tmp_6" to="StgValue_2" fromId="41" toId="2">
</dataflow>
<dataflow id="1282" from="icmp_ln33" to="StgValue_3" fromId="49" toId="3">
</dataflow>
<dataflow id="1283" from="icmp_ln36" to="StgValue_4" fromId="66" toId="4">
</dataflow>
<dataflow id="1284" from="icmp_ln41" to="StgValue_5" fromId="82" toId="5">
</dataflow>
<dataflow id="1285" from="icmp_ln42" to="StgValue_7" fromId="103" toId="7">
</dataflow>
<dataflow id="1286" from="icmp_ln43" to="StgValue_8" fromId="117" toId="8">
</dataflow>
<dataflow id="1287" from="and_ln44" to="StgValue_8" fromId="123" toId="8">
</dataflow>
<dataflow id="1288" from="icmp_ln58" to="StgValue_9" fromId="136" toId="9">
</dataflow>
<dataflow id="1289" from="icmp_ln59" to="StgValue_10" fromId="164" toId="10">
</dataflow>
<dataflow id="1290" from="and_ln60" to="StgValue_10" fromId="170" toId="10">
</dataflow>
<dataflow id="1291" from="and_ln60" to="StgValue_11" fromId="170" toId="11">
</dataflow>
<dataflow id="1292" from="icmp_ln71" to="StgValue_12" fromId="199" toId="12">
</dataflow>
<dataflow id="1293" from="icmp_ln74" to="StgValue_13" fromId="224" toId="13">
</dataflow>
<dataflow id="1294" from="icmp_ln75" to="StgValue_14" fromId="240" toId="14">
</dataflow>
<dataflow id="1295" from="icmp_ln81" to="StgValue_16" fromId="258" toId="16">
</dataflow>
<dataflow id="1296" from="icmp_ln82" to="StgValue_17" fromId="270" toId="17">
</dataflow>
<dataflow id="1297" from="icmp_ln83" to="StgValue_18" fromId="284" toId="18">
</dataflow>
<dataflow id="1298" from="and_ln84" to="StgValue_18" fromId="290" toId="18">
</dataflow>
<dataflow id="1299" from="and_ln84" to="StgValue_20" fromId="290" toId="20">
</dataflow>
<dataflow id="1300" from="icmp_ln88" to="StgValue_20" fromId="305" toId="20">
</dataflow>
<dataflow id="1301" from="icmp_ln90" to="StgValue_21" fromId="326" toId="21">
</dataflow>
<dataflow id="1302" from="icmp_ln101" to="StgValue_30" fromId="353" toId="30">
</dataflow>
<dataflow id="1303" from="icmp_ln102" to="StgValue_31" fromId="373" toId="31">
</dataflow>
<dataflow id="1304" from="icmp_ln103" to="StgValue_32" fromId="395" toId="32">
</dataflow>
<dataflow id="1305" from="and_ln104" to="StgValue_32" fromId="401" toId="32">
</dataflow>
<dataflow id="1306" from="and_ln104" to="StgValue_33" fromId="401" toId="33">
</dataflow>
</dataflows>


</stg>
