INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.gen/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/Beat_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_Beat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/cpu_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/inst_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sources_1/new/soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/COLLEGE/homework/hit-cdp-lab/lab5/lab5.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
