
---------- Begin Simulation Statistics ----------
final_tick                               198911133000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689428                       # Number of bytes of host memory used
host_op_rate                                   395947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.57                       # Real time elapsed on the host
host_tick_rate                              787555324                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.198911                       # Number of seconds simulated
sim_ticks                                198911133000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.518836                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596910                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599796                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               834                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599905                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                168                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             364                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              196                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601951                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     579                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003581                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.989111                       # CPI: cycles per instruction
system.cpu.discardedOps                          2571                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411776                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901151                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094522                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        84318555                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502737                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        198911133                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006911     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900856     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095722     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003581                       # Class of committed instruction
system.cpu.tickCycles                       114592578                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       711430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1455758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       744294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1488842                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                399                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       711172                       # Transaction distribution
system.membus.trans_dist::CleanEvict              258                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743929                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743929                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2200086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2200086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186304000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186304000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744328                       # Request fanout histogram
system.membus.respLayer1.occupancy         6912524250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7145134000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1454993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          391                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743931                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2231962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2233391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       116480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190444928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190561408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          711560                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91030016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1456109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010899                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1455939     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    169      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1456109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4465690000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3720152997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2595000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   23                       # number of demand (read+write) hits
system.l2.demand_hits::total                      218                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 195                       # number of overall hits
system.l2.overall_hits::.cpu.data                  23                       # number of overall hits
system.l2.overall_hits::total                     218                       # number of overall hits
system.l2.demand_misses::.cpu.inst                324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744007                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744331                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               324                       # number of overall misses
system.l2.overall_misses::.cpu.data            744007                       # number of overall misses
system.l2.overall_misses::total                744331                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80720079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80753479000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33400000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80720079000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80753479000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           744030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744549                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          744030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744549                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.624277                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.624277                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103086.419753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108493.709065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108491.355324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103086.419753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108493.709065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108491.355324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              711172                       # number of writebacks
system.l2.writebacks::total                    711172                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744328                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744328                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65839731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65866651000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65839731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65866651000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.624277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.624277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83086.419753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88493.786324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88491.432540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83086.419753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88493.786324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88491.432540                       # average overall mshr miss latency
system.l2.replacements                         711560                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       743821                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           743821                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       743821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       743821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              366                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          366                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          366                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743929                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80711634000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80711634000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108493.732601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108493.732601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65833054000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65833054000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88493.732601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88493.732601                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.624277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.624277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103086.419753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103086.419753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.624277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.624277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83086.419753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83086.419753                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8445000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8445000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.787879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.787879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108269.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108269.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6677000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6677000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.757576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.757576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89026.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89026.666667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32072.445694                       # Cycle average of tags in use
system.l2.tags.total_refs                     1488800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        12.544603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32059.901091                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        29031                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3721934                       # Number of tag accesses
system.l2.tags.data_accesses                  3721934                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95232512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95273984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91030016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91030016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          744004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       711172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             711172                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            208495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478769140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478977635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       208495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           208495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      457641634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            457641634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      457641634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           208495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478769140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            936619269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005874433500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79018                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79018                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2993763                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1344786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744328                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     711172                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88882                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23750427750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51662727750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15954.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34704.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1323620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1263545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422344                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       323815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    575.336312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   386.209100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.305349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4938      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       126247     38.99%     40.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11642      3.60%     44.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11382      3.51%     47.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9902      3.06%     50.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8423      2.60%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11189      3.46%     56.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9389      2.90%     59.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130703     40.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       323815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        79018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.839404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.004334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.614697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        79016    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.000013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.010672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79015    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79018                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95273984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91028800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95273984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91030016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       457.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  198911040000                       # Total gap between requests
system.mem_ctrls.avgGap                     136661.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95232512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91028800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 208495.117264250875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478769139.583554685116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 457635521.084684610367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422344                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18957500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  51643770250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4495921913500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29255.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34706.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3160924.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1155601860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            614213160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313173880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3710976300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15701593440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45433858680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38121783840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       110051201160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.268183                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97413491000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6641960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  94855682000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1156444380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            614664765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315829960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713560200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15701593440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45455426910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38103621120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110061140775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.318153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97365217000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6641960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94903956000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3578011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3578011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3578011                       # number of overall hits
system.cpu.icache.overall_hits::total         3578011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          519                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          519                       # number of overall misses
system.cpu.icache.overall_misses::total           519                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40344000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40344000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40344000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40344000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3578530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3578530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3578530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3578530                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77734.104046                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77734.104046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77734.104046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77734.104046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          391                       # number of writebacks
system.cpu.icache.writebacks::total               391                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39306000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39306000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75734.104046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75734.104046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75734.104046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75734.104046                       # average overall mshr miss latency
system.cpu.icache.replacements                    391                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3578011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3578011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          519                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           519                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3578530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3578530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77734.104046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77734.104046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39306000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39306000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75734.104046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75734.104046                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.990475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3578530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6895.048170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.990475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7157579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7157579                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47318641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47318641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47318679                       # number of overall hits
system.cpu.dcache.overall_hits::total        47318679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487952                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487952                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 162472129000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162472129000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 162472129000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162472129000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806631                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806631                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 109192.808437                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109192.808437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109191.781052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109191.781052                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       743821                       # number of writebacks
system.cpu.dcache.writebacks::total            743821                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743918                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743918                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       744020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       744029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744029                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  82951608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82951608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  82952576000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  82952576000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 111491.099702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111491.099702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 111491.052096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111491.052096                       # average overall mshr miss latency
system.cpu.dcache.replacements                 743902                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94978.723404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94978.723404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8137000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8137000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91426.966292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91426.966292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11607755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11607755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 162463201000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162463201000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109193.706464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109193.706464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743913                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743913                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  82943471000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82943471000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111493.500069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111493.500069                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       968000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       968000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       114000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       114000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       114000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       112000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       112000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       112000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       112000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.977951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48062736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            744030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.597847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.977951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98357348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98357348                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198911133000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
