<?xml version="1.0" encoding="utf-8"?>
<architecture>
	<models>
		<model name="multiply">
			<input_ports>
				<port combinational_sink_ports="out" name="a"/>
				<port combinational_sink_ports="out" name="b"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="single_port_ram">
			<input_ports>
				<port clock="clk" name="we"/>
				<port clock="clk" name="addr"/>
				<port clock="clk" name="data"/>
				<port is_clock="1" name="clk"/>
			</input_ports>
			<output_ports>
				<port clock="clk" name="out"/>
			</output_ports>
		</model>
		<model name="dual_port_ram">
			<input_ports>
				<port clock="clk" name="we1"/>
				<port clock="clk" name="we2"/>
				<port clock="clk" name="addr1"/>
				<port clock="clk" name="addr2"/>
				<port clock="clk" name="data1"/>
				<port clock="clk" name="data2"/>
				<port is_clock="1" name="clk"/>
			</input_ports>
			<output_ports>
				<port clock="clk" name="out1"/>
				<port clock="clk" name="out2"/>
			</output_ports>
		</model>
	</models>
	<layout>
		<auto_layout aspect_ratio="1.0">
			<perimeter priority="100" type="EMPTY"/>
			<fill priority="10" type="plb"/>
			<col priority="30" startx="1" starty="0" type="io"/>
			<col priority="30" startx="W-2" starty="0" type="io"/>
			<row priority="30" startx="0" starty="1" type="io"/>
			<row priority="30" startx="0" starty="H-2" type="io"/>
			<single priority="31" type="io" x="1" y="1"/>
			<single priority="31" type="io" x="1" y="H-2"/>
			<single priority="31" type="io" x="W-2" y="1"/>
			<single priority="31" type="io" x="W-2" y="H-2"/>
			<col priority="20" repeatx="8" startx="7" starty="2" type="mult_36"/>
			<col priority="20" repeatx="8" startx="3" starty="2" type="memory"/>
		</auto_layout>
	</layout>
	<device>
		<sizing R_minW_nmos="13090.000000" R_minW_pmos="19086.831111"/>
		<area grid_logic_tile_area="0"/>
		<chan_width_distr>
			<x distr="uniform" peak="1.000000"/>
			<y distr="uniform" peak="1.000000"/>
		</chan_width_distr>
		<switch_block fs="3" type="wilton"/>
		<connection_block input_switch_name="leim"/>
	</device>
	<switchlist>
		<switch Cin="0.000000e+00" Cout="0.000000e+00" R="0.000000" Tdel="0" buf_size="0" mux_trans_size="0" name="delay_less" type="mux"/>
%switch%
	</switchlist>
	<segmentlist>
%segment%
		<segment Cmetal="0" Rmetal="0" freq="0.000000" length="1" name="imux_medium" type="unidir">
			<mux name="lim"/>
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
		</segment>
		<segment Cmetal="0" Rmetal="0" freq="0.000000" length="1" name="omux_medium" type="unidir">
			<mux name="delay_less"/>
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
		</segment>
		<segment Cmetal="0" Rmetal="0" freq="0.000000" length="1" name="gsb_medium" type="unidir">
			<mux name="delay_less"/>
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
		</segment>
	</segmentlist>
	<gsb_arch pbtype_name="plb">
		<omux arch_omux_switch="delay_less" mux_nums="16" name="oxbar" pbtype_name="plb memory io mult_36">
			<from num_foreach="8" offset="8" total_froms="16"/>
		</omux>
		<imux arch_imux_switch="lim" lut_group="1" name="ixbar" pbtype_name="plb memory io mult_36">
			<group mux_nums="8" name="Ia Ic Ie Ig">
				<from name="l1" num_foreach="2" total_froms="8" type="seg"/>
				<from name="plb" num_foreach="2" pin_types="Ia Ib Ic Id Ie If Ig Ih" reuse="0" total_froms="48" type="imux"/>
			</group>
        <multistage_muxs>
          <first_stage switch_name='lim'>
%lim_mux%
          </first_stage>
          <second_stage>
%leim_mux%
          </second_stage>
        </multistage_muxs>
		</imux>
		<gsb gsb_seg_group="1" name="gsb" pbtype_name="plb memory io mult_36">
%seg_group%
			<multistage_muxs>
        <first_stage switch_name='delay_less'>
%first_stage_driver_mux%
				</first_stage>
				<second_stage>
%driver_mux%
				</second_stage>
      </multistage_muxs>
		</gsb>
	</gsb_arch>
	<complexblocklist>
		<pb_type area="8137" name="plb">
			<input equivalent="full" name="Ia" num_pins="6"/>
			<input equivalent="full" name="Ib" num_pins="6"/>
			<input equivalent="full" name="Ic" num_pins="6"/>
			<input equivalent="full" name="Id" num_pins="6"/>
			<input equivalent="full" name="Ie" num_pins="6"/>
			<input equivalent="full" name="If" num_pins="6"/>
			<input equivalent="full" name="Ig" num_pins="6"/>
			<input equivalent="full" name="Ih" num_pins="6"/>
			<output equivalent="none" name="o" num_pins="8"/>
			<output equivalent="none" name="q" num_pins="8"/>
			<clock name="clk" num_pins="1"/>
			<pb_type name="fle" num_pb="8">
				<input name="in" num_pins="6"/>
				<output name="out" num_pins="2"/>
				<clock name="clk" num_pins="1"/>
				<mode name="n1_lut6">
					<pb_type name="ble" num_pb="1">
						<input name="in" num_pins="6"/>
						<output name="out" num_pins="2"/>
						<clock name="clk" num_pins="1"/>
						<pb_type blif_model=".names" class="lut" name="lut_6" num_pb="1">
							<input name="in" num_pins="6" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<delay_matrix in_port="lut_6.in" out_port="lut_6.out" type="max">
                1.43259e-10
								1.43259e-10
								1.43259e-10
								1.43259e-10
								1.43259e-10
								1.43259e-10
              </delay_matrix>
						</pb_type>
						<pb_type blif_model=".latch" class="flipflop" name="ff" num_pb="1">
							<input name="D" num_pins="1" port_class="D"/>
							<output name="Q" num_pins="1" port_class="Q"/>
							<clock name="clk" num_pins="1" port_class="clock"/>
							<T_setup clock="clk" port="ff.D" value="1.891e-11"/>
							<T_clock_to_Q clock="clk" max="6.032e-11" port="ff.Q"/>
						</pb_type>
						<interconnect>
							<direct input="lut_6.out" name="direcrs1" output="ff.D">
								<pack_pattern in_port="lut_6.out" name="ble6" out_port="ff.D"/>
							</direct>
							<direct input="ble.in[5:0]" name="direcrs2" output="lut_6.in"/>
							<direct input="ble.clk" name="direcrs3" output="ff.clk"/>
							<direct input="lut_6.out" name="direcrs4" output="ble.out[1:1]"/>
							<direct input="ff.Q" name="direcrs5" output="ble.out[0:0]"/>
						</interconnect>
					</pb_type>
					<interconnect>
						<direct input="fle.in" name="direct1" output="ble.in"/>
						<direct input="ble.out" name="direct2" output="fle.out"/>
						<direct input="fle.clk" name="direct3" output="ble.clk"/>
					</interconnect>
				</mode>
			</pb_type>
			<interconnect>
				<complete input="plb.Ia plb.Ib plb.Ic plb.Id plb.Ie plb.If plb.Ig plb.Ih fle[7:0].out" name="crossbar" output="fle[7:0].in">
					<delay_constant in_port="plb.Ia plb.Ib plb.Ic plb.Id plb.Ie plb.If plb.Ig plb.Ih" max="0" out_port="fle[7:0].in"/>
					<delay_constant in_port="fle[7:0].out" max="0" out_port="fle[7:0].in"/>
				</complete>
				<complete input="plb.clk" name="clks" output="fle[7:0].clk"/>
				<direct input="fle[7:0].out[0:0]" name="plbouts1" output="plb.o"/>
				<direct input="fle[7:0].out[1:1]" name="plbouts2" output="plb.q"/>
			</interconnect>
			<fc in_type="frac" in_val="0 0 0 0" out_type="frac" out_val="0 0 0 0"/>
			<pinlocations pattern="spread"/>
		</pb_type>
		<pb_type area="0" capacity="8" name="io">
			<input name="outpad" num_pins="1"/>
			<output name="inpad" num_pins="1"/>
			<clock name="clock" num_pins="1"/>
			<mode name="inpad">
				<pb_type blif_model=".input" name="inpad" num_pb="1">
					<output name="inpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct input="inpad.inpad" name="inpad" output="io.inpad">
						<delay_constant in_port="inpad.inpad" max="4.243e-11" out_port="io.inpad"/>
					</direct>
				</interconnect>
			</mode>
			<mode name="outpad">
				<pb_type blif_model=".output" name="outpad" num_pb="1">
					<input name="outpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct input="io.outpad" name="outpad" output="outpad.outpad">
						<delay_constant in_port="io.outpad" max="1.394e-11" out_port="outpad.outpad"/>
					</direct>
				</interconnect>
			</mode>
			<fc in_type="frac" in_val="0 0 0 0" out_type="frac" out_val="0 0 0 0"/>
			<pinlocations pattern="spread"/>
			<power method="ignore"/>
		</pb_type>
		<pb_type area="39600" height="5" name="mult_36">
			<input name="a" num_pins="36"/>
			<input name="b" num_pins="36"/>
			<output name="out" num_pins="72"/>
			<mode name="two_divisible_mult_18x18">
				<pb_type name="divisible_mult_18x18" num_pb="2">
					<input name="a" num_pins="18"/>
					<input name="b" num_pins="18"/>
					<output name="out" num_pins="36"/>
					<mode name="two_mult_9x9">
						<pb_type name="mult_9x9_slice" num_pb="2">
							<input name="A_cfg" num_pins="9"/>
							<input name="B_cfg" num_pins="9"/>
							<output name="OUT_cfg" num_pins="18"/>
							<pb_type blif_model=".subckt multiply" name="mult_9x9" num_pb="1">
								<input name="a" num_pins="9"/>
								<input name="b" num_pins="9"/>
								<output name="out" num_pins="18"/>
								<delay_constant in_port="mult_9x9.a" max="1.523e-9" out_port="mult_9x9.out"/>
								<delay_constant in_port="mult_9x9.b" max="1.523e-9" out_port="mult_9x9.out"/>
							</pb_type>
							<interconnect>
								<direct input="mult_9x9_slice.A_cfg" name="a2a" output="mult_9x9.a"/>
								<direct input="mult_9x9_slice.B_cfg" name="b2b" output="mult_9x9.b"/>
								<direct input="mult_9x9.out" name="out2out" output="mult_9x9_slice.OUT_cfg"/>
							</interconnect>
							<power method="pin-toggle">
								<port energy_per_toggle="1.45e-12" name="A_cfg"/>
								<port energy_per_toggle="1.45e-12" name="B_cfg"/>
								<static_power power_per_instance="0.0"/>
							</power>
						</pb_type>
						<interconnect>
							<direct input="divisible_mult_18x18.a" name="a2a" output="mult_9x9_slice[1:0].A_cfg"/>
							<direct input="divisible_mult_18x18.b" name="b2b" output="mult_9x9_slice[1:0].B_cfg"/>
							<direct input="mult_9x9_slice[1:0].OUT_cfg" name="out2out" output="divisible_mult_18x18.out"/>
						</interconnect>
					</mode>
					<mode name="mult_18x18">
						<pb_type name="mult_18x18_slice" num_pb="1">
							<input name="A_cfg" num_pins="18"/>
							<input name="B_cfg" num_pins="18"/>
							<output name="OUT_cfg" num_pins="36"/>
							<pb_type blif_model=".subckt multiply" name="mult_18x18" num_pb="1">
								<input name="a" num_pins="18"/>
								<input name="b" num_pins="18"/>
								<output name="out" num_pins="36"/>
								<delay_constant in_port="mult_18x18.a" max="1.523e-9" out_port="mult_18x18.out"/>
								<delay_constant in_port="mult_18x18.b" max="1.523e-9" out_port="mult_18x18.out"/>
							</pb_type>
							<interconnect>
								<direct input="mult_18x18_slice.A_cfg" name="a2a" output="mult_18x18.a"/>
								<direct input="mult_18x18_slice.B_cfg" name="b2b" output="mult_18x18.b"/>
								<direct input="mult_18x18.out" name="out2out" output="mult_18x18_slice.OUT_cfg"/>
							</interconnect>
							<power method="pin-toggle">
								<port energy_per_toggle="1.09e-12" name="A_cfg"/>
								<port energy_per_toggle="1.09e-12" name="B_cfg"/>
								<static_power power_per_instance="0.0"/>
							</power>
						</pb_type>
						<interconnect>
							<direct input="divisible_mult_18x18.a" name="a2a" output="mult_18x18_slice.A_cfg"/>
							<direct input="divisible_mult_18x18.b" name="b2b" output="mult_18x18_slice.B_cfg"/>
							<direct input="mult_18x18_slice.OUT_cfg" name="out2out" output="divisible_mult_18x18.out"/>
						</interconnect>
					</mode>
					<power method="sum-of-children"/>
				</pb_type>
				<interconnect>
					<direct input="mult_36.a" name="a2a" output="divisible_mult_18x18[1:0].a">
						<delay_constant in_port="mult_36.a" max="134e-12" out_port="divisible_mult_18x18[1:0].a"/>
					</direct>
					<direct input="mult_36.b" name="b2b" output="divisible_mult_18x18[1:0].b">
						<delay_constant in_port="mult_36.b" max="134e-12" out_port="divisible_mult_18x18[1:0].b"/>
					</direct>
					<direct input="divisible_mult_18x18[1:0].out" name="out2out" output="mult_36.out">
						<delay_constant in_port="divisible_mult_18x18[1:0].out" max="1.09e-9" out_port="mult_36.out"/>
					</direct>
				</interconnect>
			</mode>
			<mode name="mult_36x36">
				<pb_type name="mult_36x36_slice" num_pb="1">
					<input name="A_cfg" num_pins="36"/>
					<input name="B_cfg" num_pins="36"/>
					<output name="OUT_cfg" num_pins="72"/>
					<pb_type blif_model=".subckt multiply" name="mult_36x36" num_pb="1">
						<input name="a" num_pins="36"/>
						<input name="b" num_pins="36"/>
						<output name="out" num_pins="72"/>
						<delay_constant in_port="mult_36x36.a" max="1.523e-9" out_port="mult_36x36.out"/>
						<delay_constant in_port="mult_36x36.b" max="1.523e-9" out_port="mult_36x36.out"/>
					</pb_type>
					<interconnect>
						<direct input="mult_36x36_slice.A_cfg" name="a2a" output="mult_36x36.a"/>
						<direct input="mult_36x36_slice.B_cfg" name="b2b" output="mult_36x36.b"/>
						<direct input="mult_36x36.out" name="out2out" output="mult_36x36_slice.OUT_cfg"/>
					</interconnect>
					<power method="pin-toggle">
						<port energy_per_toggle="2.13e-12" name="A_cfg"/>
						<port energy_per_toggle="2.13e-12" name="B_cfg"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="mult_36.a" name="a2a" output="mult_36x36_slice.A_cfg">
						<delay_constant in_port="mult_36.a" max="134e-12" out_port="mult_36x36_slice.A_cfg"/>
					</direct>
					<direct input="mult_36.b" name="b2b" output="mult_36x36_slice.B_cfg">
						<delay_constant in_port="mult_36.b" max="134e-12" out_port="mult_36x36_slice.B_cfg"/>
					</direct>
					<direct input="mult_36x36_slice.OUT_cfg" name="out2out" output="mult_36.out">
						<delay_constant in_port="mult_36x36_slice.OUT_cfg" max="1.93e-9" out_port="mult_36.out"/>
					</direct>
				</interconnect>
			</mode>
			<fc in_type="frac" in_val="0 0 0 0" out_type="frac" out_val="0 0 0 0"/>
			<pinlocations pattern="spread"/>
			<power method="sum-of-children"/>
		</pb_type>
		<pb_type area="548000" height="6" name="memory">
			<input name="addr1" num_pins="15"/>
			<input name="addr2" num_pins="15"/>
			<input name="data" num_pins="64"/>
			<input name="we1" num_pins="1"/>
			<input name="we2" num_pins="1"/>
			<output name="out" num_pins="64"/>
			<clock name="clk" num_pins="1"/>
			<mode name="mem_512x64_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_512x64_sp" num_pb="1">
					<input name="addr" num_pins="9" port_class="address"/>
					<input name="data" num_pins="64" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="64" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_512x64_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_512x64_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_512x64_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_512x64_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[8:0]" name="address1" output="mem_512x64_sp.addr">
						<delay_constant in_port="memory.addr1[8:0]" max="132e-12" out_port="mem_512x64_sp.addr"/>
					</direct>
					<direct input="memory.data[63:0]" name="data1" output="mem_512x64_sp.data">
						<delay_constant in_port="memory.data[63:0]" max="132e-12" out_port="mem_512x64_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_512x64_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_512x64_sp.we"/>
					</direct>
					<direct input="mem_512x64_sp.out" name="dataout1" output="memory.out[63:0]">
						<delay_constant in_port="mem_512x64_sp.out" max="40e-12" out_port="memory.out[63:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_512x64_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_1024x32_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_1024x32_sp" num_pb="1">
					<input name="addr" num_pins="10" port_class="address"/>
					<input name="data" num_pins="32" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="32" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_1024x32_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_1024x32_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[9:0]" name="address1" output="mem_1024x32_sp.addr">
						<delay_constant in_port="memory.addr1[9:0]" max="132e-12" out_port="mem_1024x32_sp.addr"/>
					</direct>
					<direct input="memory.data[31:0]" name="data1" output="mem_1024x32_sp.data">
						<delay_constant in_port="memory.data[31:0]" max="132e-12" out_port="mem_1024x32_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_1024x32_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_1024x32_sp.we"/>
					</direct>
					<direct input="mem_1024x32_sp.out" name="dataout1" output="memory.out[31:0]">
						<delay_constant in_port="mem_1024x32_sp.out" max="40e-12" out_port="memory.out[31:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_1024x32_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_2048x16_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_2048x16_sp" num_pb="1">
					<input name="addr" num_pins="11" port_class="address"/>
					<input name="data" num_pins="16" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="16" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_2048x16_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x16_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[10:0]" name="address1" output="mem_2048x16_sp.addr">
						<delay_constant in_port="memory.addr1[10:0]" max="132e-12" out_port="mem_2048x16_sp.addr"/>
					</direct>
					<direct input="memory.data[15:0]" name="data1" output="mem_2048x16_sp.data">
						<delay_constant in_port="memory.data[15:0]" max="132e-12" out_port="mem_2048x16_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_2048x16_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_2048x16_sp.we"/>
					</direct>
					<direct input="mem_2048x16_sp.out" name="dataout1" output="memory.out[15:0]">
						<delay_constant in_port="mem_2048x16_sp.out" max="40e-12" out_port="memory.out[15:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_2048x16_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_4096x8_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_4096x8_sp" num_pb="1">
					<input name="addr" num_pins="12" port_class="address"/>
					<input name="data" num_pins="8" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="8" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_4096x8_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_4096x8_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_4096x8_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_4096x8_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[11:0]" name="address1" output="mem_4096x8_sp.addr">
						<delay_constant in_port="memory.addr1[11:0]" max="132e-12" out_port="mem_4096x8_sp.addr"/>
					</direct>
					<direct input="memory.data[7:0]" name="data1" output="mem_4096x8_sp.data">
						<delay_constant in_port="memory.data[7:0]" max="132e-12" out_port="mem_4096x8_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_4096x8_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_4096x8_sp.we"/>
					</direct>
					<direct input="mem_4096x8_sp.out" name="dataout1" output="memory.out[7:0]">
						<delay_constant in_port="mem_4096x8_sp.out" max="40e-12" out_port="memory.out[7:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_4096x8_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_8192x4_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_8192x4_sp" num_pb="1">
					<input name="addr" num_pins="13" port_class="address"/>
					<input name="data" num_pins="4" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="4" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_8192x4_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_8192x4_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[12:0]" name="address1" output="mem_8192x4_sp.addr">
						<delay_constant in_port="memory.addr1[12:0]" max="132e-12" out_port="mem_8192x4_sp.addr"/>
					</direct>
					<direct input="memory.data[3:0]" name="data1" output="mem_8192x4_sp.data">
						<delay_constant in_port="memory.data[3:0]" max="132e-12" out_port="mem_8192x4_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_8192x4_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_8192x4_sp.we"/>
					</direct>
					<direct input="mem_8192x4_sp.out" name="dataout1" output="memory.out[3:0]">
						<delay_constant in_port="mem_8192x4_sp.out" max="40e-12" out_port="memory.out[3:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_8192x4_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_16384x2_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_16384x2_sp" num_pb="1">
					<input name="addr" num_pins="14" port_class="address"/>
					<input name="data" num_pins="2" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="2" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_16384x2_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_16384x2_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[13:0]" name="address1" output="mem_16384x2_sp.addr">
						<delay_constant in_port="memory.addr1[13:0]" max="132e-12" out_port="mem_16384x2_sp.addr"/>
					</direct>
					<direct input="memory.data[1:0]" name="data1" output="mem_16384x2_sp.data">
						<delay_constant in_port="memory.data[1:0]" max="132e-12" out_port="mem_16384x2_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_16384x2_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_16384x2_sp.we"/>
					</direct>
					<direct input="mem_16384x2_sp.out" name="dataout1" output="memory.out[1:0]">
						<delay_constant in_port="mem_16384x2_sp.out" max="40e-12" out_port="memory.out[1:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_16384x2_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_32768x1_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_32768x1_sp" num_pb="1">
					<input name="addr" num_pins="15" port_class="address"/>
					<input name="data" num_pins="1" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="1" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_32768x1_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_32768x1_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[14:0]" name="address1" output="mem_32768x1_sp.addr">
						<delay_constant in_port="memory.addr1[14:0]" max="132e-12" out_port="mem_32768x1_sp.addr"/>
					</direct>
					<direct input="memory.data[0:0]" name="data1" output="mem_32768x1_sp.data">
						<delay_constant in_port="memory.data[0:0]" max="132e-12" out_port="mem_32768x1_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_32768x1_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_32768x1_sp.we"/>
					</direct>
					<direct input="mem_32768x1_sp.out" name="dataout1" output="memory.out[0:0]">
						<delay_constant in_port="mem_32768x1_sp.out" max="40e-12" out_port="memory.out[0:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_32768x1_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_1024x32_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_1024x32_dp" num_pb="1">
					<input name="addr1" num_pins="10" port_class="address1"/>
					<input name="addr2" num_pins="10" port_class="address2"/>
					<input name="data1" num_pins="32" port_class="data_in1"/>
					<input name="data2" num_pins="32" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="32" port_class="data_out1"/>
					<output name="out2" num_pins="32" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_1024x32_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_1024x32_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_1024x32_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[9:0]" name="address1" output="mem_1024x32_dp.addr1">
						<delay_constant in_port="memory.addr1[9:0]" max="132e-12" out_port="mem_1024x32_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[9:0]" name="address2" output="mem_1024x32_dp.addr2">
						<delay_constant in_port="memory.addr2[9:0]" max="132e-12" out_port="mem_1024x32_dp.addr2"/>
					</direct>
					<direct input="memory.data[31:0]" name="data1" output="mem_1024x32_dp.data1">
						<delay_constant in_port="memory.data[31:0]" max="132e-12" out_port="mem_1024x32_dp.data1"/>
					</direct>
					<direct input="memory.data[63:32]" name="data2" output="mem_1024x32_dp.data2">
						<delay_constant in_port="memory.data[63:32]" max="132e-12" out_port="mem_1024x32_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_1024x32_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_1024x32_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_1024x32_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_1024x32_dp.we2"/>
					</direct>
					<direct input="mem_1024x32_dp.out1" name="dataout1" output="memory.out[31:0]">
						<delay_constant in_port="mem_1024x32_dp.out1" max="40e-12" out_port="memory.out[31:0]"/>
					</direct>
					<direct input="mem_1024x32_dp.out2" name="dataout2" output="memory.out[63:32]">
						<delay_constant in_port="mem_1024x32_dp.out2" max="40e-12" out_port="memory.out[63:32]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_1024x32_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_2048x16_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_2048x16_dp" num_pb="1">
					<input name="addr1" num_pins="11" port_class="address1"/>
					<input name="addr2" num_pins="11" port_class="address2"/>
					<input name="data1" num_pins="16" port_class="data_in1"/>
					<input name="data2" num_pins="16" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="16" port_class="data_out1"/>
					<output name="out2" num_pins="16" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_2048x16_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x16_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x16_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[10:0]" name="address1" output="mem_2048x16_dp.addr1">
						<delay_constant in_port="memory.addr1[10:0]" max="132e-12" out_port="mem_2048x16_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[10:0]" name="address2" output="mem_2048x16_dp.addr2">
						<delay_constant in_port="memory.addr2[10:0]" max="132e-12" out_port="mem_2048x16_dp.addr2"/>
					</direct>
					<direct input="memory.data[15:0]" name="data1" output="mem_2048x16_dp.data1">
						<delay_constant in_port="memory.data[15:0]" max="132e-12" out_port="mem_2048x16_dp.data1"/>
					</direct>
					<direct input="memory.data[31:16]" name="data2" output="mem_2048x16_dp.data2">
						<delay_constant in_port="memory.data[31:16]" max="132e-12" out_port="mem_2048x16_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_2048x16_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_2048x16_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_2048x16_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_2048x16_dp.we2"/>
					</direct>
					<direct input="mem_2048x16_dp.out1" name="dataout1" output="memory.out[15:0]">
						<delay_constant in_port="mem_2048x16_dp.out1" max="40e-12" out_port="memory.out[15:0]"/>
					</direct>
					<direct input="mem_2048x16_dp.out2" name="dataout2" output="memory.out[31:16]">
						<delay_constant in_port="mem_2048x16_dp.out2" max="40e-12" out_port="memory.out[31:16]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_2048x16_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_2048x8_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_2048x8_dp" num_pb="1">
					<input name="addr1" num_pins="12" port_class="address1"/>
					<input name="addr2" num_pins="12" port_class="address2"/>
					<input name="data1" num_pins="8" port_class="data_in1"/>
					<input name="data2" num_pins="8" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="8" port_class="data_out1"/>
					<output name="out2" num_pins="8" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_2048x8_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x8_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x8_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[11:0]" name="address1" output="mem_2048x8_dp.addr1">
						<delay_constant in_port="memory.addr1[11:0]" max="132e-12" out_port="mem_2048x8_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[11:0]" name="address2" output="mem_2048x8_dp.addr2">
						<delay_constant in_port="memory.addr2[11:0]" max="132e-12" out_port="mem_2048x8_dp.addr2"/>
					</direct>
					<direct input="memory.data[7:0]" name="data1" output="mem_2048x8_dp.data1">
						<delay_constant in_port="memory.data[7:0]" max="132e-12" out_port="mem_2048x8_dp.data1"/>
					</direct>
					<direct input="memory.data[15:8]" name="data2" output="mem_2048x8_dp.data2">
						<delay_constant in_port="memory.data[15:8]" max="132e-12" out_port="mem_2048x8_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_2048x8_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_2048x8_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_2048x8_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_2048x8_dp.we2"/>
					</direct>
					<direct input="mem_2048x8_dp.out1" name="dataout1" output="memory.out[7:0]">
						<delay_constant in_port="mem_2048x8_dp.out1" max="40e-12" out_port="memory.out[7:0]"/>
					</direct>
					<direct input="mem_2048x8_dp.out2" name="dataout2" output="memory.out[15:8]">
						<delay_constant in_port="mem_2048x8_dp.out2" max="40e-12" out_port="memory.out[15:8]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_2048x8_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_8192x4_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_8192x4_dp" num_pb="1">
					<input name="addr1" num_pins="13" port_class="address1"/>
					<input name="addr2" num_pins="13" port_class="address2"/>
					<input name="data1" num_pins="4" port_class="data_in1"/>
					<input name="data2" num_pins="4" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="4" port_class="data_out1"/>
					<output name="out2" num_pins="4" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_8192x4_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_8192x4_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_8192x4_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[12:0]" name="address1" output="mem_8192x4_dp.addr1">
						<delay_constant in_port="memory.addr1[12:0]" max="132e-12" out_port="mem_8192x4_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[12:0]" name="address2" output="mem_8192x4_dp.addr2">
						<delay_constant in_port="memory.addr2[12:0]" max="132e-12" out_port="mem_8192x4_dp.addr2"/>
					</direct>
					<direct input="memory.data[3:0]" name="data1" output="mem_8192x4_dp.data1">
						<delay_constant in_port="memory.data[3:0]" max="132e-12" out_port="mem_8192x4_dp.data1"/>
					</direct>
					<direct input="memory.data[7:4]" name="data2" output="mem_8192x4_dp.data2">
						<delay_constant in_port="memory.data[7:4]" max="132e-12" out_port="mem_8192x4_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_8192x4_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_8192x4_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_8192x4_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_8192x4_dp.we2"/>
					</direct>
					<direct input="mem_8192x4_dp.out1" name="dataout1" output="memory.out[3:0]">
						<delay_constant in_port="mem_8192x4_dp.out1" max="40e-12" out_port="memory.out[3:0]"/>
					</direct>
					<direct input="mem_8192x4_dp.out2" name="dataout2" output="memory.out[7:4]">
						<delay_constant in_port="mem_8192x4_dp.out2" max="40e-12" out_port="memory.out[7:4]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_8192x4_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_16384x2_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_16384x2_dp" num_pb="1">
					<input name="addr1" num_pins="14" port_class="address1"/>
					<input name="addr2" num_pins="14" port_class="address2"/>
					<input name="data1" num_pins="2" port_class="data_in1"/>
					<input name="data2" num_pins="2" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="2" port_class="data_out1"/>
					<output name="out2" num_pins="2" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_16384x2_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_16384x2_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_16384x2_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[13:0]" name="address1" output="mem_16384x2_dp.addr1">
						<delay_constant in_port="memory.addr1[13:0]" max="132e-12" out_port="mem_16384x2_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[13:0]" name="address2" output="mem_16384x2_dp.addr2">
						<delay_constant in_port="memory.addr2[13:0]" max="132e-12" out_port="mem_16384x2_dp.addr2"/>
					</direct>
					<direct input="memory.data[1:0]" name="data1" output="mem_16384x2_dp.data1">
						<delay_constant in_port="memory.data[1:0]" max="132e-12" out_port="mem_16384x2_dp.data1"/>
					</direct>
					<direct input="memory.data[3:2]" name="data2" output="mem_16384x2_dp.data2">
						<delay_constant in_port="memory.data[3:2]" max="132e-12" out_port="mem_16384x2_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_16384x2_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_16384x2_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_16384x2_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_16384x2_dp.we2"/>
					</direct>
					<direct input="mem_16384x2_dp.out1" name="dataout1" output="memory.out[1:0]">
						<delay_constant in_port="mem_16384x2_dp.out1" max="40e-12" out_port="memory.out[1:0]"/>
					</direct>
					<direct input="mem_16384x2_dp.out2" name="dataout2" output="memory.out[3:2]">
						<delay_constant in_port="mem_16384x2_dp.out2" max="40e-12" out_port="memory.out[3:2]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_16384x2_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_32768x1_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_32768x1_dp" num_pb="1">
					<input name="addr1" num_pins="15" port_class="address1"/>
					<input name="addr2" num_pins="15" port_class="address2"/>
					<input name="data1" num_pins="1" port_class="data_in1"/>
					<input name="data2" num_pins="1" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="1" port_class="data_out1"/>
					<output name="out2" num_pins="1" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_32768x1_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_32768x1_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_32768x1_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[14:0]" name="address1" output="mem_32768x1_dp.addr1">
						<delay_constant in_port="memory.addr1[14:0]" max="132e-12" out_port="mem_32768x1_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[14:0]" name="address2" output="mem_32768x1_dp.addr2">
						<delay_constant in_port="memory.addr2[14:0]" max="132e-12" out_port="mem_32768x1_dp.addr2"/>
					</direct>
					<direct input="memory.data[0:0]" name="data1" output="mem_32768x1_dp.data1">
						<delay_constant in_port="memory.data[0:0]" max="132e-12" out_port="mem_32768x1_dp.data1"/>
					</direct>
					<direct input="memory.data[1:1]" name="data2" output="mem_32768x1_dp.data2">
						<delay_constant in_port="memory.data[1:1]" max="132e-12" out_port="mem_32768x1_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_32768x1_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_32768x1_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_32768x1_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_32768x1_dp.we2"/>
					</direct>
					<direct input="mem_32768x1_dp.out1" name="dataout1" output="memory.out[0:0]">
						<delay_constant in_port="mem_32768x1_dp.out1" max="40e-12" out_port="memory.out[0:0]"/>
					</direct>
					<direct input="mem_32768x1_dp.out2" name="dataout2" output="memory.out[1:1]">
						<delay_constant in_port="mem_32768x1_dp.out2" max="40e-12" out_port="memory.out[1:1]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_32768x1_dp.clk"/>
				</interconnect>
			</mode>
			<fc in_type="frac" in_val="0 0 0 0" out_type="frac" out_val="0 0 0 0"/>
			<pinlocations pattern="spread"/>
			<power method="sum-of-children"/>
		</pb_type>
	</complexblocklist>
	<power>
		<local_interconnect C_wire="2.5e-10"/>
		<mux_transistor_size mux_transistor_size="3"/>
		<FF_size FF_size="4"/>
		<LUT_transistor_size LUT_transistor_size="4"/>
	</power>
	<clocks>
		<clock C_wire="2.5e-10" buffer_size="auto"/>
	</clocks>
</architecture>
