INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/exchange_src/counter60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter60
WARNING: [VRFC 10-1315] redeclaration of ansi port dout is not allowed [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/exchange_src/counter60.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/exchange_src/counter60.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/counter_60_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_60_tb
