#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2776ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2777180 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27682d0 .functor NOT 1, L_0x27d3560, C4<0>, C4<0>, C4<0>;
L_0x27d3340 .functor XOR 2, L_0x27d31e0, L_0x27d32a0, C4<00>, C4<00>;
L_0x27d3450 .functor XOR 2, L_0x27d3340, L_0x27d33b0, C4<00>, C4<00>;
v0x27cb2d0_0 .net *"_ivl_10", 1 0, L_0x27d33b0;  1 drivers
v0x27cb3d0_0 .net *"_ivl_12", 1 0, L_0x27d3450;  1 drivers
v0x27cb4b0_0 .net *"_ivl_2", 1 0, L_0x27ce690;  1 drivers
v0x27cb570_0 .net *"_ivl_4", 1 0, L_0x27d31e0;  1 drivers
v0x27cb650_0 .net *"_ivl_6", 1 0, L_0x27d32a0;  1 drivers
v0x27cb780_0 .net *"_ivl_8", 1 0, L_0x27d3340;  1 drivers
v0x27cb860_0 .net "a", 0 0, v0x27c6070_0;  1 drivers
v0x27cb900_0 .net "b", 0 0, v0x27c6110_0;  1 drivers
v0x27cb9a0_0 .net "c", 0 0, v0x27c61b0_0;  1 drivers
v0x27cba40_0 .var "clk", 0 0;
v0x27cbae0_0 .net "d", 0 0, v0x27c62f0_0;  1 drivers
v0x27cbb80_0 .net "out_pos_dut", 0 0, L_0x27d3060;  1 drivers
v0x27cbc20_0 .net "out_pos_ref", 0 0, L_0x27cd150;  1 drivers
v0x27cbcc0_0 .net "out_sop_dut", 0 0, L_0x27ce1e0;  1 drivers
v0x27cbd60_0 .net "out_sop_ref", 0 0, L_0x27a0820;  1 drivers
v0x27cbe00_0 .var/2u "stats1", 223 0;
v0x27cbea0_0 .var/2u "strobe", 0 0;
v0x27cbf40_0 .net "tb_match", 0 0, L_0x27d3560;  1 drivers
v0x27cc010_0 .net "tb_mismatch", 0 0, L_0x27682d0;  1 drivers
v0x27cc0b0_0 .net "wavedrom_enable", 0 0, v0x27c65c0_0;  1 drivers
v0x27cc180_0 .net "wavedrom_title", 511 0, v0x27c6660_0;  1 drivers
L_0x27ce690 .concat [ 1 1 0 0], L_0x27cd150, L_0x27a0820;
L_0x27d31e0 .concat [ 1 1 0 0], L_0x27cd150, L_0x27a0820;
L_0x27d32a0 .concat [ 1 1 0 0], L_0x27d3060, L_0x27ce1e0;
L_0x27d33b0 .concat [ 1 1 0 0], L_0x27cd150, L_0x27a0820;
L_0x27d3560 .cmp/eeq 2, L_0x27ce690, L_0x27d3450;
S_0x2777310 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2777180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27686b0 .functor AND 1, v0x27c61b0_0, v0x27c62f0_0, C4<1>, C4<1>;
L_0x2768a90 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x2768e70 .functor NOT 1, v0x27c6110_0, C4<0>, C4<0>, C4<0>;
L_0x27690f0 .functor AND 1, L_0x2768a90, L_0x2768e70, C4<1>, C4<1>;
L_0x2781b80 .functor AND 1, L_0x27690f0, v0x27c61b0_0, C4<1>, C4<1>;
L_0x27a0820 .functor OR 1, L_0x27686b0, L_0x2781b80, C4<0>, C4<0>;
L_0x27cc5d0 .functor NOT 1, v0x27c6110_0, C4<0>, C4<0>, C4<0>;
L_0x27cc640 .functor OR 1, L_0x27cc5d0, v0x27c62f0_0, C4<0>, C4<0>;
L_0x27cc750 .functor AND 1, v0x27c61b0_0, L_0x27cc640, C4<1>, C4<1>;
L_0x27cc810 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27cc8e0 .functor OR 1, L_0x27cc810, v0x27c6110_0, C4<0>, C4<0>;
L_0x27cc950 .functor AND 1, L_0x27cc750, L_0x27cc8e0, C4<1>, C4<1>;
L_0x27ccad0 .functor NOT 1, v0x27c6110_0, C4<0>, C4<0>, C4<0>;
L_0x27ccb40 .functor OR 1, L_0x27ccad0, v0x27c62f0_0, C4<0>, C4<0>;
L_0x27cca60 .functor AND 1, v0x27c61b0_0, L_0x27ccb40, C4<1>, C4<1>;
L_0x27cccd0 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27ccdd0 .functor OR 1, L_0x27cccd0, v0x27c62f0_0, C4<0>, C4<0>;
L_0x27cce90 .functor AND 1, L_0x27cca60, L_0x27ccdd0, C4<1>, C4<1>;
L_0x27cd040 .functor XNOR 1, L_0x27cc950, L_0x27cce90, C4<0>, C4<0>;
v0x2767c00_0 .net *"_ivl_0", 0 0, L_0x27686b0;  1 drivers
v0x2768000_0 .net *"_ivl_12", 0 0, L_0x27cc5d0;  1 drivers
v0x27683e0_0 .net *"_ivl_14", 0 0, L_0x27cc640;  1 drivers
v0x27687c0_0 .net *"_ivl_16", 0 0, L_0x27cc750;  1 drivers
v0x2768ba0_0 .net *"_ivl_18", 0 0, L_0x27cc810;  1 drivers
v0x2768f80_0 .net *"_ivl_2", 0 0, L_0x2768a90;  1 drivers
v0x2769200_0 .net *"_ivl_20", 0 0, L_0x27cc8e0;  1 drivers
v0x27c45e0_0 .net *"_ivl_24", 0 0, L_0x27ccad0;  1 drivers
v0x27c46c0_0 .net *"_ivl_26", 0 0, L_0x27ccb40;  1 drivers
v0x27c47a0_0 .net *"_ivl_28", 0 0, L_0x27cca60;  1 drivers
v0x27c4880_0 .net *"_ivl_30", 0 0, L_0x27cccd0;  1 drivers
v0x27c4960_0 .net *"_ivl_32", 0 0, L_0x27ccdd0;  1 drivers
v0x27c4a40_0 .net *"_ivl_36", 0 0, L_0x27cd040;  1 drivers
L_0x7fcf60135018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27c4b00_0 .net *"_ivl_38", 0 0, L_0x7fcf60135018;  1 drivers
v0x27c4be0_0 .net *"_ivl_4", 0 0, L_0x2768e70;  1 drivers
v0x27c4cc0_0 .net *"_ivl_6", 0 0, L_0x27690f0;  1 drivers
v0x27c4da0_0 .net *"_ivl_8", 0 0, L_0x2781b80;  1 drivers
v0x27c4e80_0 .net "a", 0 0, v0x27c6070_0;  alias, 1 drivers
v0x27c4f40_0 .net "b", 0 0, v0x27c6110_0;  alias, 1 drivers
v0x27c5000_0 .net "c", 0 0, v0x27c61b0_0;  alias, 1 drivers
v0x27c50c0_0 .net "d", 0 0, v0x27c62f0_0;  alias, 1 drivers
v0x27c5180_0 .net "out_pos", 0 0, L_0x27cd150;  alias, 1 drivers
v0x27c5240_0 .net "out_sop", 0 0, L_0x27a0820;  alias, 1 drivers
v0x27c5300_0 .net "pos0", 0 0, L_0x27cc950;  1 drivers
v0x27c53c0_0 .net "pos1", 0 0, L_0x27cce90;  1 drivers
L_0x27cd150 .functor MUXZ 1, L_0x7fcf60135018, L_0x27cc950, L_0x27cd040, C4<>;
S_0x27c5540 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2777180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27c6070_0 .var "a", 0 0;
v0x27c6110_0 .var "b", 0 0;
v0x27c61b0_0 .var "c", 0 0;
v0x27c6250_0 .net "clk", 0 0, v0x27cba40_0;  1 drivers
v0x27c62f0_0 .var "d", 0 0;
v0x27c63e0_0 .var/2u "fail", 0 0;
v0x27c6480_0 .var/2u "fail1", 0 0;
v0x27c6520_0 .net "tb_match", 0 0, L_0x27d3560;  alias, 1 drivers
v0x27c65c0_0 .var "wavedrom_enable", 0 0;
v0x27c6660_0 .var "wavedrom_title", 511 0;
E_0x2775960/0 .event negedge, v0x27c6250_0;
E_0x2775960/1 .event posedge, v0x27c6250_0;
E_0x2775960 .event/or E_0x2775960/0, E_0x2775960/1;
S_0x27c5870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27c5540;
 .timescale -12 -12;
v0x27c5ab0_0 .var/2s "i", 31 0;
E_0x2775800 .event posedge, v0x27c6250_0;
S_0x27c5bb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27c5540;
 .timescale -12 -12;
v0x27c5db0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c5e90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27c5540;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c6840 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2777180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27cd300 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27cd390 .functor AND 1, L_0x27cd300, v0x27c6110_0, C4<1>, C4<1>;
L_0x27cd580 .functor NOT 1, v0x27c61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27cd700 .functor AND 1, L_0x27cd390, L_0x27cd580, C4<1>, C4<1>;
L_0x27cd840 .functor AND 1, L_0x27cd700, v0x27c62f0_0, C4<1>, C4<1>;
L_0x27cda10 .functor AND 1, v0x27c6070_0, v0x27c6110_0, C4<1>, C4<1>;
L_0x27cdbd0 .functor AND 1, L_0x27cda10, v0x27c61b0_0, C4<1>, C4<1>;
L_0x27cdc90 .functor AND 1, L_0x27cdbd0, v0x27c62f0_0, C4<1>, C4<1>;
L_0x27cdda0 .functor OR 1, L_0x27cd840, L_0x27cdc90, C4<0>, C4<0>;
L_0x27cdeb0 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27cdf80 .functor AND 1, L_0x27cdeb0, v0x27c6110_0, C4<1>, C4<1>;
L_0x27cdff0 .functor AND 1, L_0x27cdf80, v0x27c61b0_0, C4<1>, C4<1>;
L_0x27ce120 .functor AND 1, L_0x27cdff0, v0x27c62f0_0, C4<1>, C4<1>;
L_0x27ce1e0 .functor OR 1, L_0x27cdda0, L_0x27ce120, C4<0>, C4<0>;
L_0x27ce0b0 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27ce3c0 .functor OR 1, L_0x27ce0b0, v0x27c6110_0, C4<0>, C4<0>;
L_0x27ce510 .functor NOT 1, v0x27c61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27ce580 .functor OR 1, L_0x27ce3c0, L_0x27ce510, C4<0>, C4<0>;
L_0x27ce730 .functor OR 1, L_0x27ce580, v0x27c62f0_0, C4<0>, C4<0>;
L_0x27ce7f0 .functor OR 1, v0x27c6070_0, v0x27c6110_0, C4<0>, C4<0>;
L_0x27ce910 .functor NOT 1, v0x27c61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27ce980 .functor OR 1, L_0x27ce7f0, L_0x27ce910, C4<0>, C4<0>;
L_0x27ceb50 .functor NOT 1, v0x27c62f0_0, C4<0>, C4<0>, C4<0>;
L_0x27cebc0 .functor OR 1, L_0x27ce980, L_0x27ceb50, C4<0>, C4<0>;
L_0x27ceda0 .functor AND 1, L_0x27ce730, L_0x27cebc0, C4<1>, C4<1>;
L_0x27ceeb0 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27cf000 .functor OR 1, L_0x27ceeb0, v0x27c6110_0, C4<0>, C4<0>;
L_0x27cf0c0 .functor OR 1, L_0x27cf000, v0x27c61b0_0, C4<0>, C4<0>;
L_0x27cf270 .functor OR 1, L_0x27cf0c0, v0x27c62f0_0, C4<0>, C4<0>;
L_0x27cf330 .functor AND 1, L_0x27ceda0, L_0x27cf270, C4<1>, C4<1>;
L_0x27cf540 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27cf5b0 .functor NOT 1, v0x27c6110_0, C4<0>, C4<0>, C4<0>;
L_0x27cf730 .functor OR 1, L_0x27cf540, L_0x27cf5b0, C4<0>, C4<0>;
L_0x27cf840 .functor NOT 1, v0x27c61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27cf9d0 .functor OR 1, L_0x27cf730, L_0x27cf840, C4<0>, C4<0>;
L_0x27cfae0 .functor NOT 1, v0x27c62f0_0, C4<0>, C4<0>, C4<0>;
L_0x27cfc80 .functor OR 1, L_0x27cf9d0, L_0x27cfae0, C4<0>, C4<0>;
L_0x27cfd90 .functor AND 1, L_0x27cf330, L_0x27cfc80, C4<1>, C4<1>;
L_0x27cfb50 .functor OR 1, v0x27c6070_0, v0x27c6110_0, C4<0>, C4<0>;
L_0x27cfbc0 .functor OR 1, L_0x27cfb50, v0x27c61b0_0, C4<0>, C4<0>;
L_0x27cfff0 .functor NOT 1, v0x27c62f0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0060 .functor OR 1, L_0x27cfbc0, L_0x27cfff0, C4<0>, C4<0>;
L_0x27d02d0 .functor AND 1, L_0x27cfd90, L_0x27d0060, C4<1>, C4<1>;
L_0x27d03e0 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27d05c0 .functor OR 1, L_0x27d03e0, v0x27c6110_0, C4<0>, C4<0>;
L_0x27d0680 .functor NOT 1, v0x27c61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0a80 .functor OR 1, L_0x27d05c0, L_0x27d0680, C4<0>, C4<0>;
L_0x27d0b90 .functor NOT 1, v0x27c62f0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0fa0 .functor OR 1, L_0x27d0a80, L_0x27d0b90, C4<0>, C4<0>;
L_0x27d10b0 .functor AND 1, L_0x27d02d0, L_0x27d0fa0, C4<1>, C4<1>;
L_0x27d1360 .functor NOT 1, v0x27c6070_0, C4<0>, C4<0>, C4<0>;
L_0x27d15e0 .functor OR 1, L_0x27d1360, v0x27c6110_0, C4<0>, C4<0>;
L_0x27d1850 .functor OR 1, L_0x27d15e0, v0x27c61b0_0, C4<0>, C4<0>;
L_0x27d1910 .functor NOT 1, v0x27c62f0_0, C4<0>, C4<0>, C4<0>;
L_0x27d1b40 .functor OR 1, L_0x27d1850, L_0x27d1910, C4<0>, C4<0>;
L_0x27d1c50 .functor AND 1, L_0x27d10b0, L_0x27d1b40, C4<1>, C4<1>;
L_0x27d1f30 .functor NOT 1, v0x27c6110_0, C4<0>, C4<0>, C4<0>;
L_0x27d1fa0 .functor OR 1, v0x27c6070_0, L_0x27d1f30, C4<0>, C4<0>;
L_0x27d2240 .functor NOT 1, v0x27c61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27d22b0 .functor OR 1, L_0x27d1fa0, L_0x27d2240, C4<0>, C4<0>;
L_0x27d25b0 .functor OR 1, L_0x27d22b0, v0x27c62f0_0, C4<0>, C4<0>;
L_0x27d2670 .functor AND 1, L_0x27d1c50, L_0x27d25b0, C4<1>, C4<1>;
L_0x27d2980 .functor NOT 1, v0x27c6110_0, C4<0>, C4<0>, C4<0>;
L_0x27d29f0 .functor OR 1, v0x27c6070_0, L_0x27d2980, C4<0>, C4<0>;
L_0x27d2cc0 .functor OR 1, L_0x27d29f0, v0x27c61b0_0, C4<0>, C4<0>;
L_0x27d2d80 .functor OR 1, L_0x27d2cc0, v0x27c62f0_0, C4<0>, C4<0>;
L_0x27d3060 .functor AND 1, L_0x27d2670, L_0x27d2d80, C4<1>, C4<1>;
v0x27c6a00_0 .net *"_ivl_0", 0 0, L_0x27cd300;  1 drivers
v0x27c6ae0_0 .net *"_ivl_10", 0 0, L_0x27cda10;  1 drivers
v0x27c6bc0_0 .net *"_ivl_100", 0 0, L_0x27d1360;  1 drivers
v0x27c6cb0_0 .net *"_ivl_102", 0 0, L_0x27d15e0;  1 drivers
v0x27c6d90_0 .net *"_ivl_104", 0 0, L_0x27d1850;  1 drivers
v0x27c6ec0_0 .net *"_ivl_106", 0 0, L_0x27d1910;  1 drivers
v0x27c6fa0_0 .net *"_ivl_108", 0 0, L_0x27d1b40;  1 drivers
v0x27c7080_0 .net *"_ivl_110", 0 0, L_0x27d1c50;  1 drivers
v0x27c7160_0 .net *"_ivl_112", 0 0, L_0x27d1f30;  1 drivers
v0x27c72d0_0 .net *"_ivl_114", 0 0, L_0x27d1fa0;  1 drivers
v0x27c73b0_0 .net *"_ivl_116", 0 0, L_0x27d2240;  1 drivers
v0x27c7490_0 .net *"_ivl_118", 0 0, L_0x27d22b0;  1 drivers
v0x27c7570_0 .net *"_ivl_12", 0 0, L_0x27cdbd0;  1 drivers
v0x27c7650_0 .net *"_ivl_120", 0 0, L_0x27d25b0;  1 drivers
v0x27c7730_0 .net *"_ivl_122", 0 0, L_0x27d2670;  1 drivers
v0x27c7810_0 .net *"_ivl_124", 0 0, L_0x27d2980;  1 drivers
v0x27c78f0_0 .net *"_ivl_126", 0 0, L_0x27d29f0;  1 drivers
v0x27c7ae0_0 .net *"_ivl_128", 0 0, L_0x27d2cc0;  1 drivers
v0x27c7bc0_0 .net *"_ivl_130", 0 0, L_0x27d2d80;  1 drivers
v0x27c7ca0_0 .net *"_ivl_14", 0 0, L_0x27cdc90;  1 drivers
v0x27c7d80_0 .net *"_ivl_16", 0 0, L_0x27cdda0;  1 drivers
v0x27c7e60_0 .net *"_ivl_18", 0 0, L_0x27cdeb0;  1 drivers
v0x27c7f40_0 .net *"_ivl_2", 0 0, L_0x27cd390;  1 drivers
v0x27c8020_0 .net *"_ivl_20", 0 0, L_0x27cdf80;  1 drivers
v0x27c8100_0 .net *"_ivl_22", 0 0, L_0x27cdff0;  1 drivers
v0x27c81e0_0 .net *"_ivl_24", 0 0, L_0x27ce120;  1 drivers
v0x27c82c0_0 .net *"_ivl_28", 0 0, L_0x27ce0b0;  1 drivers
v0x27c83a0_0 .net *"_ivl_30", 0 0, L_0x27ce3c0;  1 drivers
v0x27c8480_0 .net *"_ivl_32", 0 0, L_0x27ce510;  1 drivers
v0x27c8560_0 .net *"_ivl_34", 0 0, L_0x27ce580;  1 drivers
v0x27c8640_0 .net *"_ivl_36", 0 0, L_0x27ce730;  1 drivers
v0x27c8720_0 .net *"_ivl_38", 0 0, L_0x27ce7f0;  1 drivers
v0x27c8800_0 .net *"_ivl_4", 0 0, L_0x27cd580;  1 drivers
v0x27c8af0_0 .net *"_ivl_40", 0 0, L_0x27ce910;  1 drivers
v0x27c8bd0_0 .net *"_ivl_42", 0 0, L_0x27ce980;  1 drivers
v0x27c8cb0_0 .net *"_ivl_44", 0 0, L_0x27ceb50;  1 drivers
v0x27c8d90_0 .net *"_ivl_46", 0 0, L_0x27cebc0;  1 drivers
v0x27c8e70_0 .net *"_ivl_48", 0 0, L_0x27ceda0;  1 drivers
v0x27c8f50_0 .net *"_ivl_50", 0 0, L_0x27ceeb0;  1 drivers
v0x27c9030_0 .net *"_ivl_52", 0 0, L_0x27cf000;  1 drivers
v0x27c9110_0 .net *"_ivl_54", 0 0, L_0x27cf0c0;  1 drivers
v0x27c91f0_0 .net *"_ivl_56", 0 0, L_0x27cf270;  1 drivers
v0x27c92d0_0 .net *"_ivl_58", 0 0, L_0x27cf330;  1 drivers
v0x27c93b0_0 .net *"_ivl_6", 0 0, L_0x27cd700;  1 drivers
v0x27c9490_0 .net *"_ivl_60", 0 0, L_0x27cf540;  1 drivers
v0x27c9570_0 .net *"_ivl_62", 0 0, L_0x27cf5b0;  1 drivers
v0x27c9650_0 .net *"_ivl_64", 0 0, L_0x27cf730;  1 drivers
v0x27c9730_0 .net *"_ivl_66", 0 0, L_0x27cf840;  1 drivers
v0x27c9810_0 .net *"_ivl_68", 0 0, L_0x27cf9d0;  1 drivers
v0x27c98f0_0 .net *"_ivl_70", 0 0, L_0x27cfae0;  1 drivers
v0x27c99d0_0 .net *"_ivl_72", 0 0, L_0x27cfc80;  1 drivers
v0x27c9ab0_0 .net *"_ivl_74", 0 0, L_0x27cfd90;  1 drivers
v0x27c9b90_0 .net *"_ivl_76", 0 0, L_0x27cfb50;  1 drivers
v0x27c9c70_0 .net *"_ivl_78", 0 0, L_0x27cfbc0;  1 drivers
v0x27c9d50_0 .net *"_ivl_8", 0 0, L_0x27cd840;  1 drivers
v0x27c9e30_0 .net *"_ivl_80", 0 0, L_0x27cfff0;  1 drivers
v0x27c9f10_0 .net *"_ivl_82", 0 0, L_0x27d0060;  1 drivers
v0x27c9ff0_0 .net *"_ivl_84", 0 0, L_0x27d02d0;  1 drivers
v0x27ca0d0_0 .net *"_ivl_86", 0 0, L_0x27d03e0;  1 drivers
v0x27ca1b0_0 .net *"_ivl_88", 0 0, L_0x27d05c0;  1 drivers
v0x27ca290_0 .net *"_ivl_90", 0 0, L_0x27d0680;  1 drivers
v0x27ca370_0 .net *"_ivl_92", 0 0, L_0x27d0a80;  1 drivers
v0x27ca450_0 .net *"_ivl_94", 0 0, L_0x27d0b90;  1 drivers
v0x27ca530_0 .net *"_ivl_96", 0 0, L_0x27d0fa0;  1 drivers
v0x27ca610_0 .net *"_ivl_98", 0 0, L_0x27d10b0;  1 drivers
v0x27cab00_0 .net "a", 0 0, v0x27c6070_0;  alias, 1 drivers
v0x27caba0_0 .net "b", 0 0, v0x27c6110_0;  alias, 1 drivers
v0x27cac90_0 .net "c", 0 0, v0x27c61b0_0;  alias, 1 drivers
v0x27cad80_0 .net "d", 0 0, v0x27c62f0_0;  alias, 1 drivers
v0x27cae70_0 .net "out_pos", 0 0, L_0x27d3060;  alias, 1 drivers
v0x27caf30_0 .net "out_sop", 0 0, L_0x27ce1e0;  alias, 1 drivers
S_0x27cb0b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2777180;
 .timescale -12 -12;
E_0x275d9f0 .event anyedge, v0x27cbea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cbea0_0;
    %nor/r;
    %assign/vec4 v0x27cbea0_0, 0;
    %wait E_0x275d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c5540;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c63e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c6480_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27c5540;
T_4 ;
    %wait E_0x2775960;
    %load/vec4 v0x27c6520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c63e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27c5540;
T_5 ;
    %wait E_0x2775800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %wait E_0x2775800;
    %load/vec4 v0x27c63e0_0;
    %store/vec4 v0x27c6480_0, 0, 1;
    %fork t_1, S_0x27c5870;
    %jmp t_0;
    .scope S_0x27c5870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c5ab0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27c5ab0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2775800;
    %load/vec4 v0x27c5ab0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c5ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c5ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27c5540;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2775960;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c6110_0, 0;
    %assign/vec4 v0x27c6070_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27c63e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27c6480_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2777180;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cbea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2777180;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cba40_0;
    %inv;
    %store/vec4 v0x27cba40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2777180;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c6250_0, v0x27cc010_0, v0x27cb860_0, v0x27cb900_0, v0x27cb9a0_0, v0x27cbae0_0, v0x27cbd60_0, v0x27cbcc0_0, v0x27cbc20_0, v0x27cbb80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2777180;
T_9 ;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2777180;
T_10 ;
    %wait E_0x2775960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cbe00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cbe00_0, 4, 32;
    %load/vec4 v0x27cbf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cbe00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cbe00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cbe00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27cbd60_0;
    %load/vec4 v0x27cbd60_0;
    %load/vec4 v0x27cbcc0_0;
    %xor;
    %load/vec4 v0x27cbd60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cbe00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cbe00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27cbc20_0;
    %load/vec4 v0x27cbc20_0;
    %load/vec4 v0x27cbb80_0;
    %xor;
    %load/vec4 v0x27cbc20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cbe00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27cbe00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cbe00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter4/response2/top_module.sv";
