// Seed: 3741369955
module module_0;
  logic id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_9 = -1'h0;
  always $signed(91);
  ;
  assign id_7 = id_3;
  logic id_10;
  task id_11;
    ;
  endtask
  logic id_12;
  initial begin : LABEL_0
    if (id_9['b0]) id_10 <= (1);
    else if (1) id_12 = 1;
  end
endmodule
