Transfer Net,Driver,Receiver,Simulation,Node,Setup Margin (ns),Hold Margin (ns),Rmin Etch Delay (ns),Rmax Etch Delay (ns),Fmin Etch Delay (ns),Fmax Etch Delay (ns),Min Slew Time (ns),Max Slew Time (ns),Min Voltage (V),Max Voltage (V),UI (ns),VinMeas(H/L) Width (ns),Virtual Eye Width (ns),VinMeas Width (ns),VinMeas Jitter (ns),Inner Height (V),Outer Height (V),Inner Eye Min (V),Inner Eye Max (V),Outer Eye Min (V),Outer Eye Max (V),Rising Jitter (ns),Falling Jitter (ns),Ringback Margin (V),Ringback_High Margin (V),Ringback_Low Margin (V),Corner,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN
ADR,designator1,designator2,designator1_ssse_2\designator1_ssse_2.csd,designator2_pad,2.897,3.633,0.233,0.949,0.301,1.403,0.713,1.101,-0.331,3.377,10.000,8.898,8.830,9.868,0.132,2.960,3.708,0.115,3.075,-0.331,3.377,0.001,0.002,0.684,1.075,0.684,SSSE,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,designator1_ssse_3\designator1_ssse_3.csd,designator2_pad,2.799,3.804,0.404,1.136,0.533,1.501,0.729,0.966,-0.366,3.488,10.000,8.975,8.903,9.909,0.091,2.887,3.854,0.147,3.035,-0.366,3.488,0.001,0.001,0.653,1.035,0.653,SSSE,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,designator1_ssse_4\designator1_ssse_4.csd,designator2_pad,2.739,3.931,0.531,1.276,0.664,1.561,0.742,0.895,-0.418,3.594,10.000,9.042,8.970,9.867,0.133,2.869,4.000,0.131,3.001,-0.418,3.583,0.001,0.001,0.999,0.999,NoDef,SSSE,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,designator1_ssse_5\designator1_ssse_5.csd,designator2_pad,2.593,4.127,0.727,1.456,0.825,1.707,0.726,0.881,-0.495,3.687,10.000,9.091,9.020,9.919,0.081,2.928,4.173,0.080,3.009,-0.494,3.679,0.000,0.001,NoDef,NoDef,NoDef,SSSE,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,designator1_ssse_6\designator1_ssse_6.csd,designator2_pad,2.410,4.381,0.981,1.675,1.065,1.890,0.693,0.823,-0.552,3.759,10.000,9.162,9.091,9.938,0.062,3.042,4.311,0.027,3.069,-0.552,3.759,0.002,0.006,1.088,NoDef,1.088,SSSE,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,designator1_fffe_2\designator1_fffe_2.csd,designator2_pad,5.786,1.597,0.197,0.514,0.199,0.492,0.290,0.316,-0.995,4.533,10.000,9.633,9.683,9.936,0.064,3.599,5.527,-0.079,3.520,-0.995,4.533,0.001,0.001,0.341,0.959,0.341,FFFE,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,designator1_fffe_3\designator1_fffe_3.csd,designator2_pad,5.640,1.731,0.336,0.660,0.331,0.649,0.316,0.323,-1.087,4.673,10.000,9.615,9.671,9.939,0.061,3.034,5.759,0.221,3.256,-1.087,4.673,0.001,0.001,0.329,0.932,0.329,FFFE,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,designator1_fffe_4\designator1_fffe_4.csd,designator2_pad,5.457,1.931,0.532,0.843,0.531,0.840,0.306,0.311,-1.182,4.760,10.000,9.620,9.688,9.930,0.070,2.628,5.939,0.373,3.002,-1.182,4.758,0.003,0.001,0.345,0.937,0.345,FFFE,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,designator1_fffe_5\designator1_fffe_5.csd,designator2_pad,5.287,2.096,0.696,1.005,0.704,1.013,0.306,0.309,-1.203,4.799,10.000,9.611,9.683,9.915,0.085,2.434,6.002,0.465,2.899,-1.203,4.799,0.001,0.001,0.335,0.899,0.335,FFFE,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,designator1_fffe_6\designator1_fffe_6.csd,designator2_pad,5.155,2.224,0.824,1.145,0.825,1.128,0.300,0.320,-1.226,4.812,10.000,9.627,9.679,9.937,0.063,2.415,6.037,0.471,2.886,-1.226,4.811,0.001,0.001,0.329,0.886,0.329,FFFE,0.00V,tnet,6in,default_clock
CS,designator1,designator2,designator1_ssse_2\designator1_ssse_2.csd,designator2_pad,2.909,3.633,0.233,0.950,0.303,1.391,0.713,1.086,-0.325,3.375,10.000,8.913,8.842,9.868,0.132,2.956,3.700,0.119,3.075,-0.325,3.375,0.001,0.004,0.681,1.073,0.681,SSSE,0.00V,tnet,2in,default_clock
CS,designator1,designator2,designator1_ssse_3\designator1_ssse_3.csd,designator2_pad,2.746,3.804,0.404,1.139,0.535,1.554,0.734,1.019,-0.365,3.491,10.000,8.921,8.850,9.908,0.092,2.893,3.856,0.146,3.038,-0.365,3.491,0.001,0.001,0.654,1.038,0.654,SSSE,0.00V,tnet,3in,default_clock
CS,designator1,designator2,designator1_ssse_4\designator1_ssse_4.csd,designator2_pad,2.731,3.933,0.533,1.277,0.667,1.569,0.743,0.901,-0.406,3.590,10.000,9.035,8.964,9.863,0.137,2.865,3.985,0.136,3.001,-0.406,3.579,0.001,0.001,1.001,1.001,NoDef,SSSE,0.00V,tnet,4in,default_clock
CS,designator1,designator2,designator1_ssse_5\designator1_ssse_5.csd,designator2_pad,2.585,4.121,0.721,1.459,0.824,1.715,0.736,0.891,-0.485,3.683,10.000,9.077,9.006,9.914,0.086,2.926,4.158,0.081,3.007,-0.485,3.673,0.001,0.001,0.971,0.971,NoDef,SSSE,0.00V,tnet,5in,default_clock
CS,designator1,designator2,designator1_ssse_6\designator1_ssse_6.csd,designator2_pad,2.405,4.387,0.987,1.677,1.067,1.895,0.686,0.827,-0.549,3.756,10.000,9.164,9.092,9.936,0.065,3.060,4.302,0.012,3.072,-0.549,3.754,0.001,0.002,1.075,1.749,1.075,SSSE,0.00V,tnet,6in,default_clock
CS,designator1,designator2,designator1_fffe_2\designator1_fffe_2.csd,designator2_pad,5.790,1.587,0.187,0.510,0.195,0.485,0.287,0.322,-0.881,4.524,10.000,9.631,9.677,9.935,0.065,3.610,5.404,-0.097,3.513,-0.881,4.523,0.001,0.001,0.441,0.968,0.441,FFFE,0.00V,tnet,2in,default_clock
CS,designator1,designator2,designator1_fffe_3\designator1_fffe_3.csd,designator2_pad,5.633,1.729,0.329,0.667,0.330,0.642,0.311,0.337,-0.934,4.647,10.000,9.615,9.662,9.944,0.056,3.026,5.576,0.229,3.255,-0.934,4.643,0.002,0.001,0.413,0.951,0.413,FFFE,0.00V,tnet,3in,default_clock
CS,designator1,designator2,designator1_fffe_4\designator1_fffe_4.csd,designator2_pad,5.463,1.924,0.524,0.837,0.529,0.830,0.299,0.313,-0.989,4.729,10.000,9.622,9.687,9.931,0.070,2.655,5.718,0.358,3.013,-0.989,4.729,0.001,0.001,0.442,0.949,0.442,FFFE,0.00V,tnet,4in,default_clock
CS,designator1,designator2,designator1_fffe_5\designator1_fffe_5.csd,designator2_pad,5.294,2.075,0.675,1.003,0.699,1.006,0.304,0.327,-0.991,4.766,10.000,9.596,9.669,9.915,0.085,2.587,5.757,0.329,2.916,-0.991,4.766,0.002,0.001,0.471,0.916,0.471,FFFE,0.00V,tnet,5in,default_clock
CS,designator1,designator2,designator1_fffe_6\designator1_fffe_6.csd,designator2_pad,5.167,2.213,0.813,1.133,0.817,1.122,0.302,0.319,-1.000,4.766,10.000,9.620,9.680,9.935,0.065,2.577,5.765,0.331,2.908,-1.000,4.765,0.001,0.001,0.469,0.907,0.469,FFFE,0.00V,tnet,6in,default_clock
DQ,designator1,designator2,designator1_ssse_2\designator1_ssse_2.csd,designator2_pad,3.500,3.328,-0.072,0.530,-0.031,0.800,0.596,0.830,-0.327,3.395,10.000,9.171,9.128,9.980,0.020,3.138,3.721,0.000,3.138,-0.327,3.395,0.006,0.000,0.658,1.050,0.658,SSSE,0.00V,tnet,2in,default_data
DQ,designator1,designator2,designator1_ssse_3\designator1_ssse_3.csd,designator2_pad,3.420,3.518,0.118,0.717,0.166,0.880,0.587,0.708,-0.385,3.500,10.000,9.286,9.238,9.971,0.029,2.985,3.885,0.107,3.092,-0.385,3.500,0.011,0.007,0.634,1.014,0.634,SSSE,0.00V,tnet,3in,default_data
DQ,designator1,designator2,designator1_ssse_4\designator1_ssse_4.csd,designator2_pad,3.186,3.727,0.327,0.930,0.369,1.114,0.565,0.737,-0.457,3.613,10.000,9.278,9.213,9.963,0.037,2.783,4.070,0.201,2.984,-0.457,3.613,0.028,0.000,0.598,0.973,0.598,SSSE,0.00V,tnet,4in,default_data
DQ,designator1,designator2,designator1_ssse_5\designator1_ssse_5.csd,designator2_pad,2.954,3.920,0.520,1.130,0.566,1.346,0.589,0.770,-0.517,3.693,10.000,9.230,9.174,9.953,0.048,2.714,4.209,0.232,2.946,-0.517,3.692,0.011,0.001,0.568,0.945,0.568,SSSE,0.00V,tnet,5in,default_data
DQ,designator1,designator2,designator1_ssse_6\designator1_ssse_6.csd,designator2_pad,2.797,4.021,0.621,1.310,0.683,1.503,0.583,0.792,-0.556,3.768,10.000,9.180,9.118,9.907,0.093,2.691,4.323,0.228,2.919,-0.556,3.768,0.077,0.064,0.551,0.919,0.551,SSSE,0.00V,tnet,6in,default_data
DQ,designator1,designator2,designator1_fffe_2\designator1_fffe_2.csd,designator2_pad,6.041,1.357,0.003,0.259,-0.043,0.193,0.233,0.253,-0.671,4.557,10.000,9.738,9.698,9.989,0.011,3.135,5.227,0.154,3.288,-0.671,4.556,0.005,0.000,0.439,0.909,0.439,FFFE,0.00V,tnet,2in,default_data
DQ,designator1,designator2,designator1_fffe_3\designator1_fffe_3.csd,designator2_pad,5.876,1.517,0.165,0.424,0.117,0.354,0.232,0.253,-0.720,4.685,10.000,9.739,9.693,9.991,0.009,3.289,5.404,0.015,3.304,-0.720,4.684,0.007,0.000,0.454,0.864,0.454,FFFE,0.00V,tnet,3in,default_data
DQ,designator1,designator2,designator1_fffe_4\designator1_fffe_4.csd,designator2_pad,5.720,1.679,0.325,0.580,0.279,0.519,0.236,0.254,-0.736,4.748,10.000,9.734,9.699,9.984,0.016,3.414,5.484,0.245,3.659,-0.736,4.748,0.004,0.001,0.456,0.858,0.456,FFFE,0.00V,tnet,4in,default_data
DQ,designator1,designator2,designator1_fffe_5\designator1_fffe_5.csd,designator2_pad,5.535,1.833,0.487,0.765,0.433,0.677,0.234,0.266,-0.744,4.762,10.000,9.722,9.668,9.978,0.022,2.909,5.506,0.293,3.202,-0.744,4.762,0.022,0.010,0.457,0.855,0.457,FFFE,0.00V,tnet,5in,default_data
DQ,designator1,designator2,designator1_fffe_6\designator1_fffe_6.csd,designator2_pad,5.374,2.007,0.653,0.926,0.607,0.886,0.236,0.267,-0.747,4.794,10.000,9.695,9.681,9.942,0.059,2.507,5.540,0.345,2.852,-0.747,4.794,0.023,0.003,0.454,0.851,0.454,FFFE,0.00V,tnet,6in,default_data
DQM,designator1,designator2,designator1_ssse_2\designator1_ssse_2.csd,designator2_pad,3.665,3.219,-0.181,0.397,-0.168,0.635,0.576,0.804,-0.310,3.351,10.000,9.197,9.184,9.997,0.004,3.100,3.660,0.026,3.126,-0.310,3.350,0.001,0.002,0.662,1.062,0.662,SSSE,0.00V,tnet,2in,default_data
DQM,designator1,designator2,designator1_ssse_3\designator1_ssse_3.csd,designator2_pad,3.524,3.404,0.004,0.603,0.048,0.776,0.584,0.727,-0.360,3.448,10.000,9.272,9.228,9.997,0.003,3.145,3.807,0.007,3.152,-0.360,3.448,0.002,0.001,0.642,1.024,0.642,SSSE,0.00V,tnet,3in,default_data
DQM,designator1,designator2,designator1_ssse_4\designator1_ssse_4.csd,designator2_pad,3.339,3.612,0.212,0.783,0.244,0.961,0.558,0.716,-0.433,3.558,10.000,9.283,9.251,9.987,0.013,2.895,3.991,0.150,3.046,-0.433,3.558,0.002,0.006,0.605,0.992,0.605,SSSE,0.00V,tnet,4in,default_data
DQM,designator1,designator2,designator1_ssse_5\designator1_ssse_5.csd,designator2_pad,3.096,3.809,0.409,1.019,0.443,1.204,0.571,0.732,-0.498,3.660,10.000,9.267,9.205,9.958,0.042,2.735,4.157,0.223,2.958,-0.498,3.659,0.033,0.002,0.577,0.957,0.577,SSSE,0.00V,tnet,5in,default_data
DQM,designator1,designator2,designator1_ssse_6\designator1_ssse_6.csd,designator2_pad,2.901,3.961,0.561,1.182,0.621,1.399,0.574,0.777,-0.542,3.734,10.000,9.223,9.162,9.964,0.036,2.684,4.276,0.243,2.927,-0.542,3.734,0.016,0.001,0.557,0.927,0.557,SSSE,0.00V,tnet,6in,default_data
DQM,designator1,designator2,designator1_fffe_2\designator1_fffe_2.csd,designator2_pad,6.141,1.267,-0.086,0.159,-0.133,0.088,0.220,0.242,-0.812,4.436,10.000,9.754,9.708,9.990,0.010,3.377,5.247,0.045,3.423,-0.811,4.436,0.003,0.000,0.332,0.965,0.332,FFFE,0.00V,tnet,2in,default_data
DQM,designator1,designator2,designator1_fffe_3\designator1_fffe_3.csd,designator2_pad,5.978,1.426,0.074,0.322,0.026,0.251,0.221,0.247,-0.953,4.630,10.000,9.752,9.704,9.997,0.003,3.041,5.583,0.233,3.274,-0.953,4.630,0.001,0.001,0.329,0.909,0.329,FFFE,0.00V,tnet,3in,default_data
DQM,designator1,designator2,designator1_fffe_4\designator1_fffe_4.csd,designator2_pad,5.804,1.589,0.240,0.496,0.189,0.424,0.222,0.244,-1.019,4.698,10.000,9.759,9.693,9.981,0.019,3.269,5.717,0.077,3.346,-1.018,4.698,0.019,0.000,0.328,0.900,0.328,FFFE,0.00V,tnet,4in,default_data
DQM,designator1,designator2,designator1_fffe_5\designator1_fffe_5.csd,designator2_pad,5.654,1.729,0.380,0.646,0.329,0.574,0.221,0.247,-1.056,4.743,10.000,9.733,9.683,9.970,0.030,3.627,5.798,0.048,3.675,-1.055,4.742,0.028,0.025,0.331,0.900,0.331,FFFE,0.00V,tnet,5in,default_data
DQM,designator1,designator2,designator1_fffe_6\designator1_fffe_6.csd,designator2_pad,5.491,1.907,0.561,0.809,0.507,0.735,0.218,0.246,-1.070,4.762,10.000,9.752,9.698,9.991,0.009,2.438,5.831,0.470,2.908,-1.070,4.762,0.007,0.008,0.330,0.899,0.330,FFFE,0.00V,tnet,6in,default_data
WE,designator1,designator2,designator1_ssse_2\designator1_ssse_2.csd,designator2_pad,2.631,3.722,0.322,1.315,0.460,1.669,0.991,1.208,-0.023,3.209,10.000,8.724,8.653,9.815,0.185,3.120,3.232,0.002,3.122,-0.023,3.209,0.001,0.004,0.793,1.122,0.793,SSSE,0.00V,tnet,2in,default_clock
WE,designator1,designator2,designator1_ssse_3\designator1_ssse_3.csd,designator2_pad,2.391,3.912,0.512,1.492,0.646,1.909,0.978,1.262,-0.023,3.209,10.000,8.675,8.603,9.861,0.139,3.109,3.231,0.001,3.110,-0.023,3.208,0.001,0.002,0.794,1.126,0.794,SSSE,0.00V,tnet,3in,default_clock
WE,designator1,designator2,designator1_ssse_4\designator1_ssse_4.csd,designator2_pad,2.221,4.112,0.712,1.660,0.844,2.079,0.946,1.235,-0.024,3.206,10.000,8.704,8.633,9.888,0.112,3.102,3.229,-0.003,3.099,-0.024,3.205,0.001,0.000,0.801,NoDef,0.801,SSSE,0.00V,tnet,4in,default_clock
WE,designator1,designator2,designator1_ssse_5\designator1_ssse_5.csd,designator2_pad,2.065,4.313,0.913,1.850,1.038,2.235,0.934,1.197,-0.025,3.202,10.000,8.749,8.678,9.893,0.107,3.082,3.227,0.003,3.085,-0.025,3.202,0.001,0.001,0.784,NoDef,0.784,SSSE,0.00V,tnet,5in,default_clock
WE,designator1,designator2,designator1_ssse_6\designator1_ssse_6.csd,designator2_pad,1.897,4.512,1.112,2.050,1.225,2.403,0.936,1.178,-0.026,3.197,10.000,8.780,8.709,9.901,0.099,3.062,3.222,0.012,3.074,-0.026,3.196,0.001,0.001,0.794,NoDef,0.794,SSSE,0.00V,tnet,6in,default_clock
WE,designator1,designator2,designator1_fffe_2\designator1_fffe_2.csd,designator2_pad,5.574,1.638,0.238,0.644,0.264,0.726,0.405,0.462,-0.174,3.533,10.000,9.440,9.512,9.914,0.086,3.462,3.704,0.002,3.464,-0.174,3.531,0.001,0.002,0.784,1.462,0.784,FFFE,0.00V,tnet,2in,default_clock
WE,designator1,designator2,designator1_fffe_3\designator1_fffe_3.csd,designator2_pad,5.408,1.801,0.401,0.806,0.425,0.892,0.404,0.466,-0.291,3.612,10.000,9.437,9.509,9.913,0.088,3.437,3.903,0.020,3.457,-0.291,3.612,0.001,0.002,0.765,1.455,0.765,FFFE,0.00V,tnet,3in,default_clock
WE,designator1,designator2,designator1_fffe_4\designator1_fffe_4.csd,designator2_pad,5.246,1.963,0.563,0.970,0.587,1.054,0.405,0.466,-0.394,3.690,10.000,9.439,9.509,9.915,0.085,3.398,4.084,0.050,3.448,-0.394,3.690,0.001,0.001,0.746,1.448,0.746,FFFE,0.00V,tnet,4in,default_clock
WE,designator1,designator2,designator1_fffe_5\designator1_fffe_5.csd,designator2_pad,5.084,2.125,0.725,1.132,0.749,1.216,0.405,0.467,-0.470,3.757,10.000,9.438,9.509,9.915,0.085,3.372,4.227,0.068,3.440,-0.470,3.757,0.001,0.001,0.732,1.440,0.732,FFFE,0.00V,tnet,5in,default_clock
WE,designator1,designator2,designator1_fffe_6\designator1_fffe_6.csd,designator2_pad,4.923,2.283,0.883,1.291,0.909,1.377,0.407,0.467,-0.521,3.804,10.000,9.435,9.506,9.913,0.087,3.351,4.325,0.081,3.433,-0.521,3.804,0.001,0.001,0.719,1.433,0.719,FFFE,0.00V,tnet,6in,default_clock
