<stg><name>lbus_fifo_read</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="408">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i408 %lbus_fifo_pkt_end), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="544">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i544 %lbus_fifo), !map !172

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_empty_V), !map !245

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_pkt_end_empty_V), !map !249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_valid_V), !map !253

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_pkt_end_valid_V), !map !257

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_re_V), !map !261

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_pkt_end_re_V), !map !265

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %error_V), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i512* %m_axis_data_V), !map !273

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i64* %m_axis_keep_V), !map !277

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_last_V), !map !281

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_valid_V), !map !285

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @lbus_fifo_read_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:14  %lbus_fifo_pkt_end_va = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_pkt_end_valid_V)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_va"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:15  %lbus_fifo_valid_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_valid_V)

]]></Node>
<StgValue><ssdm name="lbus_fifo_valid_V_re"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:16  %lbus_fifo_pkt_end_em = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_pkt_end_empty_V)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_em"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:17  %lbus_fifo_empty_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_empty_V)

]]></Node>
<StgValue><ssdm name="lbus_fifo_empty_V_re"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="408" op_0_bw="408" op_1_bw="408">
<![CDATA[
codeRepl:18  %lbus_fifo_pkt_end_re = call i408 @_ssdm_op_Read.ap_none.i408(i408 %lbus_fifo_pkt_end)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_re"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
codeRepl:19  %lbus_fifo_read = call i544 @_ssdm_op_Read.ap_none.i544(i544 %lbus_fifo)

]]></Node>
<StgValue><ssdm name="lbus_fifo_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln69"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i544 %lbus_fifo, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln70"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="408" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i408 %lbus_fifo_pkt_end, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln71"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_empty_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln72"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_pkt_end_empty_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln73"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_re_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln74"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_pkt_end_re_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln75"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln76"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_pkt_end_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln77"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_data_V, i64* %m_axis_keep_V, i1* %m_axis_last_V, i1* %m_axis_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln78"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i1* %error_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln79"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:31  %ret_V = xor i1 %lbus_fifo_empty_V_re, %lbus_fifo_pkt_end_em

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:32  call void @_ssdm_op_Write.ap_none.i1P(i1* %error_V, i1 %ret_V)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="512">
<![CDATA[
codeRepl:33  %m_axis_databuf_V_loa = load i512* @m_axis_databuf_V, align 64

]]></Node>
<StgValue><ssdm name="m_axis_databuf_V_loa"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
codeRepl:34  call void @_ssdm_op_Write.ap_none.i512P(i512* %m_axis_data_V, i512 %m_axis_databuf_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:35  %lhs_V = load i16* @m_axis_keepbuf_V_1, align 2

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:36  %keep1mask_V_load = load i1* @keep1mask_V, align 1

]]></Node>
<StgValue><ssdm name="keep1mask_V_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:37  %rhs_V = select i1 %keep1mask_V_load, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:38  %ret_V_21 = and i16 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:39  %lhs_V_1 = load i16* @m_axis_keepbuf_V_2, align 2

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:40  %keep2mask_V_load = load i1* @keep2mask_V, align 1

]]></Node>
<StgValue><ssdm name="keep2mask_V_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:41  %rhs_V_14 = select i1 %keep2mask_V_load, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:42  %ret_V_22 = and i16 %rhs_V_14, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:43  %lhs_V_2 = load i16* @m_axis_keepbuf_V_3, align 2

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:44  %keep3mask_V_load = load i1* @keep3mask_V, align 1

]]></Node>
<StgValue><ssdm name="keep3mask_V_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:45  %rhs_V_15 = select i1 %keep3mask_V_load, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:46  %ret_V_23 = and i16 %rhs_V_15, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:47  %v1_V = load i16* @m_axis_keepbuf_V_0, align 2

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
codeRepl:48  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %v1_V, i16 %ret_V_21, i16 %ret_V_22, i16 %ret_V_23)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:49  call void @_ssdm_op_Write.ap_none.i64P(i64* %m_axis_keep_V, i64 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:50  %m_axis_lastbuf_V_loa = load i1* @m_axis_lastbuf_V, align 1

]]></Node>
<StgValue><ssdm name="m_axis_lastbuf_V_loa"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:51  call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_last_V, i1 %m_axis_lastbuf_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:52  %m_axis_validbuf_V_lo = load i1* @m_axis_validbuf_V, align 1

]]></Node>
<StgValue><ssdm name="m_axis_validbuf_V_lo"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:53  call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_valid_V, i1 %m_axis_validbuf_V_lo)

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:54  %v2_V = load i128* @outbuf_data_V_3, align 16

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:55  %v2_V_6 = load i128* @outbuf_data_V_2, align 16

]]></Node>
<StgValue><ssdm name="v2_V_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:56  %v2_V_7 = load i128* @outbuf_data_V_1, align 16

]]></Node>
<StgValue><ssdm name="v2_V_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:57  %v1_V_1 = load i128* @outbuf_data_V_0, align 16

]]></Node>
<StgValue><ssdm name="v1_V_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="512" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128">
<![CDATA[
codeRepl:58  %p_Result_1 = call i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128(i128 %v1_V_1, i128 %v2_V_7, i128 %v2_V_6, i128 %v2_V)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
codeRepl:59  store i512 %p_Result_1, i512* @m_axis_databuf_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:60  %outbuf_mty_V_0_load = load i4* @outbuf_mty_V_0, align 4

]]></Node>
<StgValue><ssdm name="outbuf_mty_V_0_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:61  %outbuf_ena_V_0_load = load i1* @outbuf_ena_V_0, align 16

]]></Node>
<StgValue><ssdm name="outbuf_ena_V_0_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="1">
<![CDATA[
codeRepl:62  %call_ret = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_0_load, i1 %outbuf_ena_V_0_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:63  store i16 %call_ret, i16* @m_axis_keepbuf_V_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:64  %outbuf_mty_V_1_load = load i4* @outbuf_mty_V_1, align 4

]]></Node>
<StgValue><ssdm name="outbuf_mty_V_1_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:65  %outbuf_ena_V_1_load = load i1* @outbuf_ena_V_1, align 8

]]></Node>
<StgValue><ssdm name="outbuf_ena_V_1_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="1">
<![CDATA[
codeRepl:66  %call_ret1 = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_1_load, i1 %outbuf_ena_V_1_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:67  store i16 %call_ret1, i16* @m_axis_keepbuf_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:68  %outbuf_mty_V_2_load = load i4* @outbuf_mty_V_2, align 4

]]></Node>
<StgValue><ssdm name="outbuf_mty_V_2_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:69  %outbuf_ena_V_2_load = load i1* @outbuf_ena_V_2, align 16

]]></Node>
<StgValue><ssdm name="outbuf_ena_V_2_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="1">
<![CDATA[
codeRepl:70  %call_ret2 = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_2_load, i1 %outbuf_ena_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:71  store i16 %call_ret2, i16* @m_axis_keepbuf_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:72  %outbuf_mty_V_3_load = load i4* @outbuf_mty_V_3, align 4

]]></Node>
<StgValue><ssdm name="outbuf_mty_V_3_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:73  %outbuf_ena_V_3_load = load i1* @outbuf_ena_V_3, align 8

]]></Node>
<StgValue><ssdm name="outbuf_ena_V_3_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="1">
<![CDATA[
codeRepl:74  %call_ret3 = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_3_load, i1 %outbuf_ena_V_3_load)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:75  store i16 %call_ret3, i16* @m_axis_keepbuf_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:76  %lhs_V_3 = load i1* @outbuf_eop_V_0, align 2

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:77  %xor_ln113 = xor i1 %lhs_V_3, true

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:78  store i1 %xor_ln113, i1* @keep1mask_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:79  %rhs_V_16 = load i1* @outbuf_eop_V_1, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:80  %ret_V_24 = or i1 %lhs_V_3, %rhs_V_16

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:81  %xor_ln114 = xor i1 %ret_V_24, true

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:82  store i1 %xor_ln114, i1* @keep2mask_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:83  %rhs_V_17 = load i1* @outbuf_eop_V_2, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:84  %ret_V_25 = or i1 %rhs_V_17, %ret_V_24

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:85  %xor_ln115 = xor i1 %ret_V_25, true

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:86  store i1 %xor_ln115, i1* @keep3mask_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:87  %rhs_V_18 = load i1* @outbuf_eop_V_3, align 2

]]></Node>
<StgValue><ssdm name="rhs_V_18"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:88  %ret_V_20 = or i1 %rhs_V_18, %ret_V_25

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:89  store i1 %ret_V_20, i1* @m_axis_lastbuf_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:90  %output_valid_V_load = load i1* @output_valid_V, align 1

]]></Node>
<StgValue><ssdm name="output_valid_V_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:91  store i1 %output_valid_V_load, i1* @m_axis_validbuf_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:92  %out_pktendbuf_ena_V_1 = load i1* @out_pktendbuf_ena_V_s, align 16

]]></Node>
<StgValue><ssdm name="out_pktendbuf_ena_V_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:93  br i1 %out_pktendbuf_ena_V_1, label %0, label %1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %and_ln133 = and i1 %lbus_fifo_valid_V_re, %lbus_fifo_pkt_end_va

]]></Node>
<StgValue><ssdm name="and_ln133"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %and_ln133, label %2, label %._crit_edge521

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="544">
<![CDATA[
:0  %trunc_ln321 = trunc i544 %lbus_fifo_read to i128

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  store i128 %trunc_ln321, i128* @outbuf_data_V_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 128)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %tmp, i1* @outbuf_ena_V_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:4  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:5  store i1 %tmp_3, i1* @outbuf_eop_V_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %lbus_fifo_lbus0_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 132, i32 135)

]]></Node>
<StgValue><ssdm name="lbus_fifo_lbus0_mty_s"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:7  store i4 %lbus_fifo_lbus0_mty_s, i4* @outbuf_mty_V_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="128" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %lbus_fifo_lbus1_data = call i128 @_ssdm_op_PartSelect.i128.i544.i32.i32(i544 %lbus_fifo_read, i32 136, i32 263)

]]></Node>
<StgValue><ssdm name="lbus_fifo_lbus1_data"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:9  store i128 %lbus_fifo_lbus1_data, i128* @outbuf_data_V_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:10  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 264)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:11  store i1 %tmp_4, i1* @outbuf_ena_V_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:12  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %tmp_5, i1* @outbuf_eop_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %lbus_fifo_lbus1_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 268, i32 271)

]]></Node>
<StgValue><ssdm name="lbus_fifo_lbus1_mty_s"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:15  store i4 %lbus_fifo_lbus1_mty_s, i4* @outbuf_mty_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %lbus_fifo_lbus2_data = call i128 @_ssdm_op_PartSelect.i128.i544.i32.i32(i544 %lbus_fifo_read, i32 272, i32 399)

]]></Node>
<StgValue><ssdm name="lbus_fifo_lbus2_data"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:17  store i128 %lbus_fifo_lbus2_data, i128* @outbuf_data_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:18  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 400)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:19  store i1 %tmp_6, i1* @outbuf_ena_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:20  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  store i1 %tmp_7, i1* @outbuf_eop_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %lbus_fifo_lbus2_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 404, i32 407)

]]></Node>
<StgValue><ssdm name="lbus_fifo_lbus2_mty_s"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:23  store i4 %lbus_fifo_lbus2_mty_s, i4* @outbuf_mty_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %lbus_fifo_lbus3_data = call i128 @_ssdm_op_PartSelect.i128.i544.i32.i32(i544 %lbus_fifo_read, i32 408, i32 535)

]]></Node>
<StgValue><ssdm name="lbus_fifo_lbus3_data"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:25  store i128 %lbus_fifo_lbus3_data, i128* @outbuf_data_V_3, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:26  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 536)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:27  store i1 %tmp_8, i1* @outbuf_ena_V_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
:28  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 538)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:29  store i1 %tmp_9, i1* @outbuf_eop_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="4" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %lbus_fifo_lbus3_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 540, i32 543)

]]></Node>
<StgValue><ssdm name="lbus_fifo_lbus3_mty_s"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:31  store i4 %lbus_fifo_lbus3_mty_s, i4* @outbuf_mty_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="408">
<![CDATA[
:32  %trunc_ln321_1 = trunc i408 %lbus_fifo_pkt_end_re to i128

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
:33  store i128 %trunc_ln321_1, i128* @out_pktendbuf_data_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="408" op_2_bw="32">
<![CDATA[
:34  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 128)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:35  store i1 %tmp_10, i1* @out_pktendbuf_ena_V_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="408" op_2_bw="32">
<![CDATA[
:36  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  store i1 %tmp_11, i1* @out_pktendbuf_eop_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="408" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %lbus_fifo_pkt_end_lb_3 = call i4 @_ssdm_op_PartSelect.i4.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 132, i32 135)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_lb_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:39  store i4 %lbus_fifo_pkt_end_lb_3, i4* @out_pktendbuf_mty_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="408" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %lbus_fifo_pkt_end_lb_4 = call i128 @_ssdm_op_PartSelect.i128.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 136, i32 263)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_lb_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
:41  store i128 %lbus_fifo_pkt_end_lb_4, i128* @out_pktendbuf_data_V_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="408" op_2_bw="32">
<![CDATA[
:42  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 264)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  store i1 %tmp_12, i1* @out_pktendbuf_ena_V_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="408" op_2_bw="32">
<![CDATA[
:44  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  store i1 %tmp_13, i1* @out_pktendbuf_eop_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="408" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %lbus_fifo_pkt_end_lb_7 = call i4 @_ssdm_op_PartSelect.i4.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 268, i32 271)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_lb_7"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  store i4 %lbus_fifo_pkt_end_lb_7, i4* @out_pktendbuf_mty_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="128" op_0_bw="128" op_1_bw="408" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %lbus_fifo_pkt_end_lb_8 = call i128 @_ssdm_op_PartSelect.i128.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 272, i32 399)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_lb_8"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
:49  store i128 %lbus_fifo_pkt_end_lb_8, i128* @out_pktendbuf_data_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="408" op_2_bw="32">
<![CDATA[
:50  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 400)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  store i1 %tmp_14, i1* @out_pktendbuf_ena_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="408" op_2_bw="32">
<![CDATA[
:52  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  store i1 %tmp_15, i1* @out_pktendbuf_eop_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="408" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %lbus_fifo_pkt_end_lb = call i4 @_ssdm_op_PartSelect.i4.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 404, i32 407)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end_lb"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  store i4 %lbus_fifo_pkt_end_lb, i4* @out_pktendbuf_mty_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:56  br label %._crit_edge521

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128">
<![CDATA[
:0  %out_pktendbuf_data_V_3 = load i128* @out_pktendbuf_data_V, align 16

]]></Node>
<StgValue><ssdm name="out_pktendbuf_data_V_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  store i128 %out_pktendbuf_data_V_3, i128* @outbuf_data_V_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 true, i1* @outbuf_ena_V_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1">
<![CDATA[
:3  %out_pktendbuf_eop_V_1 = load i1* @out_pktendbuf_eop_V_s, align 2

]]></Node>
<StgValue><ssdm name="out_pktendbuf_eop_V_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %out_pktendbuf_eop_V_1, i1* @outbuf_eop_V_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="4">
<![CDATA[
:5  %out_pktendbuf_mty_V_1 = load i4* @out_pktendbuf_mty_V_s, align 4

]]></Node>
<StgValue><ssdm name="out_pktendbuf_mty_V_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6  store i4 %out_pktendbuf_mty_V_1, i4* @outbuf_mty_V_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="128">
<![CDATA[
:7  %out_pktendbuf_data_V_4 = load i128* @out_pktendbuf_data_V_1, align 16

]]></Node>
<StgValue><ssdm name="out_pktendbuf_data_V_4"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:8  store i128 %out_pktendbuf_data_V_4, i128* @outbuf_data_V_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1">
<![CDATA[
:9  %out_pktendbuf_ena_V_2 = load i1* @out_pktendbuf_ena_V_1, align 8

]]></Node>
<StgValue><ssdm name="out_pktendbuf_ena_V_2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %out_pktendbuf_ena_V_2, i1* @outbuf_ena_V_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1">
<![CDATA[
:11  %out_pktendbuf_eop_V_2 = load i1* @out_pktendbuf_eop_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_pktendbuf_eop_V_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:12  store i1 %out_pktendbuf_eop_V_2, i1* @outbuf_eop_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="4">
<![CDATA[
:13  %out_pktendbuf_mty_V_2 = load i4* @out_pktendbuf_mty_V_1, align 4

]]></Node>
<StgValue><ssdm name="out_pktendbuf_mty_V_2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:14  store i4 %out_pktendbuf_mty_V_2, i4* @outbuf_mty_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="128" op_0_bw="128">
<![CDATA[
:15  %out_pktendbuf_data_V_5 = load i128* @out_pktendbuf_data_V_2, align 16

]]></Node>
<StgValue><ssdm name="out_pktendbuf_data_V_5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:16  store i128 %out_pktendbuf_data_V_5, i128* @outbuf_data_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1">
<![CDATA[
:17  %out_pktendbuf_ena_V_3 = load i1* @out_pktendbuf_ena_V_2, align 16

]]></Node>
<StgValue><ssdm name="out_pktendbuf_ena_V_3"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:18  store i1 %out_pktendbuf_ena_V_3, i1* @outbuf_ena_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1">
<![CDATA[
:19  %out_pktendbuf_eop_V_3 = load i1* @out_pktendbuf_eop_V_2, align 2

]]></Node>
<StgValue><ssdm name="out_pktendbuf_eop_V_3"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  store i1 %out_pktendbuf_eop_V_3, i1* @outbuf_eop_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4">
<![CDATA[
:21  %out_pktendbuf_mty_V_3 = load i4* @out_pktendbuf_mty_V_2, align 4

]]></Node>
<StgValue><ssdm name="out_pktendbuf_mty_V_3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:22  store i4 %out_pktendbuf_mty_V_3, i4* @outbuf_mty_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:23  store i128 0, i128* @outbuf_data_V_3, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:24  store i1 false, i1* @outbuf_ena_V_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:25  store i1 false, i1* @outbuf_eop_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:26  store i4 0, i4* @outbuf_mty_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:27  store i128 0, i128* @out_pktendbuf_data_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:28  store i1 false, i1* @out_pktendbuf_ena_V_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:29  store i1 false, i1* @out_pktendbuf_eop_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:30  store i4 0, i4* @out_pktendbuf_mty_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:31  store i128 0, i128* @out_pktendbuf_data_V_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:32  store i1 false, i1* @out_pktendbuf_ena_V_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:33  store i1 false, i1* @out_pktendbuf_eop_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:34  store i4 0, i4* @out_pktendbuf_mty_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:35  store i128 0, i128* @out_pktendbuf_data_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:36  store i1 false, i1* @out_pktendbuf_ena_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:37  store i1 false, i1* @out_pktendbuf_eop_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:38  store i4 0, i4* @out_pktendbuf_mty_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_pktendbuf_ena_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %._crit_edge521

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge521:0  %empty = phi i1 [ false, %0 ], [ %tmp_10, %2 ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge521:1  %storemerge482 = phi i1 [ true, %0 ], [ true, %2 ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge482"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge521:2  store i1 %storemerge482, i1* @output_valid_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge521:3  %or_ln146 = or i1 %empty, %lbus_fifo_pkt_end_em

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge521:4  %or_ln146_1 = or i1 %or_ln146, %lbus_fifo_empty_V_re

]]></Node>
<StgValue><ssdm name="or_ln146_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge521:5  %xor_ln146 = xor i1 %or_ln146_1, true

]]></Node>
<StgValue><ssdm name="xor_ln146"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge521:6  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_re_V, i1 %xor_ln146)

]]></Node>
<StgValue><ssdm name="write_ln147"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge521:7  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_pkt_end_re_V, i1 %xor_ln146)

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0">
<![CDATA[
._crit_edge521:8  ret void

]]></Node>
<StgValue><ssdm name="ret_ln154"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
