#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_00000213126abd50 .scope module, "single_port_ram_tb" "single_port_ram_tb" 2 1;
 .timescale 0 0;
v00000213126f6480_0 .var "addr", 5 0;
v00000213126f6a20_0 .var "clk", 0 0;
v00000213126f6980_0 .var "data", 7 0;
v00000213126f6ca0_0 .net "q", 7 0, L_00000213126fb2d0;  1 drivers
v00000213126f67a0_0 .var "we", 0 0;
S_00000213126aa720 .scope module, "spr1" "single_port_ram" 2 9, 3 1 0, S_00000213126abd50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "q";
L_00000213126fb2d0 .functor BUFZ 8, L_00000213126f6840, C4<00000000>, C4<00000000>, C4<00000000>;
v00000213126a7ad0_0 .net *"_ivl_0", 7 0, L_00000213126f6840;  1 drivers
v00000213126abee0_0 .net *"_ivl_2", 7 0, L_00000213126f6e80;  1 drivers
L_0000021312748848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000213126aa8b0_0 .net *"_ivl_5", 1 0, L_0000021312748848;  1 drivers
v00000213126aa950_0 .net "addr", 5 0, v00000213126f6480_0;  1 drivers
v00000213126a7210_0 .var "addr_reg", 5 0;
v00000213126a72b0_0 .net "clk", 0 0, v00000213126f6a20_0;  1 drivers
v00000213126a7350_0 .net "data", 7 0, v00000213126f6980_0;  1 drivers
v00000213126a73f0_0 .net "q", 7 0, L_00000213126fb2d0;  alias, 1 drivers
v00000213126a7490 .array "ram", 0 63, 7 0;
v00000213126a7530_0 .net "we", 0 0, v00000213126f67a0_0;  1 drivers
E_00000213126fbd70 .event posedge, v00000213126a72b0_0;
L_00000213126f6840 .array/port v00000213126a7490, L_00000213126f6e80;
L_00000213126f6e80 .concat [ 6 2 0 0], v00000213126a7210_0, L_0000021312748848;
    .scope S_00000213126aa720;
T_0 ;
    %wait E_00000213126fbd70;
    %load/vec4 v00000213126a7530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000213126a7350_0;
    %load/vec4 v00000213126aa950_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000213126a7490, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000213126aa950_0;
    %assign/vec4 v00000213126a7210_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000213126abd50;
T_1 ;
    %vpi_call 2 18 "$dumpfile", "single_port_ram_dump.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000213126abd50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000213126f6a20_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v00000213126f6a20_0;
    %inv;
    %store/vec4 v00000213126f6a20_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_00000213126abd50;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000213126f6980_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000213126f67a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000213126f6980_0, 0, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000213126f6980_0, 0, 8;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000213126f67a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000213126f6980_0, 0, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000213126f67a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000213126f67a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v00000213126f6480_0, 0, 6;
    %delay 10, 0;
    %end;
    .thread T_2;
    .scope S_00000213126abd50;
T_3 ;
    %delay 90, 0;
    %vpi_call 2 37 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SinglePort_RAMTB.v";
    "SinglePort_RAM.v";
