// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "pointwise_conv2d_fix_3.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic pointwise_conv2d_fix_3::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic pointwise_conv2d_fix_3::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state1 = "1";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state2 = "10";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state5 = "1000";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<6> pointwise_conv2d_fix_3::ap_ST_fsm_state18 = "100000";
const bool pointwise_conv2d_fix_3::ap_const_boolean_1 = true;
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_1 = "1";
const sc_lv<1> pointwise_conv2d_fix_3::ap_const_lv1_0 = "0";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_2 = "10";
const bool pointwise_conv2d_fix_3::ap_const_boolean_0 = false;
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_4 = "100";
const sc_lv<1> pointwise_conv2d_fix_3::ap_const_lv1_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_3 = "11";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_0 = "00000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_5 = "101";
const sc_lv<12> pointwise_conv2d_fix_3::ap_const_lv12_0 = "000000000000";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_0 = "0000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_0 = "00000000000";
const sc_lv<8> pointwise_conv2d_fix_3::ap_const_lv8_0 = "00000000";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_1 = "1";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_2 = "10";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_3 = "11";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_4 = "100";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_5 = "101";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_6 = "110";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_7 = "111";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_9 = "1001";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_A = "1010";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_B = "1011";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_C = "1100";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_D = "1101";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_E = "1110";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_F = "1111";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_8 = "1000";
const sc_lv<12> pointwise_conv2d_fix_3::ap_const_lv12_C4 = "11000100";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_10 = "10000";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_1 = "1";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E = "1110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F303 = "1111001100000011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_106 = "100000110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1 = "1";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FFC8 = "1111111111001000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_0 = "0000000000000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FFFB = "1111111111111011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_192 = "110010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FEBD = "1111111010111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F2C7 = "1111001011000111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_10F0 = "1000011110000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EDD4 = "1110110111010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_3B = "111011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_4C = "1001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F862 = "1111100001100010";
const sc_lv<3> pointwise_conv2d_fix_3::ap_const_lv3_0 = "000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5A5 = "1111010110100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_819 = "100000011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_484 = "10010000100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D15 = "110100010101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_25C = "1001011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E024 = "1110000000100100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC5C = "1110110001011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_18F3 = "1100011110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D8D6 = "1101100011010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1720 = "1011100100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_52A = "10100101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E28C = "1110001010001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F99 = "111110011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_229F = "10001010011111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2752 = "10011101010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1961 = "1100101100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E931 = "1110100100110001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_102D = "1000000101101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA8B = "1110101010001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1CB3 = "1110010110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FA30 = "1111101000110000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F79C = "1111011110011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E0A9 = "1110000010101001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_18D9 = "1100011011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_8D2 = "100011010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FC39 = "1111110000111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FC4E = "1111110001001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E339 = "1110001100111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1B23 = "1101100100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E37B = "1110001101111011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_62E = "11000101110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E902 = "1110100100000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EB2 = "111010110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EB8A = "1110101110001010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1199 = "1000110011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E481 = "1110010010000001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F92E = "1111100100101110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_3B9 = "1110111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1767 = "1011101100111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E36A = "1110001101101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EFA0 = "1110111110100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1F0A = "1111100001010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E56F = "1110010101101111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E4EA = "1110010011101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_186B = "1100001101011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E363 = "1110001101100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EF3B = "1110111100111011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E1CC = "1110000111001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1B4F = "1101101001111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5E5 = "1111010111100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_5DD = "10111011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EF05 = "1110111100000101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E556 = "1110010101010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_217 = "1000010111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1D3D = "1110100111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FF9D = "1111111110011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EEC9 = "1110111011001001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_18DA = "1100011011010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_ED92 = "1110110110010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_ED82 = "1110110110000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_AD2 = "101011010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FAE0 = "1111101011100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_A6D = "101001101101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F4D5 = "1111010011010101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EEA7 = "1110111010100111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA94 = "1110101010010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1A14 = "1101000010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EF40 = "1110111101000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E3A4 = "1110001110100100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_29D = "1010011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E68B = "1110011010001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5F4 = "1111010111110100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E732 = "1110011100110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_858 = "100001011000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_12B9 = "1001010111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1C1E = "1110000011110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E5A8 = "1110010110101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_213C = "10000100111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E932 = "1110100100110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1A04 = "1101000000100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_224B = "10001001001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1ECB = "1111011001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FB71 = "1111101101110001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FB25 = "1111101100100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA0 = "111010100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_885 = "100010000101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_11E9 = "1000111101001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F77D = "1111011101111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2E2 = "1011100010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E10A = "1110000100001010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1282 = "1001010000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_9BE = "100110111110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_B73 = "101101110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E2E3 = "1110001011100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1CC4 = "1110011000100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FD01 = "1111110100000001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EDE0 = "1110110111100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E814 = "1110100000010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EEEA = "1110111011101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F96C = "1111100101101100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2421 = "10010000100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_25FF = "10010111111111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FFBD = "1111111110111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_518 = "10100011000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E4B9 = "1110010010111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_314 = "1100010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_13CC = "1001111001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F55E = "1111010101011110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC4C = "1110110001001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E005 = "1110000000000101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FBF3 = "1111101111110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1EA8 = "1111010101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F7EF = "1111011111101111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E383 = "1110001110000011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_BAB = "101110101011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC32 = "1110110000110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FEFC = "1111111011111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E232 = "1110001000110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FF1C = "1111111100011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F4E8 = "1111010011101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F4D9 = "1111010011011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_DFEA = "1101111111101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F56B = "1111010101101011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA32 = "1110101000110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_ECDD = "1110110011011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1088 = "1000010001000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1419 = "1010000011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_6CC = "11011001100";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_620 = "11000100000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_1 = "1";
const sc_lv<8> pointwise_conv2d_fix_3::ap_const_lv8_70 = "1110000";
const sc_lv<8> pointwise_conv2d_fix_3::ap_const_lv8_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_E = "1110";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_1F = "11111";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_15 = "10101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FFFF = "1111111111111111";

pointwise_conv2d_fix_3::pointwise_conv2d_fix_3(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_164_16_1_1_x_U110 = new network_mux_164_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>("network_mux_164_16_1_1_x_U110");
    network_mux_164_16_1_1_x_U110->din0(ap_var_for_const0);
    network_mux_164_16_1_1_x_U110->din1(ap_var_for_const1);
    network_mux_164_16_1_1_x_U110->din2(ap_var_for_const2);
    network_mux_164_16_1_1_x_U110->din3(ap_var_for_const3);
    network_mux_164_16_1_1_x_U110->din4(ap_var_for_const4);
    network_mux_164_16_1_1_x_U110->din5(ap_var_for_const5);
    network_mux_164_16_1_1_x_U110->din6(ap_var_for_const6);
    network_mux_164_16_1_1_x_U110->din7(ap_var_for_const7);
    network_mux_164_16_1_1_x_U110->din8(ap_var_for_const8);
    network_mux_164_16_1_1_x_U110->din9(ap_var_for_const9);
    network_mux_164_16_1_1_x_U110->din10(ap_var_for_const10);
    network_mux_164_16_1_1_x_U110->din11(ap_var_for_const5);
    network_mux_164_16_1_1_x_U110->din12(ap_var_for_const11);
    network_mux_164_16_1_1_x_U110->din13(ap_var_for_const12);
    network_mux_164_16_1_1_x_U110->din14(ap_var_for_const13);
    network_mux_164_16_1_1_x_U110->din15(ap_var_for_const14);
    network_mux_164_16_1_1_x_U110->din16(trunc_ln25_fu_610_p1);
    network_mux_164_16_1_1_x_U110->dout(tmp_9_fu_614_p18);
    network_mux_1287_16_1_1_x_U111 = new network_mux_1287_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,7,16>("network_mux_1287_16_1_1_x_U111");
    network_mux_1287_16_1_1_x_U111->din0(ap_var_for_const15);
    network_mux_1287_16_1_1_x_U111->din1(ap_var_for_const16);
    network_mux_1287_16_1_1_x_U111->din2(ap_var_for_const17);
    network_mux_1287_16_1_1_x_U111->din3(ap_var_for_const18);
    network_mux_1287_16_1_1_x_U111->din4(ap_var_for_const19);
    network_mux_1287_16_1_1_x_U111->din5(ap_var_for_const20);
    network_mux_1287_16_1_1_x_U111->din6(ap_var_for_const21);
    network_mux_1287_16_1_1_x_U111->din7(ap_var_for_const22);
    network_mux_1287_16_1_1_x_U111->din8(ap_var_for_const23);
    network_mux_1287_16_1_1_x_U111->din9(ap_var_for_const24);
    network_mux_1287_16_1_1_x_U111->din10(ap_var_for_const25);
    network_mux_1287_16_1_1_x_U111->din11(ap_var_for_const26);
    network_mux_1287_16_1_1_x_U111->din12(ap_var_for_const27);
    network_mux_1287_16_1_1_x_U111->din13(ap_var_for_const28);
    network_mux_1287_16_1_1_x_U111->din14(ap_var_for_const29);
    network_mux_1287_16_1_1_x_U111->din15(ap_var_for_const30);
    network_mux_1287_16_1_1_x_U111->din16(ap_var_for_const31);
    network_mux_1287_16_1_1_x_U111->din17(ap_var_for_const32);
    network_mux_1287_16_1_1_x_U111->din18(ap_var_for_const33);
    network_mux_1287_16_1_1_x_U111->din19(ap_var_for_const34);
    network_mux_1287_16_1_1_x_U111->din20(ap_var_for_const35);
    network_mux_1287_16_1_1_x_U111->din21(ap_var_for_const36);
    network_mux_1287_16_1_1_x_U111->din22(ap_var_for_const37);
    network_mux_1287_16_1_1_x_U111->din23(ap_var_for_const38);
    network_mux_1287_16_1_1_x_U111->din24(ap_var_for_const39);
    network_mux_1287_16_1_1_x_U111->din25(ap_var_for_const40);
    network_mux_1287_16_1_1_x_U111->din26(ap_var_for_const41);
    network_mux_1287_16_1_1_x_U111->din27(ap_var_for_const42);
    network_mux_1287_16_1_1_x_U111->din28(ap_var_for_const43);
    network_mux_1287_16_1_1_x_U111->din29(ap_var_for_const44);
    network_mux_1287_16_1_1_x_U111->din30(ap_var_for_const45);
    network_mux_1287_16_1_1_x_U111->din31(ap_var_for_const46);
    network_mux_1287_16_1_1_x_U111->din32(ap_var_for_const47);
    network_mux_1287_16_1_1_x_U111->din33(ap_var_for_const48);
    network_mux_1287_16_1_1_x_U111->din34(ap_var_for_const49);
    network_mux_1287_16_1_1_x_U111->din35(ap_var_for_const50);
    network_mux_1287_16_1_1_x_U111->din36(ap_var_for_const51);
    network_mux_1287_16_1_1_x_U111->din37(ap_var_for_const52);
    network_mux_1287_16_1_1_x_U111->din38(ap_var_for_const53);
    network_mux_1287_16_1_1_x_U111->din39(ap_var_for_const54);
    network_mux_1287_16_1_1_x_U111->din40(ap_var_for_const55);
    network_mux_1287_16_1_1_x_U111->din41(ap_var_for_const56);
    network_mux_1287_16_1_1_x_U111->din42(ap_var_for_const57);
    network_mux_1287_16_1_1_x_U111->din43(ap_var_for_const58);
    network_mux_1287_16_1_1_x_U111->din44(ap_var_for_const59);
    network_mux_1287_16_1_1_x_U111->din45(ap_var_for_const60);
    network_mux_1287_16_1_1_x_U111->din46(ap_var_for_const61);
    network_mux_1287_16_1_1_x_U111->din47(ap_var_for_const62);
    network_mux_1287_16_1_1_x_U111->din48(ap_var_for_const63);
    network_mux_1287_16_1_1_x_U111->din49(ap_var_for_const64);
    network_mux_1287_16_1_1_x_U111->din50(ap_var_for_const65);
    network_mux_1287_16_1_1_x_U111->din51(ap_var_for_const66);
    network_mux_1287_16_1_1_x_U111->din52(ap_var_for_const67);
    network_mux_1287_16_1_1_x_U111->din53(ap_var_for_const68);
    network_mux_1287_16_1_1_x_U111->din54(ap_var_for_const69);
    network_mux_1287_16_1_1_x_U111->din55(ap_var_for_const70);
    network_mux_1287_16_1_1_x_U111->din56(ap_var_for_const71);
    network_mux_1287_16_1_1_x_U111->din57(ap_var_for_const72);
    network_mux_1287_16_1_1_x_U111->din58(ap_var_for_const73);
    network_mux_1287_16_1_1_x_U111->din59(ap_var_for_const74);
    network_mux_1287_16_1_1_x_U111->din60(ap_var_for_const75);
    network_mux_1287_16_1_1_x_U111->din61(ap_var_for_const76);
    network_mux_1287_16_1_1_x_U111->din62(ap_var_for_const77);
    network_mux_1287_16_1_1_x_U111->din63(ap_var_for_const78);
    network_mux_1287_16_1_1_x_U111->din64(ap_var_for_const79);
    network_mux_1287_16_1_1_x_U111->din65(ap_var_for_const80);
    network_mux_1287_16_1_1_x_U111->din66(ap_var_for_const81);
    network_mux_1287_16_1_1_x_U111->din67(ap_var_for_const82);
    network_mux_1287_16_1_1_x_U111->din68(ap_var_for_const83);
    network_mux_1287_16_1_1_x_U111->din69(ap_var_for_const84);
    network_mux_1287_16_1_1_x_U111->din70(ap_var_for_const85);
    network_mux_1287_16_1_1_x_U111->din71(ap_var_for_const86);
    network_mux_1287_16_1_1_x_U111->din72(ap_var_for_const87);
    network_mux_1287_16_1_1_x_U111->din73(ap_var_for_const88);
    network_mux_1287_16_1_1_x_U111->din74(ap_var_for_const89);
    network_mux_1287_16_1_1_x_U111->din75(ap_var_for_const90);
    network_mux_1287_16_1_1_x_U111->din76(ap_var_for_const91);
    network_mux_1287_16_1_1_x_U111->din77(ap_var_for_const92);
    network_mux_1287_16_1_1_x_U111->din78(ap_var_for_const93);
    network_mux_1287_16_1_1_x_U111->din79(ap_var_for_const94);
    network_mux_1287_16_1_1_x_U111->din80(ap_var_for_const95);
    network_mux_1287_16_1_1_x_U111->din81(ap_var_for_const96);
    network_mux_1287_16_1_1_x_U111->din82(ap_var_for_const97);
    network_mux_1287_16_1_1_x_U111->din83(ap_var_for_const98);
    network_mux_1287_16_1_1_x_U111->din84(ap_var_for_const99);
    network_mux_1287_16_1_1_x_U111->din85(ap_var_for_const100);
    network_mux_1287_16_1_1_x_U111->din86(ap_var_for_const101);
    network_mux_1287_16_1_1_x_U111->din87(ap_var_for_const102);
    network_mux_1287_16_1_1_x_U111->din88(ap_var_for_const103);
    network_mux_1287_16_1_1_x_U111->din89(ap_var_for_const104);
    network_mux_1287_16_1_1_x_U111->din90(ap_var_for_const105);
    network_mux_1287_16_1_1_x_U111->din91(ap_var_for_const106);
    network_mux_1287_16_1_1_x_U111->din92(ap_var_for_const107);
    network_mux_1287_16_1_1_x_U111->din93(ap_var_for_const108);
    network_mux_1287_16_1_1_x_U111->din94(ap_var_for_const109);
    network_mux_1287_16_1_1_x_U111->din95(ap_var_for_const110);
    network_mux_1287_16_1_1_x_U111->din96(ap_var_for_const111);
    network_mux_1287_16_1_1_x_U111->din97(ap_var_for_const112);
    network_mux_1287_16_1_1_x_U111->din98(ap_var_for_const113);
    network_mux_1287_16_1_1_x_U111->din99(ap_var_for_const114);
    network_mux_1287_16_1_1_x_U111->din100(ap_var_for_const115);
    network_mux_1287_16_1_1_x_U111->din101(ap_var_for_const116);
    network_mux_1287_16_1_1_x_U111->din102(ap_var_for_const117);
    network_mux_1287_16_1_1_x_U111->din103(ap_var_for_const118);
    network_mux_1287_16_1_1_x_U111->din104(ap_var_for_const119);
    network_mux_1287_16_1_1_x_U111->din105(ap_var_for_const120);
    network_mux_1287_16_1_1_x_U111->din106(ap_var_for_const121);
    network_mux_1287_16_1_1_x_U111->din107(ap_var_for_const122);
    network_mux_1287_16_1_1_x_U111->din108(ap_var_for_const123);
    network_mux_1287_16_1_1_x_U111->din109(ap_var_for_const124);
    network_mux_1287_16_1_1_x_U111->din110(ap_var_for_const125);
    network_mux_1287_16_1_1_x_U111->din111(ap_var_for_const126);
    network_mux_1287_16_1_1_x_U111->din112(ap_var_for_const127);
    network_mux_1287_16_1_1_x_U111->din113(ap_var_for_const128);
    network_mux_1287_16_1_1_x_U111->din114(ap_var_for_const129);
    network_mux_1287_16_1_1_x_U111->din115(ap_var_for_const130);
    network_mux_1287_16_1_1_x_U111->din116(ap_var_for_const131);
    network_mux_1287_16_1_1_x_U111->din117(ap_var_for_const132);
    network_mux_1287_16_1_1_x_U111->din118(ap_var_for_const133);
    network_mux_1287_16_1_1_x_U111->din119(ap_var_for_const134);
    network_mux_1287_16_1_1_x_U111->din120(ap_var_for_const135);
    network_mux_1287_16_1_1_x_U111->din121(ap_var_for_const136);
    network_mux_1287_16_1_1_x_U111->din122(ap_var_for_const137);
    network_mux_1287_16_1_1_x_U111->din123(ap_var_for_const138);
    network_mux_1287_16_1_1_x_U111->din124(ap_var_for_const139);
    network_mux_1287_16_1_1_x_U111->din125(ap_var_for_const140);
    network_mux_1287_16_1_1_x_U111->din126(ap_var_for_const141);
    network_mux_1287_16_1_1_x_U111->din127(ap_var_for_const142);
    network_mux_1287_16_1_1_x_U111->din128(add_ln28_reg_1559);
    network_mux_1287_16_1_1_x_U111->dout(tmp_3_fu_685_p130);
    network_mux_164_32_1_1_U112 = new network_mux_164_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>("network_mux_164_32_1_1_U112");
    network_mux_164_32_1_1_U112->din0(kernel_buffer_15_fu_402);
    network_mux_164_32_1_1_U112->din1(kernel_buffer_15_17_fu_406);
    network_mux_164_32_1_1_U112->din2(kernel_buffer_15_18_fu_410);
    network_mux_164_32_1_1_U112->din3(kernel_buffer_15_19_fu_414);
    network_mux_164_32_1_1_U112->din4(kernel_buffer_15_20_fu_418);
    network_mux_164_32_1_1_U112->din5(kernel_buffer_15_21_fu_422);
    network_mux_164_32_1_1_U112->din6(kernel_buffer_15_22_fu_426);
    network_mux_164_32_1_1_U112->din7(kernel_buffer_15_23_fu_430);
    network_mux_164_32_1_1_U112->din8(ap_var_for_const143);
    network_mux_164_32_1_1_U112->din9(kernel_buffer_15_24_fu_434);
    network_mux_164_32_1_1_U112->din10(kernel_buffer_15_25_fu_438);
    network_mux_164_32_1_1_U112->din11(kernel_buffer_15_26_fu_442);
    network_mux_164_32_1_1_U112->din12(kernel_buffer_15_27_fu_446);
    network_mux_164_32_1_1_U112->din13(kernel_buffer_15_28_fu_450);
    network_mux_164_32_1_1_U112->din14(kernel_buffer_15_29_fu_454);
    network_mux_164_32_1_1_U112->din15(kernel_buffer_15_016_fu_458);
    network_mux_164_32_1_1_U112->din16(select_ln36_4_reg_1620_pp1_iter3_reg);
    network_mux_164_32_1_1_U112->dout(tmp_fu_1297_p18);
    network_mul_32s_16s_32_5_1_U113 = new network_mul_32s_16s_32_5_1<1,5,32,16,32>("network_mul_32s_16s_32_5_1_U113");
    network_mul_32s_16s_32_5_1_U113->clk(ap_clk);
    network_mul_32s_16s_32_5_1_U113->reset(ap_rst);
    network_mul_32s_16s_32_5_1_U113->din0(tmp_reg_1667);
    network_mul_32s_16s_32_5_1_U113->din1(input_load_reg_1662);
    network_mul_32s_16s_32_5_1_U113->ce(ap_var_for_const144);
    network_mul_32s_16s_32_5_1_U113->dout(grp_fu_1337_p2);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U114 = new network_mac_muladd_4ns_9ns_9s_12_1_1<1,1,4,9,9,12>("network_mac_muladd_4ns_9ns_9s_12_1_1_U114");
    network_mac_muladd_4ns_9ns_9s_12_1_1_U114->din0(grp_fu_1421_p0);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U114->din1(grp_fu_1421_p1);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U114->din2(select_ln36_6_fu_1215_p3);
    network_mac_muladd_4ns_9ns_9s_12_1_1_U114->dout(grp_fu_1421_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln24_fu_592_p2);
    sensitive << ( phi_mul_reg_499 );

    SC_METHOD(thread_add_ln28_fu_680_p2);
    sensitive << ( shl_ln_reg_1545 );
    sensitive << ( zext_ln28_fu_676_p1 );

    SC_METHOD(thread_add_ln31_fu_1031_p2);
    sensitive << ( indvar_flatten18_reg_522 );

    SC_METHOD(thread_add_ln33_fu_1057_p2);
    sensitive << ( indvar_flatten_reg_545 );

    SC_METHOD(thread_add_ln39_4_fu_1201_p2);
    sensitive << ( select_ln32_4_fu_1146_p3 );
    sensitive << ( zext_ln36_2_fu_1189_p1 );

    SC_METHOD(thread_add_ln39_fu_1105_p2);
    sensitive << ( sub_ln39_fu_1095_p2 );
    sensitive << ( zext_ln36_fu_1101_p1 );

    SC_METHOD(thread_add_ln47_1_fu_1407_p2);
    sensitive << ( zext_ln24_reg_1519 );
    sensitive << ( sext_ln47_fu_1404_p1 );

    SC_METHOD(thread_add_ln47_fu_1239_p2);
    sensitive << ( select_ln32_4_reg_1609 );
    sensitive << ( zext_ln36_3_fu_1212_p1 );

    SC_METHOD(thread_and_ln32_fu_1164_p2);
    sensitive << ( icmp_ln36_fu_1158_p2 );
    sensitive << ( xor_ln32_fu_1153_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state18);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state11_pp1_stage0_iter5);

    SC_METHOD(thread_ap_block_state12_pp1_stage0_iter6);

    SC_METHOD(thread_ap_block_state13_pp1_stage0_iter7);

    SC_METHOD(thread_ap_block_state14_pp1_stage0_iter8);

    SC_METHOD(thread_ap_block_state15_pp1_stage0_iter9);

    SC_METHOD(thread_ap_block_state16_pp1_stage0_iter10);

    SC_METHOD(thread_ap_block_state17_pp1_stage0_iter11);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter3);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln26_fu_664_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter1_state7);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_598_p2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_enable_reg_pp1_iter6 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp1_iter11 );

    SC_METHOD(thread_ap_phi_mux_buffer_0_phi_fu_570_p4);
    sensitive << ( buffer_0_reg_567 );
    sensitive << ( icmp_ln31_reg_1564_pp1_iter10_reg );
    sensitive << ( buffer_reg_1682 );
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_i_0_phi_fu_514_p4);
    sensitive << ( i_0_reg_510 );
    sensitive << ( icmp_ln26_reg_1550 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i_reg_1554 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_in_d_0_phi_fu_581_p4);
    sensitive << ( in_d_0_reg_577 );
    sensitive << ( icmp_ln31_reg_1564_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( in_d_fu_1228_p2 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_537_p4);
    sensitive << ( out_h_0_reg_533 );
    sensitive << ( icmp_ln31_reg_1564 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( select_ln31_reg_1589 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_560_p4);
    sensitive << ( out_w_0_reg_556 );
    sensitive << ( icmp_ln31_reg_1564_pp1_iter1_reg );
    sensitive << ( select_ln36_5_reg_1627 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_598_p2 );

    SC_METHOD(thread_buffer_fu_1367_p2);
    sensitive << ( sext_ln39_3_fu_1363_p1 );
    sensitive << ( select_ln36_fu_1348_p3 );

    SC_METHOD(thread_grp_fu_1421_p0);
    sensitive << ( icmp_ln31_reg_1564_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( grp_fu_1421_p00 );

    SC_METHOD(thread_grp_fu_1421_p00);
    sensitive << ( select_ln36_4_reg_1620 );

    SC_METHOD(thread_grp_fu_1421_p1);
    sensitive << ( icmp_ln31_reg_1564_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_i_fu_670_p2);
    sensitive << ( ap_phi_mux_i_0_phi_fu_514_p4 );

    SC_METHOD(thread_icmp_ln24_fu_598_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_d_0_reg_488 );

    SC_METHOD(thread_icmp_ln26_fu_664_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_i_0_phi_fu_514_p4 );

    SC_METHOD(thread_icmp_ln31_fu_1025_p2);
    sensitive << ( indvar_flatten18_reg_522 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln33_fu_1043_p2);
    sensitive << ( indvar_flatten_reg_545 );
    sensitive << ( icmp_ln31_fu_1025_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln36_2_fu_1233_p2);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln31_reg_1564_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( in_d_fu_1228_p2 );

    SC_METHOD(thread_icmp_ln36_fu_1158_p2);
    sensitive << ( icmp_ln31_reg_1564 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_581_p4 );

    SC_METHOD(thread_in_d_fu_1228_p2);
    sensitive << ( select_ln36_4_reg_1620 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln39_6_fu_1247_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter3 );

    SC_METHOD(thread_kernel_buffer_0_fu_946_p1);
    sensitive << ( tmp_3_fu_685_p130 );

    SC_METHOD(thread_or_ln36_fu_1176_p2);
    sensitive << ( icmp_ln33_reg_1579 );
    sensitive << ( and_ln32_fu_1164_p2 );

    SC_METHOD(thread_out_d_fu_604_p2);
    sensitive << ( out_d_0_reg_488 );

    SC_METHOD(thread_out_h_fu_1037_p2);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_537_p4 );

    SC_METHOD(thread_out_w_fu_1170_p2);
    sensitive << ( select_ln32_fu_1111_p3 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln47_fu_1416_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter11 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( select_ln46_fu_1389_p3 );
    sensitive << ( trunc_ln46_fu_1380_p1 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln36_2_reg_1648_pp1_iter10_reg );
    sensitive << ( ap_enable_reg_pp1_iter11 );

    SC_METHOD(thread_select_ln31_fu_1049_p3);
    sensitive << ( out_h_fu_1037_p2 );
    sensitive << ( icmp_ln33_fu_1043_p2 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_537_p4 );

    SC_METHOD(thread_select_ln32_3_fu_1342_p3);
    sensitive << ( sext_ln34_reg_1538 );
    sensitive << ( icmp_ln33_reg_1579_pp1_iter9_reg );
    sensitive << ( ap_phi_mux_buffer_0_phi_fu_570_p4 );

    SC_METHOD(thread_select_ln32_4_fu_1146_p3);
    sensitive << ( icmp_ln33_reg_1579 );
    sensitive << ( sub_ln39_2_fu_1140_p2 );
    sensitive << ( sub_ln39_fu_1095_p2 );

    SC_METHOD(thread_select_ln32_5_fu_1207_p3);
    sensitive << ( icmp_ln33_reg_1579_pp1_iter1_reg );
    sensitive << ( add_ln39_reg_1599 );
    sensitive << ( sub_ln39_2_reg_1604 );

    SC_METHOD(thread_select_ln32_fu_1111_p3);
    sensitive << ( icmp_ln33_reg_1579 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_560_p4 );

    SC_METHOD(thread_select_ln33_fu_1063_p3);
    sensitive << ( icmp_ln33_fu_1043_p2 );
    sensitive << ( add_ln33_fu_1057_p2 );

    SC_METHOD(thread_select_ln36_4_fu_1181_p3);
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_581_p4 );
    sensitive << ( or_ln36_fu_1176_p2 );

    SC_METHOD(thread_select_ln36_5_fu_1193_p3);
    sensitive << ( and_ln32_fu_1164_p2 );
    sensitive << ( select_ln32_fu_1111_p3 );
    sensitive << ( out_w_fu_1170_p2 );

    SC_METHOD(thread_select_ln36_6_fu_1215_p3);
    sensitive << ( and_ln32_reg_1614 );
    sensitive << ( add_ln39_4_reg_1633 );
    sensitive << ( select_ln32_5_fu_1207_p3 );

    SC_METHOD(thread_select_ln36_fu_1348_p3);
    sensitive << ( sext_ln34_reg_1538 );
    sensitive << ( and_ln32_reg_1614_pp1_iter9_reg );
    sensitive << ( select_ln32_3_fu_1342_p3 );

    SC_METHOD(thread_select_ln46_fu_1389_p3);
    sensitive << ( xor_ln46_fu_1383_p2 );

    SC_METHOD(thread_sext_ln34_fu_652_p1);
    sensitive << ( tmp_9_fu_614_p18 );

    SC_METHOD(thread_sext_ln39_3_fu_1363_p1);
    sensitive << ( trunc_ln3_fu_1354_p4 );

    SC_METHOD(thread_sext_ln39_fu_1244_p1);
    sensitive << ( add_ln39_1_reg_1638 );

    SC_METHOD(thread_sext_ln47_1_fu_1412_p1);
    sensitive << ( add_ln47_1_fu_1407_p2 );

    SC_METHOD(thread_sext_ln47_fu_1404_p1);
    sensitive << ( add_ln47_reg_1652_pp1_iter10_reg );

    SC_METHOD(thread_shl_ln1_fu_1071_p3);
    sensitive << ( out_h_0_reg_533 );

    SC_METHOD(thread_shl_ln39_3_fu_1083_p3);
    sensitive << ( out_h_0_reg_533 );

    SC_METHOD(thread_shl_ln39_3_mid1_fu_1129_p3);
    sensitive << ( out_h_reg_1573 );

    SC_METHOD(thread_shl_ln39_mid1_fu_1118_p3);
    sensitive << ( out_h_reg_1573 );

    SC_METHOD(thread_shl_ln_fu_656_p3);
    sensitive << ( trunc_ln25_fu_610_p1 );

    SC_METHOD(thread_sub_ln39_2_fu_1140_p2);
    sensitive << ( zext_ln39_8_fu_1125_p1 );
    sensitive << ( zext_ln39_9_fu_1136_p1 );

    SC_METHOD(thread_sub_ln39_fu_1095_p2);
    sensitive << ( zext_ln39_fu_1079_p1 );
    sensitive << ( zext_ln39_7_fu_1091_p1 );

    SC_METHOD(thread_tmp_4_fu_1373_p3);
    sensitive << ( buffer_reg_1682 );

    SC_METHOD(thread_trunc_ln25_fu_610_p1);
    sensitive << ( out_d_0_reg_488 );

    SC_METHOD(thread_trunc_ln3_fu_1354_p4);
    sensitive << ( mul_ln39_reg_1677 );

    SC_METHOD(thread_trunc_ln46_fu_1380_p1);
    sensitive << ( buffer_reg_1682 );

    SC_METHOD(thread_xor_ln32_fu_1153_p2);
    sensitive << ( icmp_ln33_reg_1579 );

    SC_METHOD(thread_xor_ln46_fu_1383_p2);
    sensitive << ( tmp_4_fu_1373_p3 );

    SC_METHOD(thread_zext_ln24_fu_588_p1);
    sensitive << ( phi_mul_reg_499 );

    SC_METHOD(thread_zext_ln28_fu_676_p1);
    sensitive << ( ap_phi_mux_i_0_phi_fu_514_p4 );

    SC_METHOD(thread_zext_ln36_2_fu_1189_p1);
    sensitive << ( out_w_fu_1170_p2 );

    SC_METHOD(thread_zext_ln36_3_fu_1212_p1);
    sensitive << ( select_ln36_5_reg_1627 );

    SC_METHOD(thread_zext_ln36_fu_1101_p1);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_560_p4 );

    SC_METHOD(thread_zext_ln39_6_fu_1247_p1);
    sensitive << ( sext_ln39_fu_1244_p1 );

    SC_METHOD(thread_zext_ln39_7_fu_1091_p1);
    sensitive << ( shl_ln39_3_fu_1083_p3 );

    SC_METHOD(thread_zext_ln39_8_fu_1125_p1);
    sensitive << ( shl_ln39_mid1_fu_1118_p3 );

    SC_METHOD(thread_zext_ln39_9_fu_1136_p1);
    sensitive << ( shl_ln39_3_mid1_fu_1129_p3 );

    SC_METHOD(thread_zext_ln39_fu_1079_p1);
    sensitive << ( shl_ln1_fu_1071_p3 );

    SC_METHOD(thread_zext_ln47_fu_1416_p1);
    sensitive << ( sext_ln47_1_fu_1412_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_598_p2 );
    sensitive << ( icmp_ln26_fu_664_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter11 );

    SC_THREAD(thread_ap_var_for_const144);

    SC_THREAD(thread_ap_var_for_const143);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    SC_THREAD(thread_ap_var_for_const40);

    SC_THREAD(thread_ap_var_for_const41);

    SC_THREAD(thread_ap_var_for_const42);

    SC_THREAD(thread_ap_var_for_const43);

    SC_THREAD(thread_ap_var_for_const44);

    SC_THREAD(thread_ap_var_for_const45);

    SC_THREAD(thread_ap_var_for_const46);

    SC_THREAD(thread_ap_var_for_const47);

    SC_THREAD(thread_ap_var_for_const48);

    SC_THREAD(thread_ap_var_for_const49);

    SC_THREAD(thread_ap_var_for_const50);

    SC_THREAD(thread_ap_var_for_const51);

    SC_THREAD(thread_ap_var_for_const52);

    SC_THREAD(thread_ap_var_for_const53);

    SC_THREAD(thread_ap_var_for_const54);

    SC_THREAD(thread_ap_var_for_const55);

    SC_THREAD(thread_ap_var_for_const56);

    SC_THREAD(thread_ap_var_for_const57);

    SC_THREAD(thread_ap_var_for_const58);

    SC_THREAD(thread_ap_var_for_const59);

    SC_THREAD(thread_ap_var_for_const60);

    SC_THREAD(thread_ap_var_for_const61);

    SC_THREAD(thread_ap_var_for_const62);

    SC_THREAD(thread_ap_var_for_const63);

    SC_THREAD(thread_ap_var_for_const64);

    SC_THREAD(thread_ap_var_for_const65);

    SC_THREAD(thread_ap_var_for_const66);

    SC_THREAD(thread_ap_var_for_const67);

    SC_THREAD(thread_ap_var_for_const68);

    SC_THREAD(thread_ap_var_for_const69);

    SC_THREAD(thread_ap_var_for_const70);

    SC_THREAD(thread_ap_var_for_const71);

    SC_THREAD(thread_ap_var_for_const72);

    SC_THREAD(thread_ap_var_for_const73);

    SC_THREAD(thread_ap_var_for_const74);

    SC_THREAD(thread_ap_var_for_const75);

    SC_THREAD(thread_ap_var_for_const76);

    SC_THREAD(thread_ap_var_for_const77);

    SC_THREAD(thread_ap_var_for_const78);

    SC_THREAD(thread_ap_var_for_const79);

    SC_THREAD(thread_ap_var_for_const80);

    SC_THREAD(thread_ap_var_for_const81);

    SC_THREAD(thread_ap_var_for_const82);

    SC_THREAD(thread_ap_var_for_const83);

    SC_THREAD(thread_ap_var_for_const84);

    SC_THREAD(thread_ap_var_for_const85);

    SC_THREAD(thread_ap_var_for_const86);

    SC_THREAD(thread_ap_var_for_const87);

    SC_THREAD(thread_ap_var_for_const88);

    SC_THREAD(thread_ap_var_for_const89);

    SC_THREAD(thread_ap_var_for_const90);

    SC_THREAD(thread_ap_var_for_const91);

    SC_THREAD(thread_ap_var_for_const92);

    SC_THREAD(thread_ap_var_for_const93);

    SC_THREAD(thread_ap_var_for_const94);

    SC_THREAD(thread_ap_var_for_const95);

    SC_THREAD(thread_ap_var_for_const96);

    SC_THREAD(thread_ap_var_for_const97);

    SC_THREAD(thread_ap_var_for_const98);

    SC_THREAD(thread_ap_var_for_const99);

    SC_THREAD(thread_ap_var_for_const100);

    SC_THREAD(thread_ap_var_for_const101);

    SC_THREAD(thread_ap_var_for_const102);

    SC_THREAD(thread_ap_var_for_const103);

    SC_THREAD(thread_ap_var_for_const104);

    SC_THREAD(thread_ap_var_for_const105);

    SC_THREAD(thread_ap_var_for_const106);

    SC_THREAD(thread_ap_var_for_const107);

    SC_THREAD(thread_ap_var_for_const108);

    SC_THREAD(thread_ap_var_for_const109);

    SC_THREAD(thread_ap_var_for_const110);

    SC_THREAD(thread_ap_var_for_const111);

    SC_THREAD(thread_ap_var_for_const112);

    SC_THREAD(thread_ap_var_for_const113);

    SC_THREAD(thread_ap_var_for_const114);

    SC_THREAD(thread_ap_var_for_const115);

    SC_THREAD(thread_ap_var_for_const116);

    SC_THREAD(thread_ap_var_for_const117);

    SC_THREAD(thread_ap_var_for_const118);

    SC_THREAD(thread_ap_var_for_const119);

    SC_THREAD(thread_ap_var_for_const120);

    SC_THREAD(thread_ap_var_for_const121);

    SC_THREAD(thread_ap_var_for_const122);

    SC_THREAD(thread_ap_var_for_const123);

    SC_THREAD(thread_ap_var_for_const124);

    SC_THREAD(thread_ap_var_for_const125);

    SC_THREAD(thread_ap_var_for_const126);

    SC_THREAD(thread_ap_var_for_const127);

    SC_THREAD(thread_ap_var_for_const128);

    SC_THREAD(thread_ap_var_for_const129);

    SC_THREAD(thread_ap_var_for_const130);

    SC_THREAD(thread_ap_var_for_const131);

    SC_THREAD(thread_ap_var_for_const132);

    SC_THREAD(thread_ap_var_for_const133);

    SC_THREAD(thread_ap_var_for_const134);

    SC_THREAD(thread_ap_var_for_const135);

    SC_THREAD(thread_ap_var_for_const136);

    SC_THREAD(thread_ap_var_for_const137);

    SC_THREAD(thread_ap_var_for_const138);

    SC_THREAD(thread_ap_var_for_const139);

    SC_THREAD(thread_ap_var_for_const140);

    SC_THREAD(thread_ap_var_for_const141);

    SC_THREAD(thread_ap_var_for_const142);

    ap_CS_fsm = "000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter11 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "pointwise_conv2d_fix_3_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, i_0_reg_510, "i_0_reg_510");
    sc_trace(mVcdFile, indvar_flatten18_reg_522, "indvar_flatten18_reg_522");
    sc_trace(mVcdFile, out_h_0_reg_533, "out_h_0_reg_533");
    sc_trace(mVcdFile, indvar_flatten_reg_545, "indvar_flatten_reg_545");
    sc_trace(mVcdFile, out_w_0_reg_556, "out_w_0_reg_556");
    sc_trace(mVcdFile, buffer_0_reg_567, "buffer_0_reg_567");
    sc_trace(mVcdFile, in_d_0_reg_577, "in_d_0_reg_577");
    sc_trace(mVcdFile, zext_ln24_fu_588_p1, "zext_ln24_fu_588_p1");
    sc_trace(mVcdFile, zext_ln24_reg_1519, "zext_ln24_reg_1519");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln24_fu_592_p2, "add_ln24_fu_592_p2");
    sc_trace(mVcdFile, add_ln24_reg_1524, "add_ln24_reg_1524");
    sc_trace(mVcdFile, icmp_ln24_fu_598_p2, "icmp_ln24_fu_598_p2");
    sc_trace(mVcdFile, out_d_fu_604_p2, "out_d_fu_604_p2");
    sc_trace(mVcdFile, out_d_reg_1533, "out_d_reg_1533");
    sc_trace(mVcdFile, sext_ln34_fu_652_p1, "sext_ln34_fu_652_p1");
    sc_trace(mVcdFile, sext_ln34_reg_1538, "sext_ln34_reg_1538");
    sc_trace(mVcdFile, shl_ln_fu_656_p3, "shl_ln_fu_656_p3");
    sc_trace(mVcdFile, shl_ln_reg_1545, "shl_ln_reg_1545");
    sc_trace(mVcdFile, icmp_ln26_fu_664_p2, "icmp_ln26_fu_664_p2");
    sc_trace(mVcdFile, icmp_ln26_reg_1550, "icmp_ln26_reg_1550");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, i_fu_670_p2, "i_fu_670_p2");
    sc_trace(mVcdFile, i_reg_1554, "i_reg_1554");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, add_ln28_fu_680_p2, "add_ln28_fu_680_p2");
    sc_trace(mVcdFile, add_ln28_reg_1559, "add_ln28_reg_1559");
    sc_trace(mVcdFile, icmp_ln31_fu_1025_p2, "icmp_ln31_fu_1025_p2");
    sc_trace(mVcdFile, icmp_ln31_reg_1564, "icmp_ln31_reg_1564");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter1, "ap_block_state7_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter2, "ap_block_state8_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter3, "ap_block_state9_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter4, "ap_block_state10_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state11_pp1_stage0_iter5, "ap_block_state11_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state12_pp1_stage0_iter6, "ap_block_state12_pp1_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state13_pp1_stage0_iter7, "ap_block_state13_pp1_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state14_pp1_stage0_iter8, "ap_block_state14_pp1_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage0_iter9, "ap_block_state15_pp1_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage0_iter10, "ap_block_state16_pp1_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage0_iter11, "ap_block_state17_pp1_stage0_iter11");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter1_reg, "icmp_ln31_reg_1564_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter2_reg, "icmp_ln31_reg_1564_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter3_reg, "icmp_ln31_reg_1564_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter4_reg, "icmp_ln31_reg_1564_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter5_reg, "icmp_ln31_reg_1564_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter6_reg, "icmp_ln31_reg_1564_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter7_reg, "icmp_ln31_reg_1564_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter8_reg, "icmp_ln31_reg_1564_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter9_reg, "icmp_ln31_reg_1564_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1564_pp1_iter10_reg, "icmp_ln31_reg_1564_pp1_iter10_reg");
    sc_trace(mVcdFile, add_ln31_fu_1031_p2, "add_ln31_fu_1031_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, out_h_fu_1037_p2, "out_h_fu_1037_p2");
    sc_trace(mVcdFile, out_h_reg_1573, "out_h_reg_1573");
    sc_trace(mVcdFile, icmp_ln33_fu_1043_p2, "icmp_ln33_fu_1043_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1579, "icmp_ln33_reg_1579");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter1_reg, "icmp_ln33_reg_1579_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter2_reg, "icmp_ln33_reg_1579_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter3_reg, "icmp_ln33_reg_1579_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter4_reg, "icmp_ln33_reg_1579_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter5_reg, "icmp_ln33_reg_1579_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter6_reg, "icmp_ln33_reg_1579_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter7_reg, "icmp_ln33_reg_1579_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter8_reg, "icmp_ln33_reg_1579_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1579_pp1_iter9_reg, "icmp_ln33_reg_1579_pp1_iter9_reg");
    sc_trace(mVcdFile, select_ln31_fu_1049_p3, "select_ln31_fu_1049_p3");
    sc_trace(mVcdFile, select_ln31_reg_1589, "select_ln31_reg_1589");
    sc_trace(mVcdFile, select_ln33_fu_1063_p3, "select_ln33_fu_1063_p3");
    sc_trace(mVcdFile, add_ln39_fu_1105_p2, "add_ln39_fu_1105_p2");
    sc_trace(mVcdFile, add_ln39_reg_1599, "add_ln39_reg_1599");
    sc_trace(mVcdFile, sub_ln39_2_fu_1140_p2, "sub_ln39_2_fu_1140_p2");
    sc_trace(mVcdFile, sub_ln39_2_reg_1604, "sub_ln39_2_reg_1604");
    sc_trace(mVcdFile, select_ln32_4_fu_1146_p3, "select_ln32_4_fu_1146_p3");
    sc_trace(mVcdFile, select_ln32_4_reg_1609, "select_ln32_4_reg_1609");
    sc_trace(mVcdFile, and_ln32_fu_1164_p2, "and_ln32_fu_1164_p2");
    sc_trace(mVcdFile, and_ln32_reg_1614, "and_ln32_reg_1614");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter2_reg, "and_ln32_reg_1614_pp1_iter2_reg");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter3_reg, "and_ln32_reg_1614_pp1_iter3_reg");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter4_reg, "and_ln32_reg_1614_pp1_iter4_reg");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter5_reg, "and_ln32_reg_1614_pp1_iter5_reg");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter6_reg, "and_ln32_reg_1614_pp1_iter6_reg");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter7_reg, "and_ln32_reg_1614_pp1_iter7_reg");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter8_reg, "and_ln32_reg_1614_pp1_iter8_reg");
    sc_trace(mVcdFile, and_ln32_reg_1614_pp1_iter9_reg, "and_ln32_reg_1614_pp1_iter9_reg");
    sc_trace(mVcdFile, select_ln36_4_fu_1181_p3, "select_ln36_4_fu_1181_p3");
    sc_trace(mVcdFile, select_ln36_4_reg_1620, "select_ln36_4_reg_1620");
    sc_trace(mVcdFile, select_ln36_4_reg_1620_pp1_iter2_reg, "select_ln36_4_reg_1620_pp1_iter2_reg");
    sc_trace(mVcdFile, select_ln36_4_reg_1620_pp1_iter3_reg, "select_ln36_4_reg_1620_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln36_5_fu_1193_p3, "select_ln36_5_fu_1193_p3");
    sc_trace(mVcdFile, select_ln36_5_reg_1627, "select_ln36_5_reg_1627");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, add_ln39_4_fu_1201_p2, "add_ln39_4_fu_1201_p2");
    sc_trace(mVcdFile, add_ln39_4_reg_1633, "add_ln39_4_reg_1633");
    sc_trace(mVcdFile, grp_fu_1421_p3, "grp_fu_1421_p3");
    sc_trace(mVcdFile, add_ln39_1_reg_1638, "add_ln39_1_reg_1638");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, in_d_fu_1228_p2, "in_d_fu_1228_p2");
    sc_trace(mVcdFile, icmp_ln36_2_fu_1233_p2, "icmp_ln36_2_fu_1233_p2");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648, "icmp_ln36_2_reg_1648");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter3_reg, "icmp_ln36_2_reg_1648_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter4_reg, "icmp_ln36_2_reg_1648_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter5_reg, "icmp_ln36_2_reg_1648_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter6_reg, "icmp_ln36_2_reg_1648_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter7_reg, "icmp_ln36_2_reg_1648_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter8_reg, "icmp_ln36_2_reg_1648_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter9_reg, "icmp_ln36_2_reg_1648_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln36_2_reg_1648_pp1_iter10_reg, "icmp_ln36_2_reg_1648_pp1_iter10_reg");
    sc_trace(mVcdFile, add_ln47_fu_1239_p2, "add_ln47_fu_1239_p2");
    sc_trace(mVcdFile, add_ln47_reg_1652, "add_ln47_reg_1652");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter3_reg, "add_ln47_reg_1652_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter4_reg, "add_ln47_reg_1652_pp1_iter4_reg");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter5_reg, "add_ln47_reg_1652_pp1_iter5_reg");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter6_reg, "add_ln47_reg_1652_pp1_iter6_reg");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter7_reg, "add_ln47_reg_1652_pp1_iter7_reg");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter8_reg, "add_ln47_reg_1652_pp1_iter8_reg");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter9_reg, "add_ln47_reg_1652_pp1_iter9_reg");
    sc_trace(mVcdFile, add_ln47_reg_1652_pp1_iter10_reg, "add_ln47_reg_1652_pp1_iter10_reg");
    sc_trace(mVcdFile, input_load_reg_1662, "input_load_reg_1662");
    sc_trace(mVcdFile, tmp_fu_1297_p18, "tmp_fu_1297_p18");
    sc_trace(mVcdFile, tmp_reg_1667, "tmp_reg_1667");
    sc_trace(mVcdFile, grp_fu_1337_p2, "grp_fu_1337_p2");
    sc_trace(mVcdFile, mul_ln39_reg_1677, "mul_ln39_reg_1677");
    sc_trace(mVcdFile, buffer_fu_1367_p2, "buffer_fu_1367_p2");
    sc_trace(mVcdFile, buffer_reg_1682, "buffer_reg_1682");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter10, "ap_enable_reg_pp1_iter10");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter1_state7, "ap_condition_pp1_exit_iter1_state7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter6, "ap_enable_reg_pp1_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter7, "ap_enable_reg_pp1_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter8, "ap_enable_reg_pp1_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter9, "ap_enable_reg_pp1_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter11, "ap_enable_reg_pp1_iter11");
    sc_trace(mVcdFile, out_d_0_reg_488, "out_d_0_reg_488");
    sc_trace(mVcdFile, ap_CS_fsm_state18, "ap_CS_fsm_state18");
    sc_trace(mVcdFile, phi_mul_reg_499, "phi_mul_reg_499");
    sc_trace(mVcdFile, ap_phi_mux_i_0_phi_fu_514_p4, "ap_phi_mux_i_0_phi_fu_514_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_537_p4, "ap_phi_mux_out_h_0_phi_fu_537_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_560_p4, "ap_phi_mux_out_w_0_phi_fu_560_p4");
    sc_trace(mVcdFile, ap_phi_mux_buffer_0_phi_fu_570_p4, "ap_phi_mux_buffer_0_phi_fu_570_p4");
    sc_trace(mVcdFile, ap_phi_mux_in_d_0_phi_fu_581_p4, "ap_phi_mux_in_d_0_phi_fu_581_p4");
    sc_trace(mVcdFile, zext_ln39_6_fu_1247_p1, "zext_ln39_6_fu_1247_p1");
    sc_trace(mVcdFile, zext_ln47_fu_1416_p1, "zext_ln47_fu_1416_p1");
    sc_trace(mVcdFile, kernel_buffer_15_fu_402, "kernel_buffer_15_fu_402");
    sc_trace(mVcdFile, kernel_buffer_0_fu_946_p1, "kernel_buffer_0_fu_946_p1");
    sc_trace(mVcdFile, kernel_buffer_15_17_fu_406, "kernel_buffer_15_17_fu_406");
    sc_trace(mVcdFile, kernel_buffer_15_18_fu_410, "kernel_buffer_15_18_fu_410");
    sc_trace(mVcdFile, kernel_buffer_15_19_fu_414, "kernel_buffer_15_19_fu_414");
    sc_trace(mVcdFile, kernel_buffer_15_20_fu_418, "kernel_buffer_15_20_fu_418");
    sc_trace(mVcdFile, kernel_buffer_15_21_fu_422, "kernel_buffer_15_21_fu_422");
    sc_trace(mVcdFile, kernel_buffer_15_22_fu_426, "kernel_buffer_15_22_fu_426");
    sc_trace(mVcdFile, kernel_buffer_15_23_fu_430, "kernel_buffer_15_23_fu_430");
    sc_trace(mVcdFile, kernel_buffer_15_24_fu_434, "kernel_buffer_15_24_fu_434");
    sc_trace(mVcdFile, kernel_buffer_15_25_fu_438, "kernel_buffer_15_25_fu_438");
    sc_trace(mVcdFile, kernel_buffer_15_26_fu_442, "kernel_buffer_15_26_fu_442");
    sc_trace(mVcdFile, kernel_buffer_15_27_fu_446, "kernel_buffer_15_27_fu_446");
    sc_trace(mVcdFile, kernel_buffer_15_28_fu_450, "kernel_buffer_15_28_fu_450");
    sc_trace(mVcdFile, kernel_buffer_15_29_fu_454, "kernel_buffer_15_29_fu_454");
    sc_trace(mVcdFile, kernel_buffer_15_016_fu_458, "kernel_buffer_15_016_fu_458");
    sc_trace(mVcdFile, trunc_ln25_fu_610_p1, "trunc_ln25_fu_610_p1");
    sc_trace(mVcdFile, tmp_9_fu_614_p18, "tmp_9_fu_614_p18");
    sc_trace(mVcdFile, zext_ln28_fu_676_p1, "zext_ln28_fu_676_p1");
    sc_trace(mVcdFile, tmp_3_fu_685_p130, "tmp_3_fu_685_p130");
    sc_trace(mVcdFile, add_ln33_fu_1057_p2, "add_ln33_fu_1057_p2");
    sc_trace(mVcdFile, shl_ln1_fu_1071_p3, "shl_ln1_fu_1071_p3");
    sc_trace(mVcdFile, shl_ln39_3_fu_1083_p3, "shl_ln39_3_fu_1083_p3");
    sc_trace(mVcdFile, zext_ln39_fu_1079_p1, "zext_ln39_fu_1079_p1");
    sc_trace(mVcdFile, zext_ln39_7_fu_1091_p1, "zext_ln39_7_fu_1091_p1");
    sc_trace(mVcdFile, sub_ln39_fu_1095_p2, "sub_ln39_fu_1095_p2");
    sc_trace(mVcdFile, zext_ln36_fu_1101_p1, "zext_ln36_fu_1101_p1");
    sc_trace(mVcdFile, shl_ln39_mid1_fu_1118_p3, "shl_ln39_mid1_fu_1118_p3");
    sc_trace(mVcdFile, shl_ln39_3_mid1_fu_1129_p3, "shl_ln39_3_mid1_fu_1129_p3");
    sc_trace(mVcdFile, zext_ln39_8_fu_1125_p1, "zext_ln39_8_fu_1125_p1");
    sc_trace(mVcdFile, zext_ln39_9_fu_1136_p1, "zext_ln39_9_fu_1136_p1");
    sc_trace(mVcdFile, icmp_ln36_fu_1158_p2, "icmp_ln36_fu_1158_p2");
    sc_trace(mVcdFile, xor_ln32_fu_1153_p2, "xor_ln32_fu_1153_p2");
    sc_trace(mVcdFile, select_ln32_fu_1111_p3, "select_ln32_fu_1111_p3");
    sc_trace(mVcdFile, or_ln36_fu_1176_p2, "or_ln36_fu_1176_p2");
    sc_trace(mVcdFile, out_w_fu_1170_p2, "out_w_fu_1170_p2");
    sc_trace(mVcdFile, zext_ln36_2_fu_1189_p1, "zext_ln36_2_fu_1189_p1");
    sc_trace(mVcdFile, select_ln32_5_fu_1207_p3, "select_ln32_5_fu_1207_p3");
    sc_trace(mVcdFile, select_ln36_6_fu_1215_p3, "select_ln36_6_fu_1215_p3");
    sc_trace(mVcdFile, zext_ln36_3_fu_1212_p1, "zext_ln36_3_fu_1212_p1");
    sc_trace(mVcdFile, sext_ln39_fu_1244_p1, "sext_ln39_fu_1244_p1");
    sc_trace(mVcdFile, select_ln32_3_fu_1342_p3, "select_ln32_3_fu_1342_p3");
    sc_trace(mVcdFile, trunc_ln3_fu_1354_p4, "trunc_ln3_fu_1354_p4");
    sc_trace(mVcdFile, sext_ln39_3_fu_1363_p1, "sext_ln39_3_fu_1363_p1");
    sc_trace(mVcdFile, select_ln36_fu_1348_p3, "select_ln36_fu_1348_p3");
    sc_trace(mVcdFile, tmp_4_fu_1373_p3, "tmp_4_fu_1373_p3");
    sc_trace(mVcdFile, xor_ln46_fu_1383_p2, "xor_ln46_fu_1383_p2");
    sc_trace(mVcdFile, select_ln46_fu_1389_p3, "select_ln46_fu_1389_p3");
    sc_trace(mVcdFile, trunc_ln46_fu_1380_p1, "trunc_ln46_fu_1380_p1");
    sc_trace(mVcdFile, sext_ln47_fu_1404_p1, "sext_ln47_fu_1404_p1");
    sc_trace(mVcdFile, add_ln47_1_fu_1407_p2, "add_ln47_1_fu_1407_p2");
    sc_trace(mVcdFile, sext_ln47_1_fu_1412_p1, "sext_ln47_1_fu_1412_p1");
    sc_trace(mVcdFile, grp_fu_1421_p0, "grp_fu_1421_p0");
    sc_trace(mVcdFile, grp_fu_1421_p1, "grp_fu_1421_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, grp_fu_1421_p00, "grp_fu_1421_p00");
#endif

    }
}

pointwise_conv2d_fix_3::~pointwise_conv2d_fix_3() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_164_16_1_1_x_U110;
    delete network_mux_1287_16_1_1_x_U111;
    delete network_mux_164_32_1_1_U112;
    delete network_mul_32s_16s_32_5_1_U113;
    delete network_mac_muladd_4ns_9ns_9s_12_1_1_U114;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const144() {
    ap_var_for_const144 = ap_const_logic_1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const143() {
    ap_var_for_const143 = ap_const_lv32_0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv16_E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv16_F303;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv16_106;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv16_1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv16_FFC8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv16_0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv16_FFFB;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv16_192;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_FEBD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv16_F2C7;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv16_10F0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv16_EDD4;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv16_3B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv16_4C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv16_F862;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv16_F5A5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv16_819;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv16_484;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv16_D15;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv16_25C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv16_E024;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv16_EC5C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv16_18F3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv16_D8D6;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv16_1720;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv16_52A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv16_E28C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv16_F99;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv16_229F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv16_2752;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv16_1961;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv16_E931;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv16_102D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv16_EA8B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv16_1CB3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv16_FA30;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv16_F79C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv16_E0A9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv16_18D9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv16_8D2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const40() {
    ap_var_for_const40 = ap_const_lv16_FC39;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const41() {
    ap_var_for_const41 = ap_const_lv16_FC4E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const42() {
    ap_var_for_const42 = ap_const_lv16_E339;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const43() {
    ap_var_for_const43 = ap_const_lv16_1B23;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const44() {
    ap_var_for_const44 = ap_const_lv16_E37B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const45() {
    ap_var_for_const45 = ap_const_lv16_62E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const46() {
    ap_var_for_const46 = ap_const_lv16_E902;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const47() {
    ap_var_for_const47 = ap_const_lv16_EB2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const48() {
    ap_var_for_const48 = ap_const_lv16_EB8A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const49() {
    ap_var_for_const49 = ap_const_lv16_1199;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const50() {
    ap_var_for_const50 = ap_const_lv16_E481;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const51() {
    ap_var_for_const51 = ap_const_lv16_F92E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const52() {
    ap_var_for_const52 = ap_const_lv16_3B9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const53() {
    ap_var_for_const53 = ap_const_lv16_1767;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const54() {
    ap_var_for_const54 = ap_const_lv16_E36A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const55() {
    ap_var_for_const55 = ap_const_lv16_EFA0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const56() {
    ap_var_for_const56 = ap_const_lv16_1F0A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const57() {
    ap_var_for_const57 = ap_const_lv16_E56F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const58() {
    ap_var_for_const58 = ap_const_lv16_E4EA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const59() {
    ap_var_for_const59 = ap_const_lv16_186B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const60() {
    ap_var_for_const60 = ap_const_lv16_E363;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const61() {
    ap_var_for_const61 = ap_const_lv16_EF3B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const62() {
    ap_var_for_const62 = ap_const_lv16_E1CC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const63() {
    ap_var_for_const63 = ap_const_lv16_1B4F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const64() {
    ap_var_for_const64 = ap_const_lv16_F5E5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const65() {
    ap_var_for_const65 = ap_const_lv16_5DD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const66() {
    ap_var_for_const66 = ap_const_lv16_EF05;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const67() {
    ap_var_for_const67 = ap_const_lv16_E556;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const68() {
    ap_var_for_const68 = ap_const_lv16_217;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const69() {
    ap_var_for_const69 = ap_const_lv16_1D3D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const70() {
    ap_var_for_const70 = ap_const_lv16_FF9D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const71() {
    ap_var_for_const71 = ap_const_lv16_EEC9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const72() {
    ap_var_for_const72 = ap_const_lv16_18DA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const73() {
    ap_var_for_const73 = ap_const_lv16_ED92;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const74() {
    ap_var_for_const74 = ap_const_lv16_ED82;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const75() {
    ap_var_for_const75 = ap_const_lv16_AD2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const76() {
    ap_var_for_const76 = ap_const_lv16_FAE0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const77() {
    ap_var_for_const77 = ap_const_lv16_A6D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const78() {
    ap_var_for_const78 = ap_const_lv16_F4D5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const79() {
    ap_var_for_const79 = ap_const_lv16_EEA7;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const80() {
    ap_var_for_const80 = ap_const_lv16_EA94;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const81() {
    ap_var_for_const81 = ap_const_lv16_1A14;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const82() {
    ap_var_for_const82 = ap_const_lv16_EF40;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const83() {
    ap_var_for_const83 = ap_const_lv16_E3A4;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const84() {
    ap_var_for_const84 = ap_const_lv16_29D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const85() {
    ap_var_for_const85 = ap_const_lv16_E68B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const86() {
    ap_var_for_const86 = ap_const_lv16_F5F4;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const87() {
    ap_var_for_const87 = ap_const_lv16_E732;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const88() {
    ap_var_for_const88 = ap_const_lv16_858;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const89() {
    ap_var_for_const89 = ap_const_lv16_12B9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const90() {
    ap_var_for_const90 = ap_const_lv16_1C1E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const91() {
    ap_var_for_const91 = ap_const_lv16_E5A8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const92() {
    ap_var_for_const92 = ap_const_lv16_213C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const93() {
    ap_var_for_const93 = ap_const_lv16_E932;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const94() {
    ap_var_for_const94 = ap_const_lv16_1A04;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const95() {
    ap_var_for_const95 = ap_const_lv16_224B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const96() {
    ap_var_for_const96 = ap_const_lv16_1ECB;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const97() {
    ap_var_for_const97 = ap_const_lv16_FB71;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const98() {
    ap_var_for_const98 = ap_const_lv16_FB25;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const99() {
    ap_var_for_const99 = ap_const_lv16_EA0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const100() {
    ap_var_for_const100 = ap_const_lv16_885;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const101() {
    ap_var_for_const101 = ap_const_lv16_11E9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const102() {
    ap_var_for_const102 = ap_const_lv16_F77D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const103() {
    ap_var_for_const103 = ap_const_lv16_2E2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const104() {
    ap_var_for_const104 = ap_const_lv16_E10A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const105() {
    ap_var_for_const105 = ap_const_lv16_1282;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const106() {
    ap_var_for_const106 = ap_const_lv16_9BE;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const107() {
    ap_var_for_const107 = ap_const_lv16_B73;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const108() {
    ap_var_for_const108 = ap_const_lv16_E2E3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const109() {
    ap_var_for_const109 = ap_const_lv16_1CC4;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const110() {
    ap_var_for_const110 = ap_const_lv16_FD01;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const111() {
    ap_var_for_const111 = ap_const_lv16_EDE0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const112() {
    ap_var_for_const112 = ap_const_lv16_E814;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const113() {
    ap_var_for_const113 = ap_const_lv16_EEEA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const114() {
    ap_var_for_const114 = ap_const_lv16_F96C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const115() {
    ap_var_for_const115 = ap_const_lv16_2421;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const116() {
    ap_var_for_const116 = ap_const_lv16_25FF;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const117() {
    ap_var_for_const117 = ap_const_lv16_FFBD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const118() {
    ap_var_for_const118 = ap_const_lv16_518;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const119() {
    ap_var_for_const119 = ap_const_lv16_E4B9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const120() {
    ap_var_for_const120 = ap_const_lv16_314;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const121() {
    ap_var_for_const121 = ap_const_lv16_13CC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const122() {
    ap_var_for_const122 = ap_const_lv16_F55E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const123() {
    ap_var_for_const123 = ap_const_lv16_EC4C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const124() {
    ap_var_for_const124 = ap_const_lv16_E005;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const125() {
    ap_var_for_const125 = ap_const_lv16_FBF3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const126() {
    ap_var_for_const126 = ap_const_lv16_1EA8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const127() {
    ap_var_for_const127 = ap_const_lv16_F7EF;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const128() {
    ap_var_for_const128 = ap_const_lv16_E383;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const129() {
    ap_var_for_const129 = ap_const_lv16_BAB;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const130() {
    ap_var_for_const130 = ap_const_lv16_EC32;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const131() {
    ap_var_for_const131 = ap_const_lv16_FEFC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const132() {
    ap_var_for_const132 = ap_const_lv16_E232;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const133() {
    ap_var_for_const133 = ap_const_lv16_FF1C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const134() {
    ap_var_for_const134 = ap_const_lv16_F4E8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const135() {
    ap_var_for_const135 = ap_const_lv16_F4D9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const136() {
    ap_var_for_const136 = ap_const_lv16_DFEA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const137() {
    ap_var_for_const137 = ap_const_lv16_F56B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const138() {
    ap_var_for_const138 = ap_const_lv16_EA32;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const139() {
    ap_var_for_const139 = ap_const_lv16_ECDD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const140() {
    ap_var_for_const140 = ap_const_lv16_1088;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const141() {
    ap_var_for_const141 = ap_const_lv16_1419;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const142() {
    ap_var_for_const142 = ap_const_lv16_6CC;
}

void pointwise_conv2d_fix_3::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln24_fu_598_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state3.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln24_fu_598_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(icmp_ln31_fu_1025_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter10 = ap_enable_reg_pp1_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter11 = ap_enable_reg_pp1_iter10.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter11 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter1_state7.read())) {
                ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter0.read();
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter6 = ap_enable_reg_pp1_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter7 = ap_enable_reg_pp1_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter8 = ap_enable_reg_pp1_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter9 = ap_enable_reg_pp1_iter8.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        buffer_0_reg_567 = sext_ln34_reg_1538.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter10_reg.read()))) {
        buffer_0_reg_567 = buffer_reg_1682.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_reg_1550.read()))) {
        i_0_reg_510 = i_reg_1554.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln24_fu_598_p2.read(), ap_const_lv1_0))) {
        i_0_reg_510 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        in_d_0_reg_577 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter1_reg.read()))) {
        in_d_0_reg_577 = in_d_fu_1228_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        indvar_flatten18_reg_522 = ap_const_lv11_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1025_p2.read()))) {
        indvar_flatten18_reg_522 = add_ln31_fu_1031_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        indvar_flatten_reg_545 = ap_const_lv8_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1025_p2.read()))) {
        indvar_flatten_reg_545 = select_ln33_fu_1063_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        out_d_0_reg_488 = out_d_reg_1533.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_488 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        out_h_0_reg_533 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        out_h_0_reg_533 = select_ln31_reg_1589.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        out_w_0_reg_556 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter1_reg.read()))) {
        out_w_0_reg_556 = select_ln36_5_reg_1627.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        phi_mul_reg_499 = add_ln24_reg_1524.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_mul_reg_499 = ap_const_lv12_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln24_reg_1524 = add_ln24_fu_592_p2.read();
        out_d_reg_1533 = out_d_fu_604_p2.read();
        zext_ln24_reg_1519 = zext_ln24_fu_588_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_664_p2.read()))) {
        add_ln28_reg_1559 = add_ln28_fu_680_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter1_reg.read()))) {
        add_ln39_1_reg_1638 = grp_fu_1421_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564.read()))) {
        add_ln39_4_reg_1633 = add_ln39_4_fu_1201_p2.read();
        and_ln32_reg_1614 = and_ln32_fu_1164_p2.read();
        select_ln32_4_reg_1609 = select_ln32_4_fu_1146_p3.read();
        select_ln36_4_reg_1620 = select_ln36_4_fu_1181_p3.read();
        sub_ln39_2_reg_1604 = sub_ln39_2_fu_1140_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln33_reg_1579.read()))) {
        add_ln39_reg_1599 = add_ln39_fu_1105_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln36_2_fu_1233_p2.read(), ap_const_lv1_1))) {
        add_ln47_reg_1652 = add_ln47_fu_1239_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln47_reg_1652_pp1_iter10_reg = add_ln47_reg_1652_pp1_iter9_reg.read();
        add_ln47_reg_1652_pp1_iter3_reg = add_ln47_reg_1652.read();
        add_ln47_reg_1652_pp1_iter4_reg = add_ln47_reg_1652_pp1_iter3_reg.read();
        add_ln47_reg_1652_pp1_iter5_reg = add_ln47_reg_1652_pp1_iter4_reg.read();
        add_ln47_reg_1652_pp1_iter6_reg = add_ln47_reg_1652_pp1_iter5_reg.read();
        add_ln47_reg_1652_pp1_iter7_reg = add_ln47_reg_1652_pp1_iter6_reg.read();
        add_ln47_reg_1652_pp1_iter8_reg = add_ln47_reg_1652_pp1_iter7_reg.read();
        add_ln47_reg_1652_pp1_iter9_reg = add_ln47_reg_1652_pp1_iter8_reg.read();
        and_ln32_reg_1614_pp1_iter2_reg = and_ln32_reg_1614.read();
        and_ln32_reg_1614_pp1_iter3_reg = and_ln32_reg_1614_pp1_iter2_reg.read();
        and_ln32_reg_1614_pp1_iter4_reg = and_ln32_reg_1614_pp1_iter3_reg.read();
        and_ln32_reg_1614_pp1_iter5_reg = and_ln32_reg_1614_pp1_iter4_reg.read();
        and_ln32_reg_1614_pp1_iter6_reg = and_ln32_reg_1614_pp1_iter5_reg.read();
        and_ln32_reg_1614_pp1_iter7_reg = and_ln32_reg_1614_pp1_iter6_reg.read();
        and_ln32_reg_1614_pp1_iter8_reg = and_ln32_reg_1614_pp1_iter7_reg.read();
        and_ln32_reg_1614_pp1_iter9_reg = and_ln32_reg_1614_pp1_iter8_reg.read();
        icmp_ln31_reg_1564_pp1_iter10_reg = icmp_ln31_reg_1564_pp1_iter9_reg.read();
        icmp_ln31_reg_1564_pp1_iter2_reg = icmp_ln31_reg_1564_pp1_iter1_reg.read();
        icmp_ln31_reg_1564_pp1_iter3_reg = icmp_ln31_reg_1564_pp1_iter2_reg.read();
        icmp_ln31_reg_1564_pp1_iter4_reg = icmp_ln31_reg_1564_pp1_iter3_reg.read();
        icmp_ln31_reg_1564_pp1_iter5_reg = icmp_ln31_reg_1564_pp1_iter4_reg.read();
        icmp_ln31_reg_1564_pp1_iter6_reg = icmp_ln31_reg_1564_pp1_iter5_reg.read();
        icmp_ln31_reg_1564_pp1_iter7_reg = icmp_ln31_reg_1564_pp1_iter6_reg.read();
        icmp_ln31_reg_1564_pp1_iter8_reg = icmp_ln31_reg_1564_pp1_iter7_reg.read();
        icmp_ln31_reg_1564_pp1_iter9_reg = icmp_ln31_reg_1564_pp1_iter8_reg.read();
        icmp_ln33_reg_1579_pp1_iter2_reg = icmp_ln33_reg_1579_pp1_iter1_reg.read();
        icmp_ln33_reg_1579_pp1_iter3_reg = icmp_ln33_reg_1579_pp1_iter2_reg.read();
        icmp_ln33_reg_1579_pp1_iter4_reg = icmp_ln33_reg_1579_pp1_iter3_reg.read();
        icmp_ln33_reg_1579_pp1_iter5_reg = icmp_ln33_reg_1579_pp1_iter4_reg.read();
        icmp_ln33_reg_1579_pp1_iter6_reg = icmp_ln33_reg_1579_pp1_iter5_reg.read();
        icmp_ln33_reg_1579_pp1_iter7_reg = icmp_ln33_reg_1579_pp1_iter6_reg.read();
        icmp_ln33_reg_1579_pp1_iter8_reg = icmp_ln33_reg_1579_pp1_iter7_reg.read();
        icmp_ln33_reg_1579_pp1_iter9_reg = icmp_ln33_reg_1579_pp1_iter8_reg.read();
        icmp_ln36_2_reg_1648_pp1_iter10_reg = icmp_ln36_2_reg_1648_pp1_iter9_reg.read();
        icmp_ln36_2_reg_1648_pp1_iter3_reg = icmp_ln36_2_reg_1648.read();
        icmp_ln36_2_reg_1648_pp1_iter4_reg = icmp_ln36_2_reg_1648_pp1_iter3_reg.read();
        icmp_ln36_2_reg_1648_pp1_iter5_reg = icmp_ln36_2_reg_1648_pp1_iter4_reg.read();
        icmp_ln36_2_reg_1648_pp1_iter6_reg = icmp_ln36_2_reg_1648_pp1_iter5_reg.read();
        icmp_ln36_2_reg_1648_pp1_iter7_reg = icmp_ln36_2_reg_1648_pp1_iter6_reg.read();
        icmp_ln36_2_reg_1648_pp1_iter8_reg = icmp_ln36_2_reg_1648_pp1_iter7_reg.read();
        icmp_ln36_2_reg_1648_pp1_iter9_reg = icmp_ln36_2_reg_1648_pp1_iter8_reg.read();
        select_ln36_4_reg_1620_pp1_iter2_reg = select_ln36_4_reg_1620.read();
        select_ln36_4_reg_1620_pp1_iter3_reg = select_ln36_4_reg_1620_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter10.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter9_reg.read()))) {
        buffer_reg_1682 = buffer_fu_1367_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        i_reg_1554 = i_fu_670_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln26_reg_1550 = icmp_ln26_fu_664_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln31_reg_1564 = icmp_ln31_fu_1025_p2.read();
        icmp_ln31_reg_1564_pp1_iter1_reg = icmp_ln31_reg_1564.read();
        icmp_ln33_reg_1579_pp1_iter1_reg = icmp_ln33_reg_1579.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1025_p2.read()))) {
        icmp_ln33_reg_1579 = icmp_ln33_fu_1043_p2.read();
        out_h_reg_1573 = out_h_fu_1037_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter1_reg.read()))) {
        icmp_ln36_2_reg_1648 = icmp_ln36_2_fu_1233_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter3_reg.read()))) {
        input_load_reg_1662 = input_r_q0.read();
        tmp_reg_1667 = tmp_fu_1297_p18.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && (esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_F) || 
  esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_8)))) {
        kernel_buffer_15_016_fu_458 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_1))) {
        kernel_buffer_15_17_fu_406 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_2))) {
        kernel_buffer_15_18_fu_410 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_3))) {
        kernel_buffer_15_19_fu_414 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_4))) {
        kernel_buffer_15_20_fu_418 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_5))) {
        kernel_buffer_15_21_fu_422 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_6))) {
        kernel_buffer_15_22_fu_426 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_7))) {
        kernel_buffer_15_23_fu_430 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_9))) {
        kernel_buffer_15_24_fu_434 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_A))) {
        kernel_buffer_15_25_fu_438 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_B))) {
        kernel_buffer_15_26_fu_442 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_C))) {
        kernel_buffer_15_27_fu_446 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_D))) {
        kernel_buffer_15_28_fu_450 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_E))) {
        kernel_buffer_15_29_fu_454 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,4,4>(i_0_reg_510.read(), ap_const_lv4_0))) {
        kernel_buffer_15_fu_402 = kernel_buffer_0_fu_946_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter8_reg.read()))) {
        mul_ln39_reg_1677 = grp_fu_1337_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1025_p2.read()))) {
        select_ln31_reg_1589 = select_ln31_fu_1049_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        select_ln36_5_reg_1627 = select_ln36_5_fu_1193_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln24_fu_598_p2.read(), ap_const_lv1_0))) {
        sext_ln34_reg_1538 = sext_ln34_fu_652_p1.read();
        shl_ln_reg_1545 = shl_ln_fu_656_p3.read();
    }
}

void pointwise_conv2d_fix_3::thread_add_ln24_fu_592_p2() {
    add_ln24_fu_592_p2 = (!phi_mul_reg_499.read().is_01() || !ap_const_lv12_C4.is_01())? sc_lv<12>(): (sc_biguint<12>(phi_mul_reg_499.read()) + sc_biguint<12>(ap_const_lv12_C4));
}

void pointwise_conv2d_fix_3::thread_add_ln28_fu_680_p2() {
    add_ln28_fu_680_p2 = (!shl_ln_reg_1545.read().is_01() || !zext_ln28_fu_676_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(shl_ln_reg_1545.read()) + sc_biguint<7>(zext_ln28_fu_676_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln31_fu_1031_p2() {
    add_ln31_fu_1031_p2 = (!indvar_flatten18_reg_522.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(indvar_flatten18_reg_522.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void pointwise_conv2d_fix_3::thread_add_ln33_fu_1057_p2() {
    add_ln33_fu_1057_p2 = (!indvar_flatten_reg_545.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(indvar_flatten_reg_545.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void pointwise_conv2d_fix_3::thread_add_ln39_4_fu_1201_p2() {
    add_ln39_4_fu_1201_p2 = (!select_ln32_4_fu_1146_p3.read().is_01() || !zext_ln36_2_fu_1189_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(select_ln32_4_fu_1146_p3.read()) + sc_biguint<9>(zext_ln36_2_fu_1189_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln39_fu_1105_p2() {
    add_ln39_fu_1105_p2 = (!sub_ln39_fu_1095_p2.read().is_01() || !zext_ln36_fu_1101_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(sub_ln39_fu_1095_p2.read()) + sc_biguint<9>(zext_ln36_fu_1101_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln47_1_fu_1407_p2() {
    add_ln47_1_fu_1407_p2 = (!zext_ln24_reg_1519.read().is_01() || !sext_ln47_fu_1404_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln24_reg_1519.read()) + sc_bigint<13>(sext_ln47_fu_1404_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln47_fu_1239_p2() {
    add_ln47_fu_1239_p2 = (!zext_ln36_3_fu_1212_p1.read().is_01() || !select_ln32_4_reg_1609.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln36_3_fu_1212_p1.read()) + sc_biguint<9>(select_ln32_4_reg_1609.read()));
}

void pointwise_conv2d_fix_3::thread_and_ln32_fu_1164_p2() {
    and_ln32_fu_1164_p2 = (icmp_ln36_fu_1158_p2.read() & xor_ln32_fu_1153_p2.read());
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state18() {
    ap_CS_fsm_state18 = ap_CS_fsm.read()[5];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[3];
}

void pointwise_conv2d_fix_3::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state10_pp1_stage0_iter4() {
    ap_block_state10_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state11_pp1_stage0_iter5() {
    ap_block_state11_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state12_pp1_stage0_iter6() {
    ap_block_state12_pp1_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state13_pp1_stage0_iter7() {
    ap_block_state13_pp1_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state14_pp1_stage0_iter8() {
    ap_block_state14_pp1_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state15_pp1_stage0_iter9() {
    ap_block_state15_pp1_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state16_pp1_stage0_iter10() {
    ap_block_state16_pp1_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state17_pp1_stage0_iter11() {
    ap_block_state17_pp1_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state7_pp1_stage0_iter1() {
    ap_block_state7_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state8_pp1_stage0_iter2() {
    ap_block_state8_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_block_state9_pp1_stage0_iter3() {
    ap_block_state9_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_3::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln26_fu_664_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_condition_pp1_exit_iter1_state7() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0))) {
        ap_condition_pp1_exit_iter1_state7 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter1_state7 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln24_fu_598_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void pointwise_conv2d_fix_3::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void pointwise_conv2d_fix_3::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter11.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_buffer_0_phi_fu_570_p4() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter10_reg.read()))) {
        ap_phi_mux_buffer_0_phi_fu_570_p4 = buffer_reg_1682.read();
    } else {
        ap_phi_mux_buffer_0_phi_fu_570_p4 = buffer_0_reg_567.read();
    }
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_i_0_phi_fu_514_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_reg_1550.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_phi_fu_514_p4 = i_reg_1554.read();
    } else {
        ap_phi_mux_i_0_phi_fu_514_p4 = i_0_reg_510.read();
    }
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_in_d_0_phi_fu_581_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_in_d_0_phi_fu_581_p4 = in_d_fu_1228_p2.read();
    } else {
        ap_phi_mux_in_d_0_phi_fu_581_p4 = in_d_0_reg_577.read();
    }
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_out_h_0_phi_fu_537_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_537_p4 = select_ln31_reg_1589.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_537_p4 = out_h_0_reg_533.read();
    }
}

void pointwise_conv2d_fix_3::thread_ap_phi_mux_out_w_0_phi_fu_560_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1564_pp1_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_560_p4 = select_ln36_5_reg_1627.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_560_p4 = out_w_0_reg_556.read();
    }
}

void pointwise_conv2d_fix_3::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln24_fu_598_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_buffer_fu_1367_p2() {
    buffer_fu_1367_p2 = (!sext_ln39_3_fu_1363_p1.read().is_01() || !select_ln36_fu_1348_p3.read().is_01())? sc_lv<22>(): (sc_bigint<22>(sext_ln39_3_fu_1363_p1.read()) + sc_biguint<22>(select_ln36_fu_1348_p3.read()));
}

void pointwise_conv2d_fix_3::thread_grp_fu_1421_p0() {
    grp_fu_1421_p0 =  (sc_lv<4>) (grp_fu_1421_p00.read());
}

void pointwise_conv2d_fix_3::thread_grp_fu_1421_p00() {
    grp_fu_1421_p00 = esl_zext<12,4>(select_ln36_4_reg_1620.read());
}

void pointwise_conv2d_fix_3::thread_grp_fu_1421_p1() {
    grp_fu_1421_p1 =  (sc_lv<9>) (ap_const_lv12_C4);
}

void pointwise_conv2d_fix_3::thread_i_fu_670_p2() {
    i_fu_670_p2 = (!ap_phi_mux_i_0_phi_fu_514_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i_0_phi_fu_514_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_icmp_ln24_fu_598_p2() {
    icmp_ln24_fu_598_p2 = (!out_d_0_reg_488.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(out_d_0_reg_488.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_3::thread_icmp_ln26_fu_664_p2() {
    icmp_ln26_fu_664_p2 = (!ap_phi_mux_i_0_phi_fu_514_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_phi_fu_514_p4.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_3::thread_icmp_ln31_fu_1025_p2() {
    icmp_ln31_fu_1025_p2 = (!indvar_flatten18_reg_522.read().is_01() || !ap_const_lv11_620.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten18_reg_522.read() == ap_const_lv11_620);
}

void pointwise_conv2d_fix_3::thread_icmp_ln33_fu_1043_p2() {
    icmp_ln33_fu_1043_p2 = (!indvar_flatten_reg_545.read().is_01() || !ap_const_lv8_70.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_545.read() == ap_const_lv8_70);
}

void pointwise_conv2d_fix_3::thread_icmp_ln36_2_fu_1233_p2() {
    icmp_ln36_2_fu_1233_p2 = (!in_d_fu_1228_p2.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(in_d_fu_1228_p2.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_3::thread_icmp_ln36_fu_1158_p2() {
    icmp_ln36_fu_1158_p2 = (!ap_phi_mux_in_d_0_phi_fu_581_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_in_d_0_phi_fu_581_p4.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_3::thread_in_d_fu_1228_p2() {
    in_d_fu_1228_p2 = (!select_ln36_4_reg_1620.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln36_4_reg_1620.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_input_r_address0() {
    input_r_address0 =  (sc_lv<14>) (zext_ln39_6_fu_1247_p1.read());
}

void pointwise_conv2d_fix_3::thread_input_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_kernel_buffer_0_fu_946_p1() {
    kernel_buffer_0_fu_946_p1 = esl_sext<32,16>(tmp_3_fu_685_p130.read());
}

void pointwise_conv2d_fix_3::thread_or_ln36_fu_1176_p2() {
    or_ln36_fu_1176_p2 = (and_ln32_fu_1164_p2.read() | icmp_ln33_reg_1579.read());
}

void pointwise_conv2d_fix_3::thread_out_d_fu_604_p2() {
    out_d_fu_604_p2 = (!out_d_0_reg_488.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(out_d_0_reg_488.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void pointwise_conv2d_fix_3::thread_out_h_fu_1037_p2() {
    out_h_fu_1037_p2 = (!ap_phi_mux_out_h_0_phi_fu_537_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_out_h_0_phi_fu_537_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_out_w_fu_1170_p2() {
    out_w_fu_1170_p2 = (!select_ln32_fu_1111_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln32_fu_1111_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln47_fu_1416_p1.read());
}

void pointwise_conv2d_fix_3::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_output_r_d0() {
    output_r_d0 = (select_ln46_fu_1389_p3.read() & trunc_ln46_fu_1380_p1.read());
}

void pointwise_conv2d_fix_3::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(icmp_ln36_2_reg_1648_pp1_iter10_reg.read(), ap_const_lv1_1))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_select_ln31_fu_1049_p3() {
    select_ln31_fu_1049_p3 = (!icmp_ln33_fu_1043_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln33_fu_1043_p2.read()[0].to_bool())? out_h_fu_1037_p2.read(): ap_phi_mux_out_h_0_phi_fu_537_p4.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_3_fu_1342_p3() {
    select_ln32_3_fu_1342_p3 = (!icmp_ln33_reg_1579_pp1_iter9_reg.read()[0].is_01())? sc_lv<22>(): ((icmp_ln33_reg_1579_pp1_iter9_reg.read()[0].to_bool())? sext_ln34_reg_1538.read(): ap_phi_mux_buffer_0_phi_fu_570_p4.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_4_fu_1146_p3() {
    select_ln32_4_fu_1146_p3 = (!icmp_ln33_reg_1579.read()[0].is_01())? sc_lv<9>(): ((icmp_ln33_reg_1579.read()[0].to_bool())? sub_ln39_2_fu_1140_p2.read(): sub_ln39_fu_1095_p2.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_5_fu_1207_p3() {
    select_ln32_5_fu_1207_p3 = (!icmp_ln33_reg_1579_pp1_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((icmp_ln33_reg_1579_pp1_iter1_reg.read()[0].to_bool())? sub_ln39_2_reg_1604.read(): add_ln39_reg_1599.read());
}

void pointwise_conv2d_fix_3::thread_select_ln32_fu_1111_p3() {
    select_ln32_fu_1111_p3 = (!icmp_ln33_reg_1579.read()[0].is_01())? sc_lv<4>(): ((icmp_ln33_reg_1579.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_w_0_phi_fu_560_p4.read());
}

void pointwise_conv2d_fix_3::thread_select_ln33_fu_1063_p3() {
    select_ln33_fu_1063_p3 = (!icmp_ln33_fu_1043_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln33_fu_1043_p2.read()[0].to_bool())? ap_const_lv8_1: add_ln33_fu_1057_p2.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_4_fu_1181_p3() {
    select_ln36_4_fu_1181_p3 = (!or_ln36_fu_1176_p2.read()[0].is_01())? sc_lv<4>(): ((or_ln36_fu_1176_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_in_d_0_phi_fu_581_p4.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_5_fu_1193_p3() {
    select_ln36_5_fu_1193_p3 = (!and_ln32_fu_1164_p2.read()[0].is_01())? sc_lv<4>(): ((and_ln32_fu_1164_p2.read()[0].to_bool())? out_w_fu_1170_p2.read(): select_ln32_fu_1111_p3.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_6_fu_1215_p3() {
    select_ln36_6_fu_1215_p3 = (!and_ln32_reg_1614.read()[0].is_01())? sc_lv<9>(): ((and_ln32_reg_1614.read()[0].to_bool())? add_ln39_4_reg_1633.read(): select_ln32_5_fu_1207_p3.read());
}

void pointwise_conv2d_fix_3::thread_select_ln36_fu_1348_p3() {
    select_ln36_fu_1348_p3 = (!and_ln32_reg_1614_pp1_iter9_reg.read()[0].is_01())? sc_lv<22>(): ((and_ln32_reg_1614_pp1_iter9_reg.read()[0].to_bool())? sext_ln34_reg_1538.read(): select_ln32_3_fu_1342_p3.read());
}

void pointwise_conv2d_fix_3::thread_select_ln46_fu_1389_p3() {
    select_ln46_fu_1389_p3 = (!xor_ln46_fu_1383_p2.read()[0].is_01())? sc_lv<16>(): ((xor_ln46_fu_1383_p2.read()[0].to_bool())? ap_const_lv16_FFFF: ap_const_lv16_0);
}

void pointwise_conv2d_fix_3::thread_sext_ln34_fu_652_p1() {
    sext_ln34_fu_652_p1 = esl_sext<22,16>(tmp_9_fu_614_p18.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln39_3_fu_1363_p1() {
    sext_ln39_3_fu_1363_p1 = esl_sext<22,18>(trunc_ln3_fu_1354_p4.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln39_fu_1244_p1() {
    sext_ln39_fu_1244_p1 = esl_sext<32,12>(add_ln39_1_reg_1638.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln47_1_fu_1412_p1() {
    sext_ln47_1_fu_1412_p1 = esl_sext<32,13>(add_ln47_1_fu_1407_p2.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln47_fu_1404_p1() {
    sext_ln47_fu_1404_p1 = esl_sext<13,9>(add_ln47_reg_1652_pp1_iter10_reg.read());
}

void pointwise_conv2d_fix_3::thread_shl_ln1_fu_1071_p3() {
    shl_ln1_fu_1071_p3 = esl_concat<4,4>(out_h_0_reg_533.read(), ap_const_lv4_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln39_3_fu_1083_p3() {
    shl_ln39_3_fu_1083_p3 = esl_concat<4,1>(out_h_0_reg_533.read(), ap_const_lv1_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln39_3_mid1_fu_1129_p3() {
    shl_ln39_3_mid1_fu_1129_p3 = esl_concat<4,1>(out_h_reg_1573.read(), ap_const_lv1_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln39_mid1_fu_1118_p3() {
    shl_ln39_mid1_fu_1118_p3 = esl_concat<4,4>(out_h_reg_1573.read(), ap_const_lv4_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln_fu_656_p3() {
    shl_ln_fu_656_p3 = esl_concat<4,3>(trunc_ln25_fu_610_p1.read(), ap_const_lv3_0);
}

void pointwise_conv2d_fix_3::thread_sub_ln39_2_fu_1140_p2() {
    sub_ln39_2_fu_1140_p2 = (!zext_ln39_8_fu_1125_p1.read().is_01() || !zext_ln39_9_fu_1136_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln39_8_fu_1125_p1.read()) - sc_biguint<9>(zext_ln39_9_fu_1136_p1.read()));
}

void pointwise_conv2d_fix_3::thread_sub_ln39_fu_1095_p2() {
    sub_ln39_fu_1095_p2 = (!zext_ln39_fu_1079_p1.read().is_01() || !zext_ln39_7_fu_1091_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln39_fu_1079_p1.read()) - sc_biguint<9>(zext_ln39_7_fu_1091_p1.read()));
}

void pointwise_conv2d_fix_3::thread_tmp_4_fu_1373_p3() {
    tmp_4_fu_1373_p3 = buffer_reg_1682.read().range(21, 21);
}

void pointwise_conv2d_fix_3::thread_trunc_ln25_fu_610_p1() {
    trunc_ln25_fu_610_p1 = out_d_0_reg_488.read().range(4-1, 0);
}

void pointwise_conv2d_fix_3::thread_trunc_ln3_fu_1354_p4() {
    trunc_ln3_fu_1354_p4 = mul_ln39_reg_1677.read().range(31, 14);
}

void pointwise_conv2d_fix_3::thread_trunc_ln46_fu_1380_p1() {
    trunc_ln46_fu_1380_p1 = buffer_reg_1682.read().range(16-1, 0);
}

void pointwise_conv2d_fix_3::thread_xor_ln32_fu_1153_p2() {
    xor_ln32_fu_1153_p2 = (icmp_ln33_reg_1579.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_3::thread_xor_ln46_fu_1383_p2() {
    xor_ln46_fu_1383_p2 = (tmp_4_fu_1373_p3.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_3::thread_zext_ln24_fu_588_p1() {
    zext_ln24_fu_588_p1 = esl_zext<13,12>(phi_mul_reg_499.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln28_fu_676_p1() {
    zext_ln28_fu_676_p1 = esl_zext<7,4>(ap_phi_mux_i_0_phi_fu_514_p4.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln36_2_fu_1189_p1() {
    zext_ln36_2_fu_1189_p1 = esl_zext<9,4>(out_w_fu_1170_p2.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln36_3_fu_1212_p1() {
    zext_ln36_3_fu_1212_p1 = esl_zext<9,4>(select_ln36_5_reg_1627.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln36_fu_1101_p1() {
    zext_ln36_fu_1101_p1 = esl_zext<9,4>(ap_phi_mux_out_w_0_phi_fu_560_p4.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_6_fu_1247_p1() {
    zext_ln39_6_fu_1247_p1 = esl_zext<64,32>(sext_ln39_fu_1244_p1.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_7_fu_1091_p1() {
    zext_ln39_7_fu_1091_p1 = esl_zext<9,5>(shl_ln39_3_fu_1083_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_8_fu_1125_p1() {
    zext_ln39_8_fu_1125_p1 = esl_zext<9,8>(shl_ln39_mid1_fu_1118_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_9_fu_1136_p1() {
    zext_ln39_9_fu_1136_p1 = esl_zext<9,5>(shl_ln39_3_mid1_fu_1129_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln39_fu_1079_p1() {
    zext_ln39_fu_1079_p1 = esl_zext<9,8>(shl_ln1_fu_1071_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln47_fu_1416_p1() {
    zext_ln47_fu_1416_p1 = esl_zext<64,32>(sext_ln47_1_fu_1412_p1.read());
}

void pointwise_conv2d_fix_3::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln24_fu_598_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln26_fu_664_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln26_fu_664_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter10.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter11.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter10.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter0.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXXXX";
            break;
    }
}

}

