{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573592045340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573592045341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 17:54:05 2019 " "Processing started: Tue Nov 12 17:54:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573592045341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1573592045341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1573592045341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1573592046356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1573592046357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-Behavior " "Found design unit 1: triStateBuffer-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078223 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwithtristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regwithtristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWithTriState-Behavior " "Found design unit 1: regWithTriState-Behavior" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078235 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWithTriState " "Found entity 1: regWithTriState" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078247 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-Behavior " "Found design unit 1: regBank-Behavior" {  } { { "regBank.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078259 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineCPU-Behavior " "Found design unit 1: PipelineCPU-Behavior" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078270 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentsforregbank.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentsforregbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentsForRegBank " "Found design unit 1: componentsForRegBank" {  } { { "componentsForRegBank.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/componentsForRegBank.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-Behavior " "Found design unit 1: bancoRegistradores-Behavior" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078309 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573592078309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573592078309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1573592078372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:reg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:reg\"" {  } { { "PipelineCPU.vhd" "reg" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573592078378 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RoutA bancoRegistradores.vhd(61) " "VHDL Process Statement warning at bancoRegistradores.vhd(61): inferring latch(es) for signal or variable \"RoutA\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1573592078411 "|PipelineCPU|bancoRegistradores:reg"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00000\" 5 32 bancoRegistradores.vhd(235) " "VHDL Expression error at bancoRegistradores.vhd(235): expression \"\"00000\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 235 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078419 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00001\" 5 32 bancoRegistradores.vhd(236) " "VHDL Expression error at bancoRegistradores.vhd(236): expression \"\"00001\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 236 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078419 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00010\" 5 32 bancoRegistradores.vhd(237) " "VHDL Expression error at bancoRegistradores.vhd(237): expression \"\"00010\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 237 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078419 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00011\" 5 32 bancoRegistradores.vhd(238) " "VHDL Expression error at bancoRegistradores.vhd(238): expression \"\"00011\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 238 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078419 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00100\" 5 32 bancoRegistradores.vhd(239) " "VHDL Expression error at bancoRegistradores.vhd(239): expression \"\"00100\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 239 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078419 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00101\" 5 32 bancoRegistradores.vhd(240) " "VHDL Expression error at bancoRegistradores.vhd(240): expression \"\"00101\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 240 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00110\" 5 32 bancoRegistradores.vhd(241) " "VHDL Expression error at bancoRegistradores.vhd(241): expression \"\"00110\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 241 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00111\" 5 32 bancoRegistradores.vhd(242) " "VHDL Expression error at bancoRegistradores.vhd(242): expression \"\"00111\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 242 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01000\" 5 32 bancoRegistradores.vhd(243) " "VHDL Expression error at bancoRegistradores.vhd(243): expression \"\"01000\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 243 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01001\" 5 32 bancoRegistradores.vhd(244) " "VHDL Expression error at bancoRegistradores.vhd(244): expression \"\"01001\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 244 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01010\" 5 32 bancoRegistradores.vhd(245) " "VHDL Expression error at bancoRegistradores.vhd(245): expression \"\"01010\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 245 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01011\" 5 32 bancoRegistradores.vhd(246) " "VHDL Expression error at bancoRegistradores.vhd(246): expression \"\"01011\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 246 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01100\" 5 32 bancoRegistradores.vhd(247) " "VHDL Expression error at bancoRegistradores.vhd(247): expression \"\"01100\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 247 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01101\" 5 32 bancoRegistradores.vhd(248) " "VHDL Expression error at bancoRegistradores.vhd(248): expression \"\"01101\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 248 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01110\" 5 32 bancoRegistradores.vhd(249) " "VHDL Expression error at bancoRegistradores.vhd(249): expression \"\"01110\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 249 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01111\" 5 32 bancoRegistradores.vhd(250) " "VHDL Expression error at bancoRegistradores.vhd(250): expression \"\"01111\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 250 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"10000\" 5 32 bancoRegistradores.vhd(251) " "VHDL Expression error at bancoRegistradores.vhd(251): expression \"\"10000\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 251 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"10001\" 5 32 bancoRegistradores.vhd(252) " "VHDL Expression error at bancoRegistradores.vhd(252): expression \"\"10001\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 252 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"10010\" 5 32 bancoRegistradores.vhd(253) " "VHDL Expression error at bancoRegistradores.vhd(253): expression \"\"10010\"\" has 5 elements ; expected 32 elements." {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 253 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1573592078420 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "bancoRegistradores:reg " "Can't elaborate user hierarchy \"bancoRegistradores:reg\"" {  } { { "PipelineCPU.vhd" "reg" { Text "C:/Users/18048298/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1573592078423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573592078542 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 17:54:38 2019 " "Processing ended: Tue Nov 12 17:54:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573592078542 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573592078542 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573592078542 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1573592078542 ""}
