#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 13 09:54:14 2020
# Process ID: 6076
# Current directory: C:/Users/hp/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30232 C:\Users\hp\Desktop\project_1\project_1.xpr
# Log file: C:/Users/hp/Desktop/project_1/vivado.log
# Journal file: C:/Users/hp/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 809.617 ; gain = 31.602
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol IF_Instruction, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:45]
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 820.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol IF_Instruction, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:45]
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 857.246 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/cpu/Stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/cpu/PC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol IF_Instruction, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:45]
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 857.246 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/cpu/ALUOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/cpu/Rs}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/cpu/Rt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 857.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
ERROR: [VRFC 10-4982] syntax error near '&&' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v:19]
ERROR: [VRFC 10-2865] module 'LoadAndUse' ignored due to previous errors [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 857.246 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/cpu/Stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 857.246 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/cpu/PC}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/cpu/rf/RF_data[4]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/cpu/rf/RF_data[31]}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/cpu/rf/RF_data[29]}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/cpu/rf/RF_data[8]}} 
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/cpu/ALUOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/cpu/rf/RF_data[4]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/cpu/PC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/cpu/rf/RF_data[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/EX_MEM_PC_reg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/rf/RF_data[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/EX_MEM_Data_In}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/cpu_tb/cpu/EX_MEM_MemToReg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/cpu_tb/cpu/control/MemToReg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/cpu_tb/cpu/ID_EX_MemToReg}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/cpu_tb/cpu/EX_MEM_MemToReg}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/cpu_tb/cpu/MemToReg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/cpu_tb/cpu/MemtoReg}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ID_EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:361]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/EX_MEM_MemToReg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/MEMforward}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/EX_MEM_Data_In}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/B_forwarded}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/EXforwardB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/EX_MEM_RegWrite}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/MEM_Data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/rf/RF_data[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/cpu_tb/cpu/MEM_WB_Rd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/cpu_tb/cpu/rf/RF_data[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/cpu_tb/cpu/MEM_WB_RegWrite}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/cpu_tb/cpu/jr_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/cpu_tb/cpu/ID_Rs_Out}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/cpu_tb/cpu/jr_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/cpu_tb/cpu/PC_next}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/cpu_tb/cpu/rf/RF_data[31]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/cpu_tb/cpu/PC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/cpu_tb/cpu/PC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/cpu_tb/cpu/PC}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/cpu_tb/cpu/rf/RF_data[2]}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/cpu_tb/cpu/rf/RF_data[2]}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/cpu_tb/cpu/rf/RF_data[2]}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/cpu_tb/cpu/rf/RF_data[4]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 30}
Untitled 30
add_wave {{/cpu_tb/cpu/rf/RF_data[4]}} 
current_wave_config {Untitled 30}
Untitled 30
add_wave {{/cpu_tb/cpu/rf/RF_data[2]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/rf/RF_data[29]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[254]}} 
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[253]}} 
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[252]}} 
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[251]}} 
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[250]}} 
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[249]}} 
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[248]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/rf/RF_data[2]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 34}
Untitled 34
add_wave {{/cpu_tb/cpu/ALUOut}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
current_wave_config {Untitled 34}
Untitled 34
add_wave {{/cpu_tb/cpu/IF_ID_Instruction}} 
current_wave_config {Untitled 34}
Untitled 34
add_wave {{/cpu_tb/cpu/instruction}} 
current_wave_config {Untitled 34}
Untitled 34
add_wave {{/cpu_tb/cpu/rf/RF_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep 13 20:25:43 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.063 ; gain = 17.500
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 13 20:25:43 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1370.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 35}
Untitled 35
add_wave {{/cpu_tb/cpu/instruction}} 
current_wave_config {Untitled 35}
Untitled 35
add_wave {{/cpu_tb/cpu/IF_ID_Instruction}} 
current_wave_config {Untitled 35}
Untitled 35
add_wave {{/cpu_tb/cpu/rf/RF_data}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/instruction}} 
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/IF_ID_Instruction}} 
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/rf/RF_data}} 
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/rf/RF_data[2]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/MEM_Data_Read}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/data_memory/Address}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/data_memory/Write_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/EX_forwardA/forward}} 
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/EX_forwardB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/EX_forwardA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/idforwarda/forward}} 
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/idforwardb/forward}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 10 us
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/ALUOut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.523 ; gain = 0.000
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/cpu_tb/cpu/WBforward}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol EXForward, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol EXForward, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.523 ; gain = 0.000
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 21:51:32 2020...
