GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\gowin\test0\riscv\src\EXU.v'
Analyzing included file 'H:\gowin\test0\riscv\src\defines.v'("H:\gowin\test0\riscv\src\EXU.v":1)
Back to file 'H:\gowin\test0\riscv\src\EXU.v'("H:\gowin\test0\riscv\src\EXU.v":1)
Analyzing Verilog file 'H:\gowin\test0\riscv\src\IDU.v'
Analyzing included file 'H:\gowin\test0\riscv\src\defines.v'("H:\gowin\test0\riscv\src\IDU.v":1)
Back to file 'H:\gowin\test0\riscv\src\IDU.v'("H:\gowin\test0\riscv\src\IDU.v":1)
Analyzing Verilog file 'H:\gowin\test0\riscv\src\IFU.v'
Analyzing included file 'H:\gowin\test0\riscv\src\defines.v'("H:\gowin\test0\riscv\src\IFU.v":1)
Back to file 'H:\gowin\test0\riscv\src\IFU.v'("H:\gowin\test0\riscv\src\IFU.v":1)
Undeclared symbol 'is_JAL', assumed default net type 'wire'("H:\gowin\test0\riscv\src\IFU.v":41)
Undeclared symbol 'is_Branch_Pre', assumed default net type 'wire'("H:\gowin\test0\riscv\src\IFU.v":42)
Analyzing Verilog file 'H:\gowin\test0\riscv\src\WBU.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\cpu_top.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\defines.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\gowin_prom\gowin_prom.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\regfile.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\rom.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\top.v'
Analyzing Verilog file 'H:\gowin\test0\riscv\src\uart.v'
Compiling module 'top'("H:\gowin\test0\riscv\src\top.v":1)
Compiling module 'cpu_top'("H:\gowin\test0\riscv\src\cpu_top.v":1)
Compiling module 'IFU'("H:\gowin\test0\riscv\src\IFU.v":15)
Compiling module 'IDU'("H:\gowin\test0\riscv\src\IDU.v":14)
Compiling module 'EXU'("H:\gowin\test0\riscv\src\EXU.v":15)
Compiling module 'regfile'("H:\gowin\test0\riscv\src\regfile.v":1)
Compiling module 'uart'("H:\gowin\test0\riscv\src\uart.v":1)
Compiling module 'WBU'("H:\gowin\test0\riscv\src\WBU.v":1)
Compiling module 'Gowin_pROM'("H:\gowin\test0\riscv\src\gowin_prom\gowin_prom.v":9)
Compiling module 'Gowin_SP'("H:\gowin\test0\riscv\src\gowin_sp\gowin_sp.v":9)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\gowin\test0\riscv\impl\gwsynthesis\first_test.vg" completed
[100%] Generate report file "H:\gowin\test0\riscv\impl\gwsynthesis\first_test_syn.rpt.html" completed
GowinSynthesis finish
