; http://www.spinsemi.com/forum/viewtopic.php?t=235
;PITCH TRANSPOSER, STEREO

mem   ldel   4096   ;left delay
mem   rdel   4096   ;right delay
mem   dtemp   1   ;temporary DRAM data location

equ   potfil   reg0   ;pot0 filter for smoothing
equ       potfil2   reg1   ;pot0 filter for smoothing

; Initialization, only run on first executuion of code
; Skip the following two instructions if NOT the first time

skp   RUN, LOOP
wldr    0,   0,    4096   ; Load up a ramp LFO to shift up 0 octaves, A=0x0 (4096 range)
wldr       1,          0,          4096     ;
LOOP:

rdax    ADCL,   1.0      ;read left input
wra    ldel,    0.0      ;write to delay start
rdax    ADCR,   1.0      ;read right input
wra    rdel,    0.0      ;write to delay start

; We use the base of the sample memory block as the
; address since we are using a positive only ramp
; that ranges 0 to 1.0 (4095 in this case)

;do left chan:
cho    rda,   rmp1,reg|compc,ldel   ; read from s. memory,     multiply by ramp                       ;(1-k)*sample[addr]
cho    rda,   rmp1,0,ldel+1      ; read from s. memory+1, multiply by ramp, add to ACC      ; (  k)*sample[addr+1] + ACC
wra    dtemp,   0         ; Save temporariliy in data mem,  clear ACC
cho    rda,   rmp1,rptr2|compc, ldel   ; read from s. memory + half ramp                   ; (1-k)*sample[addr+ half ramp]
cho    rda,   rmp1,rptr2,ldel+1      ; read from s. memory + half ramp +1              ; k*sample[addr+ half ramp + 1] + ACC
cho    sof,    rmp1,na|compc,0      ; Result in ACC, multiply it by (1-XFADE) coefficient, clear ACC?
cho    rda,   rmp1,na,dtemp      ; Add in earlier value saved in memory, multiply saved value by XFADE coefficient
wrax    dacl,   0          ; Write it to DACL and clear ACC

;now do right chan:
cho    rda,   rmp0,reg|compc,rdel      ; (1-k)*sample[addr]
cho    rda,   rmp0,0,rdel+1      ; k*sample[addr+1] + ACC
wra    dtemp,   0         ; Save it off to memory and clear ACC
cho    rda,   rmp0,rptr2|compc, rdel   ; (1-k)*sample[addr+ half ramp]
cho    rda,   rmp0,rptr2,rdel+1   ; k*sample[addr+ half ramp + 1] + ACC
cho    sof,    rmp0,na|compc,0      ; Result in ACC, multiply it by (1-XFADE) coefficient
cho    rda,   rmp0,na,dtemp      ; Add in earlier value saved in memory, multiply saved value by XFADE coefficient
;wrax    dacr,   0          ; Write it to DACL and clear ACC
wrax   dacr, 0
;wrax   rmp0_rate,0

; pitch control knobs
rdax    pot0,1.0            ; read the knob, keep in range 0-1.0
sof    0.25,-0.125         ; scale output to 0.25, biased around 0.  ; control ranges +/-0.125
rdfx    potfil,0.02         ; filter result to smooth pot control
wrax     potfil,1.0
wrax    rmp1_rate,0         ;write to rate of lfo2, clear accumulator

rdax    pot1,1.0            ; read the knob, keep in range 0-1.0
sof    0.25,-0.125         ; scale output to 0.25, biased around 0.  ; control ranges +/-0.125
rdfx    potfil2,0.05         ; filter result to smooth pot control
wrax     potfil2,1.0
wrax   rmp0_rate,0
;wrax    rmp1_rate,0         ;write to rate of lfo2, clear accumulator

;FT 5/05
;ntv 8/2010
