----------------------------------- Summary ------------------------------------
Circuit: testbench/ch_intrinsics
Architecture: test8.xml
Technology (nm): 45
Voltage: 0.90
Temperature: 85
Critical Path: 0.00883181
Size of FPGA: 8 x 8
Channel Width: 48

------------------------------- Power Breakdown --------------------------------
Component                       Power (W)   %-Total     %-Dynamic   Method      

Total                           0.0043      1           0.7333      
 Routing                        0.0036      0.8371      0.876       
  Switch Box                    0.000376    0.08743     6.839e-07   
  Connection Box                7.06e-05    0.01642     1.797e-06   
  Global Wires                  0.003153    0.7333      1           
 PB Types                       0.0006914   0.1608      2.374e-06   
  Primitives                    0.0002327   0.05411     1.809e-06   
  Interc Structures             0.00025     0.05812     4.077e-07   
  Buffers and Wires             0.0002087   0.04854     4.772e-07   
  Other Estimation Methods      1.019e-09   2.37e-07    1           
 Clock                          8.98e-06    0.002088    2.423e-05   

---------------------------- Power Breakdown by PB -----------------------------
This sections provides a detailed breakdown of power usage by PB (physical
block). For each PB, the power is listed, which is the sum power of all
instances of the block.  It also indicates its percentage of total power (entire
FPGA), as well as the percentage of its power that is dynamic (vs. static).  It
also indicates the method used for power estimation.

The data includes:
	Modes:		When a pb contains multiple modes, each mode is listed, with
				its power statistics.
	Bufs/Wires:	Power of all local buffers and local wire switching
				(transistor-level estimation only).
	Interc:		Power of local interconnect multiplexers (transistor-
				level estimation only)

Description of Estimation Methods:
	Transistor Auto-Size: Transistor-level power estimation. Local buffers and
		wire lengths are automatically sized. This is the default estimation
		method.
	Transistor Specify-Size: Transistor-level power estimation. Local buffers
		and wire lengths are only inserted where specified by the user in the
		architecture file.
	Pin-Toggle: Dynamic power is calculated using enery-per-toggle of the PB
		input pins. Static power is absolute.
	C-Internal: Dynamic power is calculated using an internal equivalent
		capacitance for PB type. Static power is absolute.
	Absolute: Dynamic and static power are absolutes from the architecture file.
	Sum of Children: Power of PB is only the sum of all child PBs; interconnect
		between the PB and its children is ignored.
	Ignore: Power of PB is ignored.


Component                       Power (W)   %-Total     %-Dynamic   Method      

io                              0           0           -nan        Ignore      
clb                             0.0006914   0.1608      9.001e-07   Transistor Auto-Size
 Bufs/Wires                     0.0001539   0.03579     4.903e-07   
 Interc:                        0.0002487   0.05784     4.082e-07   
  crossbar                      0.0002487   0.05784     4.082e-07   
  clks                          0           0           -nan        
 fle                            0.0002887   0.06714     1.542e-06   Transistor Auto-Size
  Bufs/Wires                    4.197e-05   0.009759    3.195e-08   
  Mode:n2_lut5                  0.000198    0.04605     1.91e-06    
   Interc:                      0           0           -nan        
   lut5inter                    0.000198    0.04605     1.91e-06    Transistor Auto-Size
    Bufs/Wires                  9.487e-06   0.002206    2.385e-06   
    Interc:                     0           0           -nan        
     complete1                  0           0           -nan        
    ble5                        0.0001885   0.04384     1.886e-06   Transistor Auto-Size
     Bufs/Wires                 2.99e-06    0.0006952   5.46e-08    
     Interc:                    6.713e-07   0.0001561   4.711e-07   
      mux1                      6.713e-07   0.0001561   4.711e-07   
     lut5                       0.0001457   0.03388     3.294e-07   Transistor Auto-Size
      Bufs/Wires                0           0           -nan        
      Mode:wire                 0           0           -nan        
       Interc:                  0           0           -nan        
        complete:lut5           0           0           -nan        
      Mode:lut5                 0.0001457   0.03388     3.294e-07   
       Interc:                  0           0           -nan        
       lut                      0.0001457   0.03388     3.294e-07   Transistor Auto-Size
        Bufs/Wires              0           0           -nan        
     ff                         3.919e-05   0.009113    7.835e-06   Transistor Auto-Size
      Bufs/Wires                0           0           -nan        
  Mode:n1_lut6                  4.874e-05   0.01133     1.351e-06   
   Interc:                      0           0           -nan        
   ble6                         4.874e-05   0.01133     1.351e-06   Transistor Auto-Size
    Bufs/Wires                  4.106e-07   9.548e-05   7.713e-08   
    Interc:                     5.364e-07   0.0001247   1.07e-07    
     mux1                       5.364e-07   0.0001247   1.07e-07    
    lut6                        4.341e-05   0.01009     7.064e-07   Transistor Auto-Size
     Bufs/Wires                 0           0           -nan        
     Mode:wire                  0           0           -nan        
      Interc:                   0           0           -nan        
       complete:lut6            0           0           -nan        
     Mode:lut6                  4.341e-05   0.01009     7.064e-07   
      Interc:                   0           0           -nan        
      lut                       4.341e-05   0.01009     7.064e-07   Transistor Auto-Size
       Bufs/Wires               0           0           -nan        
    ff                          4.387e-06   0.00102     8.001e-06   Transistor Auto-Size
     Bufs/Wires                 0           0           -nan        
mult_36                         0           0           -nan        Sum of Children
 Mode:two_divisible_mult_18x18  0           0           -nan        
  divisible_mult_18x18          0           0           -nan        Sum of Children
   Mode:two_mult_9x9            0           0           -nan        
    mult_9x9_slice              0           0           -nan        Pin-Toggle  
   Mode:mult_18x18              0           0           -nan        
    mult_18x18_slice            0           0           -nan        Pin-Toggle  
 Mode:mult_36x36                0           0           -nan        
  mult_36x36_slice              0           0           -nan        Pin-Toggle  
memory                          1.019e-09   2.37e-07    1           Sum of Children
 Mode:mem_512x64_sp             1.019e-09   2.37e-07    1           
  mem_512x64_sp                 1.019e-09   2.37e-07    1           Pin-Toggle  
 Mode:mem_1024x32_sp            0           0           -nan        
  mem_1024x32_sp                0           0           -nan        Pin-Toggle  
 Mode:mem_2048x16_sp            0           0           -nan        
  mem_2048x16_sp                0           0           -nan        Pin-Toggle  
 Mode:mem_4096x8_sp             0           0           -nan        
  mem_4096x8_sp                 0           0           -nan        Pin-Toggle  
 Mode:mem_8192x4_sp             0           0           -nan        
  mem_8192x4_sp                 0           0           -nan        Pin-Toggle  
 Mode:mem_16384x2_sp            0           0           -nan        
  mem_16384x2_sp                0           0           -nan        Pin-Toggle  
 Mode:mem_32768x1_sp            0           0           -nan        
  mem_32768x1_sp                0           0           -nan        Pin-Toggle  
 Mode:mem_1024x32_dp            0           0           -nan        
  mem_1024x32_dp                0           0           -nan        Pin-Toggle  
 Mode:mem_2048x16_dp            0           0           -nan        
  mem_2048x16_dp                0           0           -nan        Pin-Toggle  
 Mode:mem_2048x8_dp             0           0           -nan        
  mem_2048x8_dp                 0           0           -nan        Pin-Toggle  
 Mode:mem_8192x4_dp             0           0           -nan        
  mem_8192x4_dp                 0           0           -nan        Pin-Toggle  
 Mode:mem_16384x2_dp            0           0           -nan        
  mem_16384x2_dp                0           0           -nan        Pin-Toggle  
 Mode:mem_32768x1_dp            0           0           -nan        
  mem_32768x1_dp                0           0           -nan        Pin-Toggle  

