INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:56:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 1.116ns (20.183%)  route 4.413ns (79.817%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3026, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X42Y88         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]/Q
                         net (fo=9, routed)           0.755     1.517    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[6]
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.043     1.560 r  lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_84/O
                         net (fo=1, routed)           0.506     2.067    lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_84_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.043     2.110 r  lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_43/O
                         net (fo=4, routed)           0.530     2.640    lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_43_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I1_O)        0.043     2.683 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_128/O
                         net (fo=5, routed)           0.275     2.957    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_5_3
    SLICE_X50Y107        LUT4 (Prop_lut4_I0_O)        0.043     3.000 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[27]_i_19/O
                         net (fo=1, routed)           0.000     3.000    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[27]_i_19_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.238 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.238    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[27]_i_8_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.288 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.288    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_17_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     3.440 f  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[27]_i_7/O[1]
                         net (fo=1, routed)           0.260     3.700    lsq2/handshake_lsq_lsq2_core/TEMP_49_double_out1[13]
    SLICE_X51Y108        LUT3 (Prop_lut3_I1_O)        0.121     3.821 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_4/O
                         net (fo=33, routed)          0.393     4.214    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_4_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I2_O)        0.043     4.257 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_12/O
                         net (fo=1, routed)           0.302     4.560    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_12_n_0
    SLICE_X50Y104        LUT5 (Prop_lut5_I4_O)        0.043     4.603 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_3/O
                         net (fo=2, routed)           0.472     5.075    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_3_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.043     5.118 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_1/O
                         net (fo=33, routed)          0.920     6.037    lsq2/handshake_lsq_lsq2_core/p_25_in
    SLICE_X10Y88         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=3026, unset)         0.483     6.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X10Y88         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[10]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X10Y88         FDRE (Setup_fdre_C_CE)      -0.169     6.478    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[10]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  0.441    




