/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module left_shift(A, B, result, error);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  input [7:0] A;
  input [7:0] B;
  output error;
  output [7:0] result;
  assign _00_ = B[5] | B[4];
  assign _01_ = B[7] | B[6];
  assign _02_ = _01_ | _00_;
  assign _03_ = _02_ | ~(A[0]);
  assign _04_ = _03_ | B[0];
  assign _05_ = _04_ | B[1];
  assign _06_ = ~(_05_ | B[2]);
  assign _07_ = _06_ & ~(B[3]);
  assign _08_ = B[3] | B[2];
  assign _09_ = B[1] | B[0];
  assign _10_ = _09_ | _08_;
  assign _11_ = ~(_10_ | _02_);
  assign error = B[7] & ~(_11_);
  assign _12_ = ~error;
  assign result[0] = _12_ & _07_;
  assign _13_ = _02_ | ~(A[1]);
  assign _14_ = B[0] ? _03_ : _13_;
  assign _15_ = _14_ | B[1];
  assign _16_ = _15_ | B[2];
  assign _17_ = _16_ | B[3];
  assign result[1] = _12_ & ~(_17_);
  assign _18_ = _02_ | ~(A[2]);
  assign _19_ = B[0] ? _13_ : _18_;
  assign _20_ = B[1] ? _04_ : _19_;
  assign _21_ = _20_ | B[2];
  assign _22_ = _21_ | B[3];
  assign result[2] = _12_ & ~(_22_);
  assign _23_ = _02_ | ~(A[3]);
  assign _24_ = B[0] ? _18_ : _23_;
  assign _25_ = B[1] ? _14_ : _24_;
  assign _26_ = _25_ | B[2];
  assign _27_ = _26_ | B[3];
  assign result[3] = _12_ & ~(_27_);
  assign _28_ = _02_ | ~(A[4]);
  assign _29_ = B[0] ? _23_ : _28_;
  assign _30_ = B[1] ? _19_ : _29_;
  assign _31_ = B[2] ? _05_ : _30_;
  assign _32_ = _31_ | B[3];
  assign result[4] = _12_ & ~(_32_);
  assign _33_ = _02_ | ~(A[5]);
  assign _34_ = B[0] ? _28_ : _33_;
  assign _35_ = B[1] ? _24_ : _34_;
  assign _36_ = B[2] ? _15_ : _35_;
  assign _37_ = _36_ | B[3];
  assign result[5] = _12_ & ~(_37_);
  assign _38_ = _02_ | ~(A[6]);
  assign _39_ = B[0] ? _33_ : _38_;
  assign _40_ = B[1] ? _29_ : _39_;
  assign _41_ = B[2] ? _20_ : _40_;
  assign _42_ = _41_ | B[3];
  assign result[6] = _12_ & ~(_42_);
  assign result[7] = A[7] & ~(error);
endmodule
