$date
	Sun Oct 23 09:26:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1015131
b111 !
1"
#1015134
b111 &
b111 %
1$
#1015135
0"
#1015138
b10110 &
b10110 %
#1015142
b1011 &
b1011 %
#1015146
b100010 &
b100010 %
#1015150
b10001 &
b10001 %
#1015154
b110100 &
b110100 %
#1015158
b11010 &
b11010 %
#1015162
b1101 &
b1101 %
#1015166
b101000 &
b101000 %
#1015170
b10100 &
b10100 %
#1015174
b1010 &
b1010 %
#1015178
b101 &
b101 %
#1015182
b10000 &
b10000 %
#1015186
b1000 &
b1000 %
#1015190
b100 &
b100 %
#1015194
b10 &
b10 %
#1015198
b1 &
1#
b1 %
#1015202
b0 &
b0 %
0#
0$
#2028196
b1110 !
1"
#2028198
b1110 &
b1110 %
1$
#2028199
0"
#2028202
b111 &
b111 %
#2028206
b10110 &
b10110 %
#2028210
b1011 &
b1011 %
#2028214
b100010 &
b100010 %
#2028218
b10001 &
b10001 %
#2028222
b110100 &
b110100 %
#2028226
b11010 &
b11010 %
#2028230
b1101 &
b1101 %
#2028234
b101000 &
b101000 %
#2028238
b10100 &
b10100 %
#2028242
b1010 &
b1010 %
#2028246
b101 &
b101 %
#2028250
b10000 &
b10000 %
#2028254
b1000 &
b1000 %
#2028258
b100 &
b100 %
#2028262
b10 &
b10 %
#2028266
b1 &
b1 %
1#
#2028270
b0 &
0#
b0 %
0$
#3044577
b100 !
1"
#3044578
b100 &
b100 %
1$
#3044579
0"
#3044582
b10 &
b10 %
#3044586
b1 &
b1 %
1#
#3044590
b0 &
0#
b0 %
0$
#4500012
