Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 17:42:02 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.003      -76.495                     51                 2867        0.058        0.000                      0                 2867        3.750        0.000                       0                  1307  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.003      -76.495                     51                 2867        0.058        0.000                      0                 2867        3.750        0.000                       0                  1307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           51  Failing Endpoints,  Worst Slack       -6.003ns,  Total Violation      -76.495ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.003ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.034ns  (logic 8.566ns (53.423%)  route 7.468ns (46.577%))
  Logic Levels:           27  (CARRY4=17 LUT3=6 LUT4=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.809    18.412    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    18.741 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10/O
                         net (fo=1, routed)           0.000    18.741    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.319 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/O[2]
                         net (fo=6, routed)           0.792    20.111    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_5
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.301    20.412 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_2_comp_3/O
                         net (fo=1, routed)           0.574    20.987    u_GP_calculator/U_APB_Intf/PRDATA[5]_i_2_n_0_repN_3
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.124    21.111 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.111    u_GP_calculator/U_APB_Intf/p_0_in[5]
    SLICE_X7Y33          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.510    14.851    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X7Y33          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.032    15.108    u_GP_calculator/U_APB_Intf/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 -6.003    

Slack (VIOLATED) :        -5.991ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 8.734ns (54.511%)  route 7.288ns (45.489%))
  Logic Levels:           28  (CARRY4=18 LUT3=6 LUT4=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.809    18.412    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    18.741 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10/O
                         net (fo=1, routed)           0.000    18.741    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.274    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.493 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.581    20.074    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_7
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.295    20.369 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_4_comp/O
                         net (fo=1, routed)           0.605    20.975    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_4_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.099    u_GP_calculator/U_APB_Intf/p_0_in[7]
    SLICE_X5Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.511    14.852    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X5Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    15.108    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -21.099    
  -------------------------------------------------------------------
                         slack                                 -5.991    

Slack (VIOLATED) :        -5.988ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 8.709ns (54.366%)  route 7.310ns (45.634%))
  Logic Levels:           28  (CARRY4=18 LUT2=1 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.809    18.412    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    18.741 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10/O
                         net (fo=1, routed)           0.000    18.741    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.274    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.431 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=9, routed)           0.399    19.830    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.332    20.162 f  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=3, routed)           0.810    20.971    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    21.095 r  u_GP_calculator/U_APB_Intf/PRDATA[4]_i_1__3/O
                         net (fo=1, routed)           0.000    21.095    u_GP_calculator/U_APB_Intf/p_0_in[4]
    SLICE_X5Y33          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.510    14.851    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X5Y33          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.031    15.107    u_GP_calculator/U_APB_Intf/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -21.095    
  -------------------------------------------------------------------
                         slack                                 -5.988    

Slack (VIOLATED) :        -5.980ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.013ns  (logic 8.709ns (54.387%)  route 7.304ns (45.613%))
  Logic Levels:           28  (CARRY4=18 LUT2=1 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.809    18.412    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    18.741 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10/O
                         net (fo=1, routed)           0.000    18.741    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.274    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.431 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=9, routed)           0.372    19.803    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.332    20.135 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_3/O
                         net (fo=5, routed)           0.831    20.965    u_GP_calculator/U_APB_Intf/PRDATA[5]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124    21.089 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_1__3_comp_1/O
                         net (fo=1, routed)           0.000    21.089    u_GP_calculator/U_APB_Intf/p_0_in[6]
    SLICE_X5Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.512    14.853    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X5Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031    15.109    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 -5.980    

Slack (VIOLATED) :        -5.891ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.973ns  (logic 8.709ns (54.523%)  route 7.264ns (45.477%))
  Logic Levels:           28  (CARRY4=18 LUT2=1 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.809    18.412    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    18.741 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10/O
                         net (fo=1, routed)           0.000    18.741    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.274    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.431 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=9, routed)           0.399    19.830    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.332    20.162 f  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=3, routed)           0.763    20.925    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124    21.049 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.049    u_GP_calculator/U_APB_Intf/p_0_in[1]
    SLICE_X6Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.511    14.852    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X6Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)        0.081    15.158    u_GP_calculator/U_APB_Intf/PRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -21.049    
  -------------------------------------------------------------------
                         slack                                 -5.891    

Slack (VIOLATED) :        -5.784ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.817ns  (logic 8.709ns (55.061%)  route 7.108ns (44.939%))
  Logic Levels:           28  (CARRY4=18 LUT2=1 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.809    18.412    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    18.741 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10/O
                         net (fo=1, routed)           0.000    18.741    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.274    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.431 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=9, routed)           0.399    19.830    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.332    20.162 f  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=3, routed)           0.607    20.769    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.124    20.893 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_1__3/O
                         net (fo=1, routed)           0.000    20.893    u_GP_calculator/U_APB_Intf/p_0_in[2]
    SLICE_X5Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.511    14.852    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X5Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.032    15.109    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -20.893    
  -------------------------------------------------------------------
                         slack                                 -5.784    

Slack (VIOLATED) :        -5.754ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.784ns  (logic 8.637ns (54.719%)  route 7.147ns (45.281%))
  Logic Levels:           27  (CARRY4=17 LUT3=6 LUT4=1 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.585    18.188    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.329    18.517 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.517    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.160 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/O[3]
                         net (fo=3, routed)           0.595    19.755    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_4
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.307    20.062 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2/O
                         net (fo=5, routed)           0.675    20.736    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I2_O)        0.124    20.860 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_1__3/O
                         net (fo=1, routed)           0.000    20.860    u_GP_calculator/U_APB_Intf/p_0_in[3]
    SLICE_X7Y33          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.510    14.851    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X7Y33          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031    15.107    u_GP_calculator/U_APB_Intf/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -20.860    
  -------------------------------------------------------------------
                         slack                                 -5.754    

Slack (VIOLATED) :        -5.703ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.720ns  (logic 8.709ns (55.399%)  route 7.011ns (44.601%))
  Logic Levels:           28  (CARRY4=18 LUT3=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.555     5.076    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X12Y28         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.518     5.594 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]/Q
                         net (fo=18, routed)          0.690     6.284    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.408 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=26, routed)          0.401     6.809    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.634     7.567    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_11
    SLICE_X11Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.147 r  u_GP_calculator/U_calculator/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.147    u_GP_calculator/U_calculator/RESULT0_carry_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.532 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.669     9.201    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.373     9.574 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.574    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.087 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.087    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.244 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.825    11.069    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.332    11.401 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55/O
                         net (fo=1, routed)           0.000    11.401    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_55_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.933 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.933    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.090 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.683    12.773    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.329    13.102 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46/O
                         net (fo=1, routed)           0.000    13.102    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_46_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.652 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.652    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.766    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.923 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.640    14.563    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.329    14.892 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    14.892    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.425 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.425    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.542 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.542    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.699 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.751    16.450    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    16.782 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.782    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.332 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.332    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.446 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.446    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.603 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.809    18.412    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    18.741 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10/O
                         net (fo=1, routed)           0.000    18.741    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_10_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.274 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.274    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.431 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=9, routed)           0.603    20.034    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.332    20.366 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_4/O
                         net (fo=1, routed)           0.307    20.673    u_GP_calculator/U_APB_Intf/PRDATA[0]_i_4_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124    20.797 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_1__3/O
                         net (fo=1, routed)           0.000    20.797    u_GP_calculator/U_APB_Intf/p_0_in[0]
    SLICE_X10Y37         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.447    14.788    u_GP_calculator/U_APB_Intf/CLK
    SLICE_X10Y37         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)        0.081    15.094    u_GP_calculator/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -20.797    
  -------------------------------------------------------------------
                         slack                                 -5.703    

Slack (VIOLATED) :        -2.108ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.049ns  (logic 5.870ns (48.717%)  route 6.179ns (51.283%))
  Logic Levels:           16  (CARRY4=8 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.618     5.139    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/CLK
    SLICE_X2Y25          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[6]/Q
                         net (fo=15, routed)          1.172     6.789    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[6]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.323     7.112 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=2, routed)           0.469     7.581    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.326     7.907 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.907    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.457    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/O[1]
                         net (fo=3, routed)           0.575     9.367    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_6
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.296     9.663 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1/O
                         net (fo=2, routed)           0.708    10.371    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.331    10.702 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.702    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.078 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.078    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.204    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.519 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[3]
                         net (fo=11, routed)          0.800    12.319    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_4
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.307    12.626 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3/O
                         net (fo=1, routed)           0.474    13.100    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.607 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.607    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.941 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.794    14.734    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X4Y28          LUT4 (Prop_lut4_I1_O)        0.303    15.037 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.037    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.573 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.466    16.039    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.313    16.352 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.712    17.065    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124    17.189 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[3]_i_1/O
                         net (fo=1, routed)           0.000    17.189    u_GP_HCSR04/u_HCSR04_buffer/D[3]
    SLICE_X8Y28          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.438    14.779    u_GP_HCSR04/u_HCSR04_buffer/CLK
    SLICE_X8Y28          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.077    15.081    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                 -2.108    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.046ns  (logic 5.870ns (48.729%)  route 6.176ns (51.271%))
  Logic Levels:           16  (CARRY4=8 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.618     5.139    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/CLK
    SLICE_X2Y25          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[6]/Q
                         net (fo=15, routed)          1.172     6.789    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[6]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.323     7.112 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=2, routed)           0.469     7.581    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.326     7.907 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.907    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.457    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/O[1]
                         net (fo=3, routed)           0.575     9.367    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_6
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.296     9.663 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1/O
                         net (fo=2, routed)           0.708    10.371    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.331    10.702 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.702    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.078 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.078    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.204    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.519 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[3]
                         net (fo=11, routed)          0.800    12.319    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_4
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.307    12.626 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3/O
                         net (fo=1, routed)           0.474    13.100    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_3_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.607 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.607    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.941 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.794    14.734    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X4Y28          LUT4 (Prop_lut4_I1_O)        0.303    15.037 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.037    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.573 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.466    16.039    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.313    16.352 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.709    17.062    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    17.186 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[4]_i_1/O
                         net (fo=1, routed)           0.000    17.186    u_GP_HCSR04/u_HCSR04_buffer/D[4]
    SLICE_X8Y28          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        1.438    14.779    u_GP_HCSR04/u_HCSR04_buffer/CLK
    SLICE_X8Y28          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.081    15.085    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 -2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.280ns (64.462%)  route 0.154ns (35.538%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.594     1.477    u_ledPeriph/U_APB_Intf_GPIO/CLK
    SLICE_X2Y50          FDRE                                         r  u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[28]/Q
                         net (fo=1, routed)           0.154     1.796    U_APB_Master/q_reg[31]_2[28]
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  U_APB_Master/q[28]_i_2__0/O
                         net (fo=1, routed)           0.000     1.841    U_APB_Master/q[28]_i_2__0_n_0
    SLICE_X4Y49          MUXF7 (Prop_muxf7_I0_O)      0.071     1.912 r  U_APB_Master/q_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[28]
    SLICE_X4Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/CLK
    SLICE_X4Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[28]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.105     1.853    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.587     1.470    u_GP_UART/u_uart/U_Rx/CLK
    SLICE_X4Y32          FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_GP_UART/u_uart/U_Rx/data_reg[6]/Q
                         net (fo=1, routed)           0.119     1.730    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_6_7/DIA0
    SLICE_X2Y32          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.858     1.985    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y32          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y32          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.654    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.586     1.469    u_GP_UART/u_uart/U_Rx/CLK
    SLICE_X5Y31          FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_uart/U_Rx/data_reg[0]/Q
                         net (fo=1, routed)           0.099     1.709    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/DIA0
    SLICE_X6Y32          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.856     1.983    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y32          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y32          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.631    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.257ns (56.150%)  route 0.201ns (43.850%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.592     1.475    u_ledPeriph/U_APB_Intf_GPIO/CLK
    SLICE_X7Y52          FDRE                                         r  u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[26]/Q
                         net (fo=1, routed)           0.201     1.817    U_APB_Master/q_reg[31]_2[26]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  U_APB_Master/q[26]_i_2__0/O
                         net (fo=1, routed)           0.000     1.862    U_APB_Master/q[26]_i_2__0_n_0
    SLICE_X7Y49          MUXF7 (Prop_muxf7_I0_O)      0.071     1.933 r  U_APB_Master/q_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.933    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[26]
    SLICE_X7Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/CLK
    SLICE_X7Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X7Y49          FDCE (Hold_fdce_C_D)         0.105     1.853    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_APB_UARTIntf/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.810%)  route 0.131ns (48.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.588     1.471    u_GP_UART/u_APB_UARTIntf/CLK
    SLICE_X4Y33          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_GP_UART/u_APB_UARTIntf/slv_reg0_reg[6]/Q
                         net (fo=2, routed)           0.131     1.743    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_6_7/DIA0
    SLICE_X2Y33          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.859     1.986    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y33          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y33          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.655    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.271ns (58.119%)  route 0.195ns (41.881%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.594     1.477    u_ledPeriph/U_APB_Intf_GPIO/CLK
    SLICE_X2Y50          FDRE                                         r  u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  u_ledPeriph/U_APB_Intf_GPIO/PRDATA_reg[21]/Q
                         net (fo=1, routed)           0.195     1.837    U_APB_Master/q_reg[31]_2[21]
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  U_APB_Master/q[21]_i_2__0/O
                         net (fo=1, routed)           0.000     1.882    U_APB_Master/q[21]_i_2__0_n_0
    SLICE_X4Y49          MUXF7 (Prop_muxf7_I0_O)      0.062     1.944 r  U_APB_Master/q_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.944    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[21]
    SLICE_X4Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/CLK
    SLICE_X4Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.105     1.853    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.591     1.474    u_GP_UART/u_outputBuffer/u_fifo_CU/CLK
    SLICE_X0Y35          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.274     1.889    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.860     1.987    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.798    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.591     1.474    u_GP_UART/u_outputBuffer/u_fifo_CU/CLK
    SLICE_X0Y35          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.274     1.889    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.860     1.987    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.798    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.591     1.474    u_GP_UART/u_outputBuffer/u_fifo_CU/CLK
    SLICE_X0Y35          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.274     1.889    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.860     1.987    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.798    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.591     1.474    u_GP_UART/u_outputBuffer/u_fifo_CU/CLK
    SLICE_X0Y35          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.274     1.889    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/ADDRD0
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1306, routed)        0.860     1.987    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.798    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X8Y47    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y47    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y47    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y42   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y47    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y44    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y40   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y32    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y34    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y34    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y46   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y43   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y43   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y43   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y43   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK



