set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {labFinalstep1.vho labFinalstep1_vhd.sdo}}
	{{"Fast Model"} {labFinalstep1_fast.vho labFinalstep1_vhd_fast.sdo}}
}
