void F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nvolatile T_1 * V_5 ;\r\nV_5 = ( T_1 * ) V_4 -> V_6 ;\r\nV_5 [ 0 ] = 0 ;\r\nasm volatile ("sync");\r\nasm volatile ("tlbie %0" : : "r" (pte->pte.eaddr) : "memory");\r\nasm volatile ("sync");\r\nasm volatile ("tlbsync");\r\n}\r\nstatic T_2 F_2 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nreturn ( T_2 ) ( ( ( V_7 >> ( V_8 * 7 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 6 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 5 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 4 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 3 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 2 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 1 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 0 ) ) & V_9 ) ) ;\r\n}\r\nstatic struct V_10 * F_3 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nstruct V_10 * V_11 ;\r\nT_2 V_12 ;\r\nif ( V_2 -> V_13 . V_14 -> V_15 & V_16 )\r\nV_7 |= V_17 ;\r\nV_12 = F_2 ( V_2 , V_7 ) ;\r\nV_11 = & F_4 ( V_2 ) -> V_18 [ V_12 ] ;\r\nif ( V_11 -> V_19 == V_7 ) {\r\nF_5 ( L_1 ,\r\nV_7 , V_11 -> V_20 ) ;\r\nreturn V_11 ;\r\n}\r\nV_11 = & F_4 ( V_2 ) -> V_18 [ V_9 - V_12 ] ;\r\nif ( V_11 -> V_19 == V_7 ) {\r\nF_5 ( L_1 ,\r\nV_7 , V_11 -> V_20 ) ;\r\nreturn V_11 ;\r\n}\r\nF_5 ( L_2 , V_7 ) ;\r\nreturn NULL ;\r\n}\r\nstatic T_1 * F_6 ( struct V_1 * V_2 , T_1 V_21 , T_1 V_22 ,\r\nbool V_23 )\r\n{\r\nT_1 V_24 , V_25 ;\r\nT_4 V_5 = V_26 ;\r\nV_24 = ( V_22 & ~ V_27 ) >> 12 ;\r\nV_25 = ( ( V_21 ^ V_24 ) << 6 ) ;\r\nif ( ! V_23 )\r\nV_25 = ~ V_25 ;\r\nV_25 &= V_28 ;\r\nV_5 |= V_25 ;\r\nF_7 ( L_3 ,\r\nV_26 , V_25 , V_28 , V_5 ) ;\r\nreturn ( T_1 * ) V_5 ;\r\n}\r\nint F_8 ( struct V_1 * V_2 , struct V_29 * V_30 ,\r\nbool V_31 )\r\n{\r\nT_5 V_32 ;\r\nT_3 V_33 ;\r\nT_3 V_21 ;\r\nstruct V_10 * V_11 ;\r\nvolatile T_1 * V_5 ;\r\nT_1 V_22 = V_30 -> V_22 ;\r\nT_1 V_34 , V_35 ;\r\nregister int V_36 = 0 ;\r\nbool V_23 = false ;\r\nbool V_37 = false ;\r\nstruct V_3 * V_4 ;\r\nint V_38 = 0 ;\r\nbool V_39 ;\r\nV_32 = F_9 ( V_2 , V_30 -> V_40 >> V_41 ,\r\nV_31 , & V_39 ) ;\r\nif ( F_10 ( V_32 ) ) {\r\nF_11 ( V_42 L_4 ,\r\nV_30 -> V_22 ) ;\r\nV_38 = - V_43 ;\r\ngoto V_44;\r\n}\r\nV_32 <<= V_41 ;\r\nV_2 -> V_13 . V_45 . V_46 ( V_2 , V_30 -> V_22 >> V_47 , & V_21 ) ;\r\nV_11 = F_3 ( V_2 , V_21 ) ;\r\nif ( ! V_11 ) {\r\nF_12 ( V_2 , V_22 ) ;\r\nV_11 = F_3 ( V_2 , V_21 ) ;\r\n}\r\nF_13 ( ! V_11 ) ;\r\nV_21 = V_11 -> V_20 ;\r\nV_33 = ( V_21 << ( V_47 - V_48 ) ) |\r\n( ( V_22 & ~ V_27 ) >> V_48 ) ;\r\nV_49:\r\nif ( V_36 == 16 ) {\r\nV_23 = ! V_23 ;\r\nV_37 = true ;\r\nV_36 = 0 ;\r\n}\r\nV_5 = F_6 ( V_2 , V_21 , V_22 , V_23 ) ;\r\nif ( ! V_37 && ( V_5 [ V_36 ] & V_50 ) ) {\r\nV_36 += 2 ;\r\ngoto V_49;\r\n}\r\nF_7 ( L_5 , V_5 , V_36 ) ;\r\nF_7 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;\r\nF_7 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;\r\nF_7 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;\r\nF_7 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;\r\nF_7 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;\r\nF_7 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;\r\nF_7 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;\r\nF_7 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;\r\nV_34 = ( ( V_22 & 0x0fffffff ) >> 22 ) | ( V_21 << 7 ) | V_50 |\r\n( V_23 ? 0 : V_51 ) ;\r\nV_35 = V_32 | V_52 | V_53 | V_54 ;\r\nif ( V_30 -> V_55 && V_39 ) {\r\nV_35 |= V_56 ;\r\nF_14 ( V_2 -> V_57 , V_30 -> V_40 >> V_41 ) ;\r\n} else {\r\nV_35 |= V_58 ;\r\n}\r\nif ( V_30 -> V_59 )\r\nF_15 ( V_32 >> V_41 ) ;\r\nF_16 () ;\r\nif ( V_5 [ V_36 ] ) {\r\nV_5 [ V_36 ] = 0 ;\r\nasm volatile ("sync");\r\n}\r\nV_5 [ V_36 + 1 ] = V_35 ;\r\nV_5 [ V_36 ] = V_34 ;\r\nasm volatile ("sync");\r\nF_17 () ;\r\nF_7 ( L_7 , V_5 ) ;\r\nF_7 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;\r\nF_7 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;\r\nF_7 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;\r\nF_7 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;\r\nF_7 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;\r\nF_7 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;\r\nF_7 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;\r\nF_7 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;\r\nV_4 = F_18 ( V_2 ) ;\r\nif ( ! V_4 ) {\r\nF_19 ( V_32 >> V_41 ) ;\r\nV_38 = - V_60 ;\r\ngoto V_44;\r\n}\r\nF_7 ( L_8 ,\r\nV_30 -> V_55 ? 'w' : '-' ,\r\nV_30 -> V_59 ? 'x' : '-' ,\r\nV_30 -> V_22 , ( T_4 ) V_5 , V_33 ,\r\nV_30 -> V_61 , V_32 ) ;\r\nV_4 -> V_6 = ( T_4 ) & V_5 [ V_36 ] ;\r\nV_4 -> V_62 = V_33 ;\r\nV_4 -> V_4 = * V_30 ;\r\nV_4 -> V_63 = V_32 >> V_41 ;\r\nF_20 ( V_2 , V_4 ) ;\r\nF_19 ( V_32 >> V_41 ) ;\r\nV_44:\r\nreturn V_38 ;\r\n}\r\nvoid F_21 ( struct V_1 * V_2 , struct V_29 * V_4 )\r\n{\r\nF_22 ( V_2 , V_4 -> V_61 , 0xfffffffffULL ) ;\r\n}\r\nstatic struct V_10 * F_23 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nstruct V_10 * V_11 ;\r\nstruct V_64 * V_65 = F_4 ( V_2 ) ;\r\nT_2 V_12 ;\r\nstatic int V_66 = 0 ;\r\nif ( V_2 -> V_13 . V_14 -> V_15 & V_16 )\r\nV_7 |= V_17 ;\r\nV_12 = F_2 ( V_2 , V_7 ) ;\r\nif ( V_66 )\r\nV_12 = V_9 - V_12 ;\r\nV_11 = & F_4 ( V_2 ) -> V_18 [ V_12 ] ;\r\nV_66 = ! V_66 ;\r\nif ( V_65 -> V_67 >= V_68 ) {\r\nV_65 -> V_67 = 0 ;\r\nmemset ( V_65 -> V_18 , 0 ,\r\nsizeof( struct V_10 ) * V_69 ) ;\r\nF_24 ( V_2 , 0 , 0 ) ;\r\nF_25 ( V_2 ) ;\r\n}\r\nV_11 -> V_20 = V_65 -> V_70 [ V_65 -> V_67 ] ;\r\nV_65 -> V_67 ++ ;\r\nV_11 -> V_19 = V_7 ;\r\nV_11 -> V_71 = true ;\r\nreturn V_11 ;\r\n}\r\nint F_12 ( struct V_1 * V_2 , T_4 V_22 )\r\n{\r\nT_1 V_72 = V_22 >> V_47 ;\r\nT_3 V_7 ;\r\nT_1 V_73 ;\r\nstruct V_10 * V_11 ;\r\nstruct V_74 * V_75 = F_26 ( V_2 ) ;\r\nint V_38 = 0 ;\r\nif ( V_2 -> V_13 . V_45 . V_46 ( V_2 , V_72 , & V_7 ) ) {\r\nV_75 -> V_73 [ V_72 ] = V_76 ;\r\nV_38 = - V_77 ;\r\ngoto V_44;\r\n}\r\nV_11 = F_3 ( V_2 , V_7 ) ;\r\nif ( ! V_11 )\r\nV_11 = F_23 ( V_2 , V_7 ) ;\r\nV_11 -> V_78 = V_72 ;\r\nV_73 = V_11 -> V_20 | V_79 ;\r\nV_75 -> V_73 [ V_72 ] = V_73 ;\r\nF_5 ( L_9 , V_72 , V_73 ) ;\r\nV_44:\r\nF_27 ( V_75 ) ;\r\nreturn V_38 ;\r\n}\r\nvoid F_25 ( struct V_1 * V_2 )\r\n{\r\nint V_80 ;\r\nstruct V_74 * V_75 = F_26 ( V_2 ) ;\r\nF_5 ( L_10 , F_28 ( V_75 -> V_73 ) ) ;\r\nfor ( V_80 = 0 ; V_80 < F_28 ( V_75 -> V_73 ) ; V_80 ++ )\r\nV_75 -> V_73 [ V_80 ] = V_76 ;\r\nF_27 ( V_75 ) ;\r\n}\r\nvoid F_29 ( struct V_1 * V_2 )\r\n{\r\nint V_80 ;\r\nF_30 ( V_2 ) ;\r\nF_31 () ;\r\nfor ( V_80 = 0 ; V_80 < V_81 ; V_80 ++ )\r\nF_32 ( F_4 ( V_2 ) -> V_82 [ V_80 ] ) ;\r\nF_33 () ;\r\n}\r\nint F_34 ( struct V_1 * V_2 )\r\n{\r\nstruct V_64 * V_83 = F_4 ( V_2 ) ;\r\nint V_84 ;\r\nT_4 V_85 ;\r\nint V_80 ;\r\nint V_86 ;\r\nfor ( V_80 = 0 ; V_80 < V_81 ; V_80 ++ ) {\r\nV_84 = F_35 () ;\r\nif ( V_84 < 0 )\r\ngoto V_87;\r\nV_83 -> V_82 [ V_80 ] = V_84 ;\r\nfor ( V_86 = 0 ; V_86 < 16 ; V_86 ++ )\r\nV_83 -> V_70 [ ( V_80 * 16 ) + V_86 ] = F_36 ( V_84 , V_86 ) ;\r\n}\r\nV_83 -> V_67 = 0 ;\r\nasm ( "mfsdr1 %0" : "=r"(sdr1) );\r\nV_28 = ( ( V_85 & 0x1FF ) << 16 ) | 0xFFC0 ;\r\nV_26 = ( T_4 ) F_37 ( V_85 & 0xffff0000 ) ;\r\nF_38 ( V_2 ) ;\r\nreturn 0 ;\r\nV_87:\r\nfor ( V_86 = 0 ; V_86 < V_80 ; V_86 ++ ) {\r\nif ( ! V_83 -> V_82 [ V_86 ] )\r\ncontinue;\r\nF_32 ( F_4 ( V_2 ) -> V_82 [ V_86 ] ) ;\r\n}\r\nreturn - 1 ;\r\n}
