Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/ISE Project/DovahFulladdstruct/fuladtbw_isim_beh.exe -prj C:/ISE Project/DovahFulladdstruct/fuladtbw_beh.prj work.fuladtbw 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ISE Project/DovahFulladdstruct/xorgate.vhd" into library work
Parsing VHDL file "C:/ISE Project/DovahFulladdstruct/andgate.vhd" into library work
Parsing VHDL file "C:/ISE Project/DovahFulladdstruct/orgate.vhd" into library work
Parsing VHDL file "C:/ISE Project/DovahFulladdstruct/halfadder.vhd" into library work
Parsing VHDL file "C:/ISE Project/DovahFulladdstruct/Dovahfulladd.vhd" into library work
Parsing VHDL file "C:/ISE Project/DovahFulladdstruct/fuladtbw.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity xorgate [xorgate_default]
Compiling architecture behavioral of entity andgate [andgate_default]
Compiling architecture behavioral of entity halfadder [halfadder_default]
Compiling architecture behavioral of entity orgate [orgate_default]
Compiling architecture behavioral of entity Dovahfulladd [dovahfulladd_default]
Compiling architecture behavior of entity fuladtbw
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/ISE Project/DovahFulladdstruct/fuladtbw_isim_beh.exe
Fuse Memory Usage: 29736 KB
Fuse CPU Usage: 312 ms
