
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Sun Sep  7 14:46:08 2025

Design Information
------------------

Command line:   map -i e155_lab2_impl_1_syn.udb -o e155_lab2_impl_1_map.udb -mp
     e155_lab2_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/kanparker/Downloads/e155_lab2/src/e155_lab2/promote.xml

Design Summary
--------------

   Number of slice registers:  28 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            50 out of  5280 (1%)
      Number of logic LUT4s:              20
      Number of ripple logic:             15 (30 LUT4s)
   Number of IO sites used:   22 out of 39 (56%)
      Number of IO sites used for general PIO: 22
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 22 out of 36 (61%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 22 out of 39 (56%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net slow_clock.int_osc: 15 loads, 15 rising, 0 falling (Driver: Pin
     slow_clock.hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  1
      Net gate2_pad.vcc: 1 loads, 0 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net gate2_pad.vcc: 11 loads
      Net gate1_c: 7 loads
      Net sev_seg_in[0]: 7 loads
      Net sev_seg_in[1]: 7 loads
      Net sev_seg_in[2]: 7 loads
      Net sev_seg_in[3]: 7 loads
      Net s1_c_0: 4 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net s2_c_0: 4 loads
      Net s1_c_1: 3 loads
      Net s1_c_3: 3 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| s2[0]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s2[1]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s2[2]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s2[3]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s1[0]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s1[1]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s1[2]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s1[3]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| gate2               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| gate1               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| seg[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[6]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block s2_pad[0].vlo_inst was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            slow_clock/hf_osc.osc_inst
  Power UP:                            NODE     gate2_pad.vcc
  Enable Signal:                       NODE     gate2_pad.vcc
  OSC Output:                          NODE     slow_clock.int_osc
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: slow_clock/hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 1
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: 7dbd8b82b8d80ddfa50dab026ed6c1cd1f527900













                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
