module top_module (
    input wire clk,
    input wire areset,
    input wire [7:0] d,
    output reg [7:0] q
);
    always @(posedge clk or posedge areset)
        q= (areset)? 8'b0:d;

endmodule
