<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/attribute_info/p10_chip_ec_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2020                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<attributes>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_OMI_DL_X4_BACKOFF_ENABLE</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      The DL half width backoff enable bit in DL_CONFIG0_CFG (bit 47)
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_EXPLORER</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_GEMINI_MENTERP_WORKAROUND</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Bypass MENTERP register read/writes on gemini due to FW bug
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_GEMINI</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_GEMINI_OMI_SETUP_CONFIG_WORKAROUND</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Setup config registers for gemini in exp_omi_setup
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_GEMINI</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_DS_TEMPLATES_0147</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      The processor only supports downstream OMI tempaltes 0, 1, 4, and 7.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_US_TEMPLATES_0159</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      The processor only supports upstream OMI tempaltes 0, 1, 5, and 9.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW514623</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Fix scan flush value of inflight tlbie queue
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_MMA_CORE_ABIST_LINKED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      MMA ABIST engine tied to CL2 ABIST enable
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_ISS1234</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Checkstop on NMMU array parity errors
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW519848</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Fix for init value of the PSCRS registers
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_HW520842</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      EQ parallel scan requires flush of RTIM before initiating scan operation
      to avoid spurious PARALLE_SCAN_COMPARE_ERR
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->

  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_PARTIAL_IOP_XRAM_ACCESS_ALLOWED</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Allows to access less than 32K IOP XRAM.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_P10</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->

</attributes>
