\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg Package Reference}
\label{classddr2__phy__alt__mem__phy__constants__pkg}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=219pt]{d0/d3b/classddr2__phy__alt__mem__phy__constants__pkg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+debug\+\_\+reg\+\_\+addr\+\_\+top} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+mmi\+\_\+access\+\_\+codeword} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00\+D0\+\_\+0\+D\+E\+B \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+cal\+\_\+status} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+debug\+\_\+access} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+hl\+\_\+css} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+a} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+b} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+codvw\+\_\+status} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+if\+\_\+param} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+if\+\_\+test} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{14} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+regofst\+\_\+test\+\_\+status} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+cal\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+phy\+\_\+initialise\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+init\+\_\+dram\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+ihi\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+btp\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+mtp\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+read\+\_\+mtp\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+reset\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+sweep\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+seek\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rdv\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+poa\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+was\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+wr\+\_\+lat\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{14} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+tracking\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+burst\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+zeros} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+ones} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+0} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+1} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+x\+F5} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+data\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+mtp} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+mtp\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+01\+\_\+pairs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+10\+\_\+pairs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+1100\+\_\+step} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+ofs\+\_\+0011\+\_\+step} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+default\+\_\+rd\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+default\+\_\+wr\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+S\+U\+C\+C\+E\+SS} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+E\+Q\+U\+A\+L\+\_\+\+W\+I\+N\+D\+O\+WS} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+A\+L\+MT} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+B\+O\+T\+H\+\_\+\+A\+L\+M\+T\+\_\+\+P\+A\+SS} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+W\+D\+\_\+\+L\+A\+T\+\_\+\+D\+I\+S\+A\+G\+R\+E\+E\+M\+E\+NT} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{22} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+R\+D\+\_\+\+L\+A\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+T\+R\+K\+\_\+\+S\+H\+F\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{26} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+ac\+\_\+lat\+\_\+some\+\_\+beats\+\_\+are\+\_\+different} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+read\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+write\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+iteration\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdp} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdv} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+poa} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+pll\+\_\+ack\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+multiple\+\_\+rsc\+\_\+windows} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+ones} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+zeros} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{18} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+undefined} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{19} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+tracked\+\_\+mmc\+\_\+offset\+\_\+overflow} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+no\+\_\+mimic\+\_\+feedback} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{21} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+ctrl\+\_\+ack\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+err\+\_\+ctrl\+\_\+done\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{33} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+ciii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+ciii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+siii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+siii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} 
\item 
{\bf C\+\_\+\+M\+A\+X\+\_\+\+N\+U\+M\+\_\+\+P\+L\+L\+\_\+\+R\+S\+C\+\_\+\+P\+H\+A\+S\+ES} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rs} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+set\+\_\+odt\+\_\+rt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+set\+\_\+odt\+\_\+off} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+burst\+\_\+len@{c\+\_\+cal\+\_\+burst\+\_\+len}}
\index{c\+\_\+cal\+\_\+burst\+\_\+len@{c\+\_\+cal\+\_\+burst\+\_\+len}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+burst\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+burst\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a5e9af3d3d0608a37a08979fb9c40fa4f}


Definition at line {\bf 73} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+data\+\_\+len@{c\+\_\+cal\+\_\+data\+\_\+len}}
\index{c\+\_\+cal\+\_\+data\+\_\+len@{c\+\_\+cal\+\_\+data\+\_\+len}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+data\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+data\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ae330527a0312479ad51d1d623d714789}


Definition at line {\bf 87} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+0011\+\_\+step@{c\+\_\+cal\+\_\+ofs\+\_\+0011\+\_\+step}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+0011\+\_\+step@{c\+\_\+cal\+\_\+ofs\+\_\+0011\+\_\+step}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+0011\+\_\+step}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+0011\+\_\+step} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_afed0c126657fb667bbff728fa9b1f017}


Definition at line {\bf 94} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+01\+\_\+pairs@{c\+\_\+cal\+\_\+ofs\+\_\+01\+\_\+pairs}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+01\+\_\+pairs@{c\+\_\+cal\+\_\+ofs\+\_\+01\+\_\+pairs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+01\+\_\+pairs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+01\+\_\+pairs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a4b8b03b58839c0a8b4077a373e2c2ed9}


Definition at line {\bf 91} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+10\+\_\+pairs@{c\+\_\+cal\+\_\+ofs\+\_\+10\+\_\+pairs}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+10\+\_\+pairs@{c\+\_\+cal\+\_\+ofs\+\_\+10\+\_\+pairs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+10\+\_\+pairs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+10\+\_\+pairs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_aa38242262b2c3c52c153c375109ca8ce}


Definition at line {\bf 92} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+1100\+\_\+step@{c\+\_\+cal\+\_\+ofs\+\_\+1100\+\_\+step}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+1100\+\_\+step@{c\+\_\+cal\+\_\+ofs\+\_\+1100\+\_\+step}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+1100\+\_\+step}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+1100\+\_\+step} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a6caa5e7fc96602ba519a6bada8040a54}


Definition at line {\bf 93} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+mtp@{c\+\_\+cal\+\_\+ofs\+\_\+mtp}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+mtp@{c\+\_\+cal\+\_\+ofs\+\_\+mtp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+mtp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+mtp} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_acfbcadf8bd4ae4f05b424451e20ccbdb}


Definition at line {\bf 89} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+mtp\+\_\+len@{c\+\_\+cal\+\_\+ofs\+\_\+mtp\+\_\+len}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+mtp\+\_\+len@{c\+\_\+cal\+\_\+ofs\+\_\+mtp\+\_\+len}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+mtp\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+mtp\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a8c1d6c480f323d24e3efaf9239e625ad}


Definition at line {\bf 90} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+ones@{c\+\_\+cal\+\_\+ofs\+\_\+ones}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+ones@{c\+\_\+cal\+\_\+ofs\+\_\+ones}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+ones}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+ones} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_afe01580b2666402b0cb0116ecb321ce5}


Definition at line {\bf 78} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size@{c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size@{c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_af1e803f483b5f7a25c41a62b9c57c249}


Definition at line {\bf 75} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat@{c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat@{c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+wd\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a50c2bd1861912719134a617fb55028fe}


Definition at line {\bf 85} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+0@{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+0}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+0@{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+0}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+0} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a5827aa609676472d31b472a0764f9aa0}


Definition at line {\bf 80} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+1@{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+1}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+1@{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+1}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+x30\+\_\+almt\+\_\+1} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a8e6c4c558e819e1a6cf7821325fa33d8}


Definition at line {\bf 81} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+x\+F5@{c\+\_\+cal\+\_\+ofs\+\_\+x\+F5}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+x\+F5@{c\+\_\+cal\+\_\+ofs\+\_\+x\+F5}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+x\+F5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+x\+F5} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ac7fc63b069610c7dcffaeebd7f0a73d3}


Definition at line {\bf 83} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+cal\+\_\+ofs\+\_\+zeros@{c\+\_\+cal\+\_\+ofs\+\_\+zeros}}
\index{c\+\_\+cal\+\_\+ofs\+\_\+zeros@{c\+\_\+cal\+\_\+ofs\+\_\+zeros}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+cal\+\_\+ofs\+\_\+zeros}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+ofs\+\_\+zeros} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+ofs\+\_\+step\+\_\+size}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ac397063a2744345470ea1c2bd641e631}


Definition at line {\bf 77} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+debug\+\_\+reg\+\_\+addr\+\_\+top@{c\+\_\+debug\+\_\+reg\+\_\+addr\+\_\+top}}
\index{c\+\_\+debug\+\_\+reg\+\_\+addr\+\_\+top@{c\+\_\+debug\+\_\+reg\+\_\+addr\+\_\+top}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+debug\+\_\+reg\+\_\+addr\+\_\+top}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+debug\+\_\+reg\+\_\+addr\+\_\+top} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a13caff412f8eee032c5938403e816bb4}


Definition at line {\bf 26} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+default\+\_\+rd\+\_\+lat@{c\+\_\+default\+\_\+rd\+\_\+lat}}
\index{c\+\_\+default\+\_\+rd\+\_\+lat@{c\+\_\+default\+\_\+rd\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+default\+\_\+rd\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+default\+\_\+rd\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_af8b17e0e70e39a404a6c6356507f45d8}


Definition at line {\bf 102} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+default\+\_\+wr\+\_\+lat@{c\+\_\+default\+\_\+wr\+\_\+lat}}
\index{c\+\_\+default\+\_\+wr\+\_\+lat@{c\+\_\+default\+\_\+wr\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+default\+\_\+wr\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+default\+\_\+wr\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a027e2559cb0b1b57da4312d00a109a1f}


Definition at line {\bf 103} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+ac\+\_\+lat\+\_\+some\+\_\+beats\+\_\+are\+\_\+different@{c\+\_\+err\+\_\+ac\+\_\+lat\+\_\+some\+\_\+beats\+\_\+are\+\_\+different}}
\index{c\+\_\+err\+\_\+ac\+\_\+lat\+\_\+some\+\_\+beats\+\_\+are\+\_\+different@{c\+\_\+err\+\_\+ac\+\_\+lat\+\_\+some\+\_\+beats\+\_\+are\+\_\+different}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+ac\+\_\+lat\+\_\+some\+\_\+beats\+\_\+are\+\_\+different}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+ac\+\_\+lat\+\_\+some\+\_\+beats\+\_\+are\+\_\+different} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a03409bfb6a402995d2c0aea9d0bb890f}


Definition at line {\bf 125} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+poa@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+poa}}
\index{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+poa@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+poa}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+poa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+poa} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a2c6f10531669aa2c47870879383e28ef}


Definition at line {\bf 132} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdp@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdp}}
\index{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdp@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdp} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ad0d574ad5b70a4e985e3ae62b4b0713b}


Definition at line {\bf 130} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdv@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdv}}
\index{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdv@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdv}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+it\+\_\+timeout\+\_\+rdv} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ad055e6ecec7009293eac8e60ccf95076}


Definition at line {\bf 131} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+iteration\+\_\+timeout@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+iteration\+\_\+timeout}}
\index{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+iteration\+\_\+timeout@{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+iteration\+\_\+timeout}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+iteration\+\_\+timeout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+clock\+\_\+cycle\+\_\+iteration\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a575f0e7a470cd3a70e4a7787fff739f6}


Definition at line {\bf 129} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+read\+\_\+lat@{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+read\+\_\+lat}}
\index{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+read\+\_\+lat@{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+read\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+read\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+read\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_afa664ac5e7e290271e676ff6b191f0a8}


Definition at line {\bf 126} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+write\+\_\+lat@{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+write\+\_\+lat}}
\index{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+write\+\_\+lat@{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+write\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+write\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+could\+\_\+not\+\_\+find\+\_\+write\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a6b9deeb17fc7e6c678b92e82572df0ba}


Definition at line {\bf 127} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL@{C\+\_\+\+E\+R\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL@{C\+\_\+\+E\+R\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a35e39ce6a1224aa0a74690ce9d203fb1}


Definition at line {\bf 114} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+ctrl\+\_\+ack\+\_\+timeout@{c\+\_\+err\+\_\+ctrl\+\_\+ack\+\_\+timeout}}
\index{c\+\_\+err\+\_\+ctrl\+\_\+ack\+\_\+timeout@{c\+\_\+err\+\_\+ctrl\+\_\+ack\+\_\+timeout}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+ctrl\+\_\+ack\+\_\+timeout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+ctrl\+\_\+ack\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a3a20244a1a0adbc42577d82d0234b845}


Definition at line {\bf 144} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+ctrl\+\_\+done\+\_\+timeout@{c\+\_\+err\+\_\+ctrl\+\_\+done\+\_\+timeout}}
\index{c\+\_\+err\+\_\+ctrl\+\_\+done\+\_\+timeout@{c\+\_\+err\+\_\+ctrl\+\_\+done\+\_\+timeout}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+ctrl\+\_\+done\+\_\+timeout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+ctrl\+\_\+done\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{33} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_aae2530741ade468f44fa0b9cae2b0c26}


Definition at line {\bf 145} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+R\+D\+\_\+\+L\+A\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED@{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+R\+D\+\_\+\+L\+A\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+R\+D\+\_\+\+L\+A\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED@{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+R\+D\+\_\+\+L\+A\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+R\+D\+\_\+\+L\+A\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+R\+D\+\_\+\+L\+A\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ad9bfd23eba85116cb36a2d57c63ee149}


Definition at line {\bf 120} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+T\+R\+K\+\_\+\+S\+H\+F\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED@{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+T\+R\+K\+\_\+\+S\+H\+F\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+T\+R\+K\+\_\+\+S\+H\+F\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED@{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+T\+R\+K\+\_\+\+S\+H\+F\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+T\+R\+K\+\_\+\+S\+H\+F\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+M\+A\+X\+\_\+\+T\+R\+K\+\_\+\+S\+H\+F\+T\+\_\+\+E\+X\+C\+E\+E\+D\+ED} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{26} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_af91232f8af574dfc679ec0b005499609}


Definition at line {\bf 122} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+no\+\_\+mimic\+\_\+feedback@{c\+\_\+err\+\_\+no\+\_\+mimic\+\_\+feedback}}
\index{c\+\_\+err\+\_\+no\+\_\+mimic\+\_\+feedback@{c\+\_\+err\+\_\+no\+\_\+mimic\+\_\+feedback}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+no\+\_\+mimic\+\_\+feedback}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+no\+\_\+mimic\+\_\+feedback} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{21} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_aa0f2dbfb99924d45c0b1a06b69354df7}


Definition at line {\bf 142} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+pll\+\_\+ack\+\_\+timeout@{c\+\_\+err\+\_\+pll\+\_\+ack\+\_\+timeout}}
\index{c\+\_\+err\+\_\+pll\+\_\+ack\+\_\+timeout@{c\+\_\+err\+\_\+pll\+\_\+ack\+\_\+timeout}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+pll\+\_\+ack\+\_\+timeout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+pll\+\_\+ack\+\_\+timeout} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a4eb7a51bd12386bd1efe5dc0dce5b1e8}


Definition at line {\bf 134} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+B\+O\+T\+H\+\_\+\+A\+L\+M\+T\+\_\+\+P\+A\+SS@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+B\+O\+T\+H\+\_\+\+A\+L\+M\+T\+\_\+\+P\+A\+SS}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+B\+O\+T\+H\+\_\+\+A\+L\+M\+T\+\_\+\+P\+A\+SS@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+B\+O\+T\+H\+\_\+\+A\+L\+M\+T\+\_\+\+P\+A\+SS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+B\+O\+T\+H\+\_\+\+A\+L\+M\+T\+\_\+\+P\+A\+SS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+B\+O\+T\+H\+\_\+\+A\+L\+M\+T\+\_\+\+P\+A\+SS} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ab1539eb94c694a5868487dc5088fb52d}


Definition at line {\bf 117} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+A\+L\+MT@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+A\+L\+MT}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+A\+L\+MT@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+A\+L\+MT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+A\+L\+MT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+A\+D\+\_\+\+M\+T\+P\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+A\+L\+MT} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a86308e5e438ebfe1657ca9cb0fd60694}


Definition at line {\bf 116} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+E\+Q\+U\+A\+L\+\_\+\+W\+I\+N\+D\+O\+WS@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+E\+Q\+U\+A\+L\+\_\+\+W\+I\+N\+D\+O\+WS}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+E\+Q\+U\+A\+L\+\_\+\+W\+I\+N\+D\+O\+WS@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+E\+Q\+U\+A\+L\+\_\+\+W\+I\+N\+D\+O\+WS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+E\+Q\+U\+A\+L\+\_\+\+W\+I\+N\+D\+O\+WS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+E\+Q\+U\+A\+L\+\_\+\+W\+I\+N\+D\+O\+WS} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a52f09a2b76f4df27feda247b4ef8afce}


Definition at line {\bf 112} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ae8e9ca0669c9dcc61165afb2a195348a}


Definition at line {\bf 113} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES@{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+R\+E\+S\+Y\+N\+C\+\_\+\+N\+O\+\_\+\+V\+A\+L\+I\+D\+\_\+\+P\+H\+A\+S\+ES} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a05a062fbfbf882f6af44af196d0fb66f}


Definition at line {\bf 111} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+tracked\+\_\+mmc\+\_\+offset\+\_\+overflow@{c\+\_\+err\+\_\+tracked\+\_\+mmc\+\_\+offset\+\_\+overflow}}
\index{c\+\_\+err\+\_\+tracked\+\_\+mmc\+\_\+offset\+\_\+overflow@{c\+\_\+err\+\_\+tracked\+\_\+mmc\+\_\+offset\+\_\+overflow}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+tracked\+\_\+mmc\+\_\+offset\+\_\+overflow}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+tracked\+\_\+mmc\+\_\+offset\+\_\+overflow} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a918b8c967cdfc7368913c8ad5077bb11}


Definition at line {\bf 141} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+E\+R\+R\+\_\+\+W\+D\+\_\+\+L\+A\+T\+\_\+\+D\+I\+S\+A\+G\+R\+E\+E\+M\+E\+NT@{C\+\_\+\+E\+R\+R\+\_\+\+W\+D\+\_\+\+L\+A\+T\+\_\+\+D\+I\+S\+A\+G\+R\+E\+E\+M\+E\+NT}}
\index{C\+\_\+\+E\+R\+R\+\_\+\+W\+D\+\_\+\+L\+A\+T\+\_\+\+D\+I\+S\+A\+G\+R\+E\+E\+M\+E\+NT@{C\+\_\+\+E\+R\+R\+\_\+\+W\+D\+\_\+\+L\+A\+T\+\_\+\+D\+I\+S\+A\+G\+R\+E\+E\+M\+E\+NT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+E\+R\+R\+\_\+\+W\+D\+\_\+\+L\+A\+T\+\_\+\+D\+I\+S\+A\+G\+R\+E\+E\+M\+E\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+E\+R\+R\+\_\+\+W\+D\+\_\+\+L\+A\+T\+\_\+\+D\+I\+S\+A\+G\+R\+E\+E\+M\+E\+NT} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{22} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a66edd570b70e63aba580461b7a392973}


Definition at line {\bf 119} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+\+Window\+Proc\+\_\+multiple\+\_\+rsc\+\_\+windows@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+multiple\+\_\+rsc\+\_\+windows}}
\index{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+multiple\+\_\+rsc\+\_\+windows@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+multiple\+\_\+rsc\+\_\+windows}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+multiple\+\_\+rsc\+\_\+windows}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+multiple\+\_\+rsc\+\_\+windows} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ada147b03288ea0c91fab6865fb4ba54a}


Definition at line {\bf 136} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+\+Window\+Proc\+\_\+undefined@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+undefined}}
\index{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+undefined@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+undefined}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+undefined}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+undefined} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{19} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_aab11da017c1be93252a00fb54f23f0f3}


Definition at line {\bf 139} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+ones@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+ones}}
\index{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+ones@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+ones}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+ones}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+ones} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a4a5bc8b3b2d980be960fdfca2bdeb55b}


Definition at line {\bf 137} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+zeros@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+zeros}}
\index{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+zeros@{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+zeros}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+zeros}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+err\+\_\+\+Window\+Proc\+\_\+window\+\_\+det\+\_\+no\+\_\+zeros} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{18} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a4b35d713e90009cd89967a0149420eff}


Definition at line {\bf 138} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages@{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}}
\index{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages@{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a24e6cc3add6831d34b7e8e74de2a0a4b}


Definition at line {\bf 60} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a4c688e8941b643f7e0f56e75b6057c1d}


Definition at line {\bf 55} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+wr\+\_\+lat\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+wr\+\_\+lat\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+wr\+\_\+lat\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+wr\+\_\+lat\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+wr\+\_\+lat\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+adv\+\_\+wr\+\_\+lat\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{14} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a00081ce0e615b1bacd33446819b66450}


Definition at line {\bf 56} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+cal\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+cal\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+cal\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+cal\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+cal\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+cal\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a3b831ae2315ab2801e658738897ac8e0}


Definition at line {\bf 42} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+init\+\_\+dram\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+init\+\_\+dram\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+init\+\_\+dram\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+init\+\_\+dram\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+init\+\_\+dram\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+init\+\_\+dram\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a25ffe7800577411b0bfbdc03703fc6db}


Definition at line {\bf 44} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+phy\+\_\+initialise\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+phy\+\_\+initialise\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+phy\+\_\+initialise\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+phy\+\_\+initialise\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+phy\+\_\+initialise\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+phy\+\_\+initialise\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_af65cfdac33b434edaaef6a35dd7950bb}


Definition at line {\bf 43} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+poa\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+poa\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+poa\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+poa\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+poa\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+poa\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a340b932cec0ec62e803e317f58abea4d}


Definition at line {\bf 53} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_abbd0ba287c2b0d9404da5bbd7f61b7d7}


Definition at line {\bf 57} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rdv\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rdv\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rdv\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rdv\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rdv\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rdv\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a86bf2f42f871126e5a5d39f4b3a788f9}


Definition at line {\bf 52} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+read\+\_\+mtp\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+read\+\_\+mtp\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+read\+\_\+mtp\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+read\+\_\+mtp\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+read\+\_\+mtp\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+read\+\_\+mtp\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a59a08eed40a715396cbb4d57bfbc89f3}


Definition at line {\bf 48} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+reset\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+reset\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+reset\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+reset\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+reset\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+reset\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ae067b65a5ec006069938014a02b8e712}


Definition at line {\bf 49} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+seek\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+seek\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+seek\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+seek\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+seek\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+seek\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a3cf86294988ba5649d776e7b686f7b48}


Definition at line {\bf 51} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+sweep\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+sweep\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+sweep\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+sweep\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+sweep\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+rrp\+\_\+sweep\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_afc6342535fec70e0e9214338234d4ab4}


Definition at line {\bf 50} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+tracking\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+tracking\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+tracking\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+tracking\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+tracking\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+tracking\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a724d1badb99f1909223da0e1d21eeebd}


Definition at line {\bf 58} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+was\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+was\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+was\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+was\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+was\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+was\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a92970f8d3b1e56534d6fcc10946f5071}


Definition at line {\bf 54} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+btp\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+btp\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+btp\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+btp\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+btp\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+btp\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_afb049e279b5e268b809cc714478975dd}


Definition at line {\bf 46} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+ihi\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+ihi\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+ihi\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+ihi\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+ihi\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+ihi\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_adaaa6edba408eb9a43e53a5a80ce5706}


Definition at line {\bf 45} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+mtp\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+mtp\+\_\+dis\+\_\+bit}}
\index{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+mtp\+\_\+dis\+\_\+bit@{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+mtp\+\_\+dis\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+mtp\+\_\+dis\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+css\+\_\+reg\+\_\+write\+\_\+mtp\+\_\+dis\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a9c321a6a039d4065f349223b4b27a7b1}


Definition at line {\bf 47} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index@{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index}}
\index{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index@{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a72051e0daab0407078e7ecaf2924eca5}


Definition at line {\bf 23} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+M\+A\+X\+\_\+\+N\+U\+M\+\_\+\+P\+L\+L\+\_\+\+R\+S\+C\+\_\+\+P\+H\+A\+S\+ES@{C\+\_\+\+M\+A\+X\+\_\+\+N\+U\+M\+\_\+\+P\+L\+L\+\_\+\+R\+S\+C\+\_\+\+P\+H\+A\+S\+ES}}
\index{C\+\_\+\+M\+A\+X\+\_\+\+N\+U\+M\+\_\+\+P\+L\+L\+\_\+\+R\+S\+C\+\_\+\+P\+H\+A\+S\+ES@{C\+\_\+\+M\+A\+X\+\_\+\+N\+U\+M\+\_\+\+P\+L\+L\+\_\+\+R\+S\+C\+\_\+\+P\+H\+A\+S\+ES}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+M\+A\+X\+\_\+\+N\+U\+M\+\_\+\+P\+L\+L\+\_\+\+R\+S\+C\+\_\+\+P\+H\+A\+S\+ES}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+M\+A\+X\+\_\+\+N\+U\+M\+\_\+\+P\+L\+L\+\_\+\+R\+S\+C\+\_\+\+P\+H\+A\+S\+ES} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a83bade4b2a379d59051f171432e94bf4}


Definition at line {\bf 161} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+mmi\+\_\+access\+\_\+codeword@{c\+\_\+mmi\+\_\+access\+\_\+codeword}}
\index{c\+\_\+mmi\+\_\+access\+\_\+codeword@{c\+\_\+mmi\+\_\+access\+\_\+codeword}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+mmi\+\_\+access\+\_\+codeword}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+mmi\+\_\+access\+\_\+codeword} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00\+D0\+\_\+0\+D\+E\+B \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a852d792f653fe5a4242a6cdd281de823}


Definition at line {\bf 29} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+ciii@{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+ciii}}
\index{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+ciii@{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+ciii}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+ciii}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+ciii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ad20fbf651962b12e2d0bd52bb37818de}


Definition at line {\bf 153} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+siii@{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+siii}}
\index{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+siii@{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+siii}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+siii}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+mimic\+\_\+phs\+\_\+select\+\_\+siii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a21726ea5f039f026436eb6ba5df84561}


Definition at line {\bf 156} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+ciii@{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+ciii}}
\index{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+ciii@{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+ciii}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+ciii}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+ciii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_aac0a0c56de9154310780f4ef2cb79bdb}


Definition at line {\bf 152} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+siii@{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+siii}}
\index{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+siii@{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+siii}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+siii}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+resync\+\_\+phs\+\_\+select\+\_\+siii} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ae56b7297f0c37c903925f14aad3a6ca4}


Definition at line {\bf 155} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+cal\+\_\+status@{c\+\_\+regofst\+\_\+cal\+\_\+status}}
\index{c\+\_\+regofst\+\_\+cal\+\_\+status@{c\+\_\+regofst\+\_\+cal\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+cal\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+cal\+\_\+status} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a2ab00276686ef7a2fedeb224a065ba08}


Definition at line {\bf 31} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+codvw\+\_\+status@{c\+\_\+regofst\+\_\+codvw\+\_\+status}}
\index{c\+\_\+regofst\+\_\+codvw\+\_\+status@{c\+\_\+regofst\+\_\+codvw\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+codvw\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+codvw\+\_\+status} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_af0597de910aa4d8ec7ab31a59ebb7697}


Definition at line {\bf 36} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+debug\+\_\+access@{c\+\_\+regofst\+\_\+debug\+\_\+access}}
\index{c\+\_\+regofst\+\_\+debug\+\_\+access@{c\+\_\+regofst\+\_\+debug\+\_\+access}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+debug\+\_\+access}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+debug\+\_\+access} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_acfb804472868e13b64f9068ca1d6a43b}


Definition at line {\bf 32} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+hl\+\_\+css@{c\+\_\+regofst\+\_\+hl\+\_\+css}}
\index{c\+\_\+regofst\+\_\+hl\+\_\+css@{c\+\_\+regofst\+\_\+hl\+\_\+css}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+hl\+\_\+css}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+hl\+\_\+css} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a9dd67c7f331425e8a559dabb8500dca0}


Definition at line {\bf 33} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+if\+\_\+param@{c\+\_\+regofst\+\_\+if\+\_\+param}}
\index{c\+\_\+regofst\+\_\+if\+\_\+param@{c\+\_\+regofst\+\_\+if\+\_\+param}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+if\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+if\+\_\+param} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a1779389739501b0b584c2f83006adacd}


Definition at line {\bf 37} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+if\+\_\+test@{c\+\_\+regofst\+\_\+if\+\_\+test}}
\index{c\+\_\+regofst\+\_\+if\+\_\+test@{c\+\_\+regofst\+\_\+if\+\_\+test}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+if\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+if\+\_\+test} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{14} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a5ea404ccad738e4991477e5b8a022074}


Definition at line {\bf 38} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+a@{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+a}}
\index{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+a@{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+a}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+a} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a35df201eb8bcc3471af2ed7d9a486547}


Definition at line {\bf 34} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+b@{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+b}}
\index{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+b@{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+b}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+mr\+\_\+register\+\_\+b} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a28ca66cc7f0e87b7660790b4fb353eb5}


Definition at line {\bf 35} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+regofst\+\_\+test\+\_\+status@{c\+\_\+regofst\+\_\+test\+\_\+status}}
\index{c\+\_\+regofst\+\_\+test\+\_\+status@{c\+\_\+regofst\+\_\+test\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+regofst\+\_\+test\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+regofst\+\_\+test\+\_\+status} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_aea1381af7a678c3c112db37e57cf425d}


Definition at line {\bf 39} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rs@{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rs}}
\index{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rs@{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rs} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a42b4ffcaff3ec6c9a28cb3c6e594cf00}


Definition at line {\bf 166} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rt@{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rt}}
\index{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rt@{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+set\+\_\+oct\+\_\+to\+\_\+rt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a115b531ad090b75a992fb3481dc10178}


Definition at line {\bf 167} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+set\+\_\+odt\+\_\+off@{c\+\_\+set\+\_\+odt\+\_\+off}}
\index{c\+\_\+set\+\_\+odt\+\_\+off@{c\+\_\+set\+\_\+odt\+\_\+off}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+set\+\_\+odt\+\_\+off}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+set\+\_\+odt\+\_\+off} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ac37aac475f847586c60633e8efce8a83}


Definition at line {\bf 170} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!c\+\_\+set\+\_\+odt\+\_\+rt@{c\+\_\+set\+\_\+odt\+\_\+rt}}
\index{c\+\_\+set\+\_\+odt\+\_\+rt@{c\+\_\+set\+\_\+odt\+\_\+rt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{c\+\_\+set\+\_\+odt\+\_\+rt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+set\+\_\+odt\+\_\+rt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a38be489520879f459565cc9b0f7118f5}


Definition at line {\bf 169} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!C\+\_\+\+S\+U\+C\+C\+E\+SS@{C\+\_\+\+S\+U\+C\+C\+E\+SS}}
\index{C\+\_\+\+S\+U\+C\+C\+E\+SS@{C\+\_\+\+S\+U\+C\+C\+E\+SS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{C\+\_\+\+S\+U\+C\+C\+E\+SS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+\_\+\+S\+U\+C\+C\+E\+SS} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_ae9dcb3ab2d7378576a5b92387b2ba7c3}


Definition at line {\bf 110} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 11} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 13} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__constants__pkg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 12} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
