<div align="center">
  <img src="./image.jpg" alt="Header Waveform" />
</div>

<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=32&duration=2800&pause=2000&color=A855F7&center=true&vCenter=true&width=940&lines=Hi+ğŸ‘‹%2C+I'm+Nakka+Jayavardhan;ASIC+Design+Verification+Engineer;Electronics+%26+Communication+Engineer" alt="Typing SVG" />
</div>

<div align="center">
  <img src="https://komarev.com/ghpvc/?username=Jayavardhan-016&label=Profile%20Views&color=blueviolet&style=for-the-badge" alt="Profile Views" />
</div>

---

## ğŸ‘¨â€ğŸ’» About Me

I'm **Nakka Jayavardhan**, an **Electronics Engineer** specializing in **ASIC Design Verification** with practical experience in RTL design, hardware debugging, and functional verification. Currently pursuing B.Tech in Electronics and Communication Engineering from Aditya College of Engineering and Technology, JNTUK.

- ğŸ”­ **Currently Working On:** Advanced VLSI Design & Verification Projects
- ğŸŒ± **Currently Learning:** UVM Testbench Architecture, Advanced SystemVerilog, ASIC Verification Flow
- ğŸ‘¯ **Looking to Collaborate On:** Open-source VLSI/RTL Projects, Hardware Verification Challenges
- ğŸ’¬ **Ask Me About:** SystemVerilog, UVM, RTL Design, ASIC Verification, Embedded Systems
- âš¡ **Fun Fact:** I designed a custom 32-bit processor with its own assembler!

---

## ğŸ“ Education

### ğŸ¯ Current Education
**B.Tech in Electronics and Communication Engineering**  
*Aditya College of Engineering and Technology, JNTUK* | 2023 - Present  
**CGPA:** 7.2

### ğŸ“š Previous Education
**Diploma in Electronics and Communication Engineering**  
*Sai Ganapathi Polytechnic College* | 2020 - 2023  
**Percentage:** 73%

**SSC (Secondary School Certificate)**  
*Sri Gurudatta Public School* | 2020  
**GPA:** 8.8

---

## ğŸ› ï¸ Technical Skills

### Verification & Hardware Design
<p align="left">
  <img src="https://img.shields.io/badge/SystemVerilog-FF6C37?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/Verilog-00979D?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/UVM-4B0082?style=for-the-badge&logo=verification&logoColor=white" />
  <img src="https://img.shields.io/badge/RTL_Design-FF6B6B?style=for-the-badge&logo=chip&logoColor=white" />
  <img src="https://img.shields.io/badge/CMOS-8B5CF6?style=for-the-badge&logo=semiconductor&logoColor=white" />
  <img src="https://img.shields.io/badge/STA-10B981?style=for-the-badge&logo=timing&logoColor=white" />
  <img src="https://img.shields.io/badge/DFT-F59E0B?style=for-the-badge&logo=testing&logoColor=white" />
</p>

### Bus Protocols
<p align="left">
  <img src="https://img.shields.io/badge/AMBA_APB-3B82F6?style=for-the-badge&logo=arm&logoColor=white" />
  <img src="https://img.shields.io/badge/AXI-1E40AF?style=for-the-badge&logo=arm&logoColor=white" />
  <img src="https://img.shields.io/badge/I2C-059669?style=for-the-badge&logo=i2c&logoColor=white" />
  <img src="https://img.shields.io/badge/SPI-DC2626?style=for-the-badge&logo=spi&logoColor=white" />
  <img src="https://img.shields.io/badge/UART-7C3AED?style=for-the-badge&logo=uart&logoColor=white" />
  <img src="https://img.shields.io/badge/PCIe-0891B2?style=for-the-badge&logo=pcie&logoColor=white" />
</p>

### Programming Languages
<p align="left">
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white" />
  <img src="https://img.shields.io/badge/Python-14354C?style=for-the-badge&logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/Assembly-525252?style=for-the-badge&logo=assembly&logoColor=white" />
</p>

### EDA Tools & Platforms
<p align="left">
  <img src="https://img.shields.io/badge/Cadence-FF6900?style=for-the-badge&logo=cadence&logoColor=white" />
  <img src="https://img.shields.io/badge/Siemens_Questa-00D4FF?style=for-the-badge&logo=siemens&logoColor=white" />
  <img src="https://img.shields.io/badge/ModelSim-0078D4?style=for-the-badge&logo=intel&logoColor=white" />
  <img src="https://img.shields.io/badge/Xilinx_Vivado-FF1010?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" />
  <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" />
</p>

---

## ğŸ’¼ Experience

### ğŸ”¬ VLSI Intern
**Training Technical Hub Pvt. Ltd** | May 2024 - Present
- Developed and verified key RTL modules in Verilog/SystemVerilog, including functional FIFO, ALU, and sequence detectors
- Engineered and debugged low-level firmware for 8086/8051 microcontrollers using Assembly language
- Analyzed design constraints like STA and understood RTL-to-hardware workflow for FPGA architectures

### âš¡ Embedded Systems Intern
**Bharat Heavy Electricals Limited (BHEL)** | Dec 2022 - Jun 2023
- Developed robust code in Python and C for hardware control applications
- Designed IoT prototypes integrating microcontrollers with sensors for real-time monitoring
- Gained full-cycle development experience from design to testing

---
### ğŸŒŸ **Project Portfolio**
| Project | Description & Features | Tech Stack | Links |
|---------|-----------------------|------------|-------|
| **SRAM Design & Verification** | Complete 8Ã—8 SRAM RTL to synthesis, mailbox-based testbench, timing/power/area reports | Verilog, SystemVerilog, Cadence, Xilinx | [GitHub Repo](https://github.com/Jayavardhan-016/SRAM) |
| **TASNova Custom 32-bit Processor & Assembler** | Modular processor with assembler, supports customizable instruction sets, ALU, and reg file | SystemVerilog | [GitHub Repo](https://github.com/Jayavardhan-016/TASNova-A-Custom-32-bit-Processor-Assembler-) |
| **25 Days of Verilog** | 25 daily mini-projects with RTL, testbench, and simulation waveforms | Verilog | [Repo](https://github.com/Jayavardhan-016/Verilog-Systemverilog) |
| **Mini VLSI Projects** | Small SystemVerilog/Verilog designs: adders, counters, FSMs, demo code & testbenches | SystemVerilog, Verilog | [Repo](https://github.com/Jayavardhan-016/MINI-PROJECTS) |
| **Automatic 4-Way Traffic Control** | Real-time traffic signal on 8051 microcontroller, Assembly & Proteus demo | ASM, 8051 | [Repo](https://github.com/Jayavardhan-016/4-Way-Traffic-Control-System-) |
---
## ğŸš€ Featured Projects

### ğŸ§  SRAM Design Verification (RTL-to-Synthesis)
**Technologies:** SystemVerilog, Verilog, Cadence Genus, Xilinx Tools | Sep 2025
- Designed and verified parameterizable 8x8 SRAM module from RTL to synthesized gate-level netlist
- Developed complete SystemVerilog testbench with transaction-level communication via mailboxes
- Achieved 100 MHz frequency with positive slack and optimized for low power (156W)

### ğŸ–¥ï¸ TASNova - Custom 32-bit Processor & Assembler
**Technologies:** SystemVerilog, RTL Design, ModelSim | Jun 2025
- Engineered configurable assembler adaptable to custom instruction sets and architectures
- Designed 32-bit processor with custom instruction-to-machine-code conversion module
- Key modules: Assembler, Instruction Decoder, Register File, ALU, Processor Core

### ğŸš† Ultrasonic Smart Railway Track Safety System
**Technologies:** Embedded C, Arduino, IoT, Ultrasonic Sensors | May 2023
- Designed embedded solution for autonomous crack detection using ultrasonic sensing
- Implemented low-latency logic for rapid response and IoT-based early fault detection
- Developed automated communication system to central control stations

---

## ğŸ† Certifications & Achievements

### ğŸ“œ Certifications
- **Cadence VLSI Certifications:** Semiconductor 101, Digital IC Design, Verilog, SystemVerilog, Front End Verification
- **Digital Logic and Circuit Simulation** - INI
- **Microprocessor Interfacing and Applications** - NPTEL
- **Python Programming** - GeeksforGeeks

### ğŸ… Achievements
- ğŸ¥‡ **Winner** - ISHIP1 Innovation Challenge (Aug 2024)
- ğŸ¥‡ **Winner** - Embedded Bootcamp by RTech (Aug 2024)
- ğŸ¥ˆ **2nd Prize** - Tech Fest, Sai Ganapathi College (May 2023)
- ğŸ¤ **Presenter** - Solvaton Startup Expo (Feb 2024)

---

## ğŸ“Š GitHub Stats

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Jayavardhan-016&theme=radical&hide_border=false&include_all_commits=true&count_private=true" alt="GitHub Stats" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Jayavardhan-016&theme=radical&hide_border=false" alt="GitHub Streak" />
</div>

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Jayavardhan-016&theme=radical&hide_border=false&include_all_commits=true&count_private=true&layout=compact" alt="Top Languages" />
</div>

<div align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=Jayavardhan-016&theme=radical&no-frame=true&no-bg=true&margin-w=4&column=7" alt="GitHub Trophies" />
</div>

---

## ğŸ¤ Connect With Me

<div align="center">
  <a href="https://www.linkedin.com/in/jayavardhan-016" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" />
  </a>
  <a href="mailto:vardhanjaya988@gmail.com">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email" />
  </a>
  <a href="https://github.com/Jayavardhan-016" target="_blank">
    <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" />
  </a>
</div>

<div align="center">
  <p>
    <strong>ğŸ“§ Email:</strong> vardhanjaya988@gmail.com<br>
    <strong>ğŸ“± Phone:</strong> +91 9014240035<br>
    <strong>ğŸ“ Location:</strong> Vizianagaram, Andhra Pradesh, India
  </p>
</div>

---

## ğŸ¯ Soft Skills

âœ¨ Strong Problem-Solver  
âš¡ Quick to Learn New Technologies  
ğŸ’¬ Effective Communicator  
ğŸ¤ Motivated Team Player

---

<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=22&duration=3000&pause=1000&color=A855F7&center=true&vCenter=true&width=600&lines=Thanks+for+visiting!+ğŸ‘‹;Let's+build+something+amazing!+ğŸš€;Open+to+collaborations!+ğŸ¤" alt="Footer Typing SVG" />
</div>

<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&customColorList=12&height=100&section=footer" />
</div>
