INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 4/project/project.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
