<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p296" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_296{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_296{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_296{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_296{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_296{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t6_296{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_296{left:429px;bottom:979px;letter-spacing:-0.13px;}
#t8_296{left:523px;bottom:979px;letter-spacing:-0.12px;}
#t9_296{left:705px;bottom:979px;}
#ta_296{left:709px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_296{left:523px;bottom:962px;letter-spacing:-0.11px;}
#tc_296{left:680px;bottom:962px;}
#td_296{left:684px;bottom:962px;letter-spacing:-0.12px;}
#te_296{left:523px;bottom:941px;letter-spacing:-0.11px;}
#tf_296{left:523px;bottom:924px;letter-spacing:-0.12px;}
#tg_296{left:81px;bottom:955px;letter-spacing:-0.17px;}
#th_296{left:138px;bottom:955px;letter-spacing:-0.16px;}
#ti_296{left:189px;bottom:955px;letter-spacing:-0.14px;}
#tj_296{left:429px;bottom:955px;letter-spacing:-0.13px;}
#tk_296{left:81px;bottom:930px;letter-spacing:-0.15px;}
#tl_296{left:138px;bottom:930px;letter-spacing:-0.17px;}
#tm_296{left:189px;bottom:930px;letter-spacing:-0.15px;}
#tn_296{left:429px;bottom:930px;letter-spacing:-0.13px;}
#to_296{left:81px;bottom:906px;letter-spacing:-0.16px;}
#tp_296{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tq_296{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tr_296{left:429px;bottom:906px;letter-spacing:-0.12px;}
#ts_296{left:81px;bottom:878px;letter-spacing:-0.16px;}
#tt_296{left:138px;bottom:878px;letter-spacing:-0.16px;}
#tu_296{left:189px;bottom:878px;letter-spacing:-0.14px;}
#tv_296{left:429px;bottom:878px;letter-spacing:-0.13px;}
#tw_296{left:523px;bottom:878px;letter-spacing:-0.12px;}
#tx_296{left:705px;bottom:878px;}
#ty_296{left:709px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_296{left:523px;bottom:862px;letter-spacing:-0.11px;}
#t10_296{left:680px;bottom:861px;}
#t11_296{left:684px;bottom:862px;letter-spacing:-0.12px;}
#t12_296{left:523px;bottom:840px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t13_296{left:81px;bottom:854px;letter-spacing:-0.17px;}
#t14_296{left:138px;bottom:854px;letter-spacing:-0.16px;}
#t15_296{left:189px;bottom:854px;letter-spacing:-0.14px;}
#t16_296{left:429px;bottom:854px;letter-spacing:-0.13px;}
#t17_296{left:81px;bottom:830px;letter-spacing:-0.16px;}
#t18_296{left:138px;bottom:830px;letter-spacing:-0.17px;}
#t19_296{left:189px;bottom:830px;letter-spacing:-0.15px;}
#t1a_296{left:429px;bottom:830px;letter-spacing:-0.13px;}
#t1b_296{left:81px;bottom:805px;letter-spacing:-0.16px;}
#t1c_296{left:138px;bottom:805px;letter-spacing:-0.16px;}
#t1d_296{left:189px;bottom:805px;letter-spacing:-0.14px;}
#t1e_296{left:429px;bottom:805px;letter-spacing:-0.12px;}
#t1f_296{left:81px;bottom:781px;letter-spacing:-0.16px;}
#t1g_296{left:138px;bottom:781px;letter-spacing:-0.16px;}
#t1h_296{left:189px;bottom:781px;letter-spacing:-0.14px;}
#t1i_296{left:429px;bottom:781px;letter-spacing:-0.13px;}
#t1j_296{left:523px;bottom:781px;letter-spacing:-0.12px;}
#t1k_296{left:705px;bottom:780px;}
#t1l_296{left:709px;bottom:781px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_296{left:523px;bottom:764px;letter-spacing:-0.11px;}
#t1n_296{left:680px;bottom:763px;}
#t1o_296{left:684px;bottom:764px;letter-spacing:-0.12px;}
#t1p_296{left:523px;bottom:742px;letter-spacing:-0.12px;}
#t1q_296{left:523px;bottom:726px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_296{left:81px;bottom:756px;letter-spacing:-0.17px;}
#t1s_296{left:138px;bottom:756px;letter-spacing:-0.16px;}
#t1t_296{left:189px;bottom:756px;letter-spacing:-0.14px;}
#t1u_296{left:429px;bottom:756px;letter-spacing:-0.13px;}
#t1v_296{left:81px;bottom:732px;letter-spacing:-0.17px;}
#t1w_296{left:138px;bottom:732px;letter-spacing:-0.16px;}
#t1x_296{left:188px;bottom:732px;letter-spacing:-0.15px;}
#t1y_296{left:429px;bottom:732px;letter-spacing:-0.13px;}
#t1z_296{left:81px;bottom:707px;letter-spacing:-0.16px;}
#t20_296{left:138px;bottom:707px;letter-spacing:-0.16px;}
#t21_296{left:189px;bottom:707px;letter-spacing:-0.14px;}
#t22_296{left:429px;bottom:707px;letter-spacing:-0.12px;}
#t23_296{left:81px;bottom:680px;letter-spacing:-0.16px;}
#t24_296{left:138px;bottom:680px;letter-spacing:-0.16px;}
#t25_296{left:189px;bottom:680px;letter-spacing:-0.14px;}
#t26_296{left:429px;bottom:680px;letter-spacing:-0.13px;}
#t27_296{left:523px;bottom:680px;letter-spacing:-0.12px;}
#t28_296{left:705px;bottom:679px;}
#t29_296{left:709px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_296{left:523px;bottom:663px;letter-spacing:-0.11px;}
#t2b_296{left:680px;bottom:662px;}
#t2c_296{left:684px;bottom:663px;letter-spacing:-0.12px;}
#t2d_296{left:523px;bottom:642px;letter-spacing:-0.12px;}
#t2e_296{left:523px;bottom:625px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_296{left:81px;bottom:655px;letter-spacing:-0.16px;}
#t2g_296{left:138px;bottom:655px;letter-spacing:-0.16px;}
#t2h_296{left:189px;bottom:655px;letter-spacing:-0.15px;}
#t2i_296{left:429px;bottom:655px;letter-spacing:-0.12px;}
#t2j_296{left:81px;bottom:631px;letter-spacing:-0.14px;}
#t2k_296{left:138px;bottom:631px;letter-spacing:-0.16px;}
#t2l_296{left:189px;bottom:631px;letter-spacing:-0.15px;}
#t2m_296{left:429px;bottom:631px;letter-spacing:-0.13px;}
#t2n_296{left:81px;bottom:606px;letter-spacing:-0.16px;}
#t2o_296{left:138px;bottom:606px;letter-spacing:-0.16px;}
#t2p_296{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t2q_296{left:429px;bottom:606px;letter-spacing:-0.12px;}
#t2r_296{left:81px;bottom:579px;letter-spacing:-0.16px;}
#t2s_296{left:138px;bottom:579px;letter-spacing:-0.16px;}
#t2t_296{left:189px;bottom:579px;letter-spacing:-0.14px;}
#t2u_296{left:429px;bottom:579px;letter-spacing:-0.13px;}
#t2v_296{left:523px;bottom:579px;letter-spacing:-0.12px;}
#t2w_296{left:705px;bottom:578px;}
#t2x_296{left:709px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_296{left:523px;bottom:562px;letter-spacing:-0.11px;}
#t2z_296{left:680px;bottom:561px;}
#t30_296{left:684px;bottom:562px;letter-spacing:-0.12px;}
#t31_296{left:523px;bottom:541px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t32_296{left:523px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t33_296{left:523px;bottom:507px;letter-spacing:-0.13px;}
#t34_296{left:81px;bottom:554px;letter-spacing:-0.16px;}
#t35_296{left:138px;bottom:554px;letter-spacing:-0.16px;}
#t36_296{left:189px;bottom:554px;letter-spacing:-0.15px;}
#t37_296{left:429px;bottom:554px;letter-spacing:-0.12px;}
#t38_296{left:81px;bottom:530px;letter-spacing:-0.16px;}
#t39_296{left:138px;bottom:530px;letter-spacing:-0.16px;}
#t3a_296{left:189px;bottom:530px;letter-spacing:-0.15px;}
#t3b_296{left:429px;bottom:530px;letter-spacing:-0.13px;}
#t3c_296{left:81px;bottom:506px;letter-spacing:-0.16px;}
#t3d_296{left:138px;bottom:506px;letter-spacing:-0.16px;}
#t3e_296{left:189px;bottom:506px;letter-spacing:-0.14px;}
#t3f_296{left:429px;bottom:506px;letter-spacing:-0.12px;}
#t3g_296{left:81px;bottom:481px;letter-spacing:-0.16px;}
#t3h_296{left:138px;bottom:481px;letter-spacing:-0.16px;}
#t3i_296{left:189px;bottom:481px;letter-spacing:-0.14px;}
#t3j_296{left:429px;bottom:481px;letter-spacing:-0.13px;}
#t3k_296{left:523px;bottom:481px;letter-spacing:-0.12px;}
#t3l_296{left:705px;bottom:480px;}
#t3m_296{left:709px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_296{left:523px;bottom:464px;letter-spacing:-0.11px;}
#t3o_296{left:680px;bottom:464px;}
#t3p_296{left:684px;bottom:464px;letter-spacing:-0.12px;}
#t3q_296{left:523px;bottom:443px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t3r_296{left:523px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t3s_296{left:523px;bottom:409px;letter-spacing:-0.13px;}
#t3t_296{left:81px;bottom:457px;letter-spacing:-0.16px;}
#t3u_296{left:138px;bottom:457px;letter-spacing:-0.16px;}
#t3v_296{left:189px;bottom:457px;letter-spacing:-0.15px;}
#t3w_296{left:429px;bottom:457px;letter-spacing:-0.12px;}
#t3x_296{left:81px;bottom:432px;letter-spacing:-0.14px;}
#t3y_296{left:138px;bottom:432px;letter-spacing:-0.16px;}
#t3z_296{left:189px;bottom:432px;letter-spacing:-0.15px;}
#t40_296{left:429px;bottom:432px;letter-spacing:-0.13px;}
#t41_296{left:81px;bottom:408px;letter-spacing:-0.16px;}
#t42_296{left:138px;bottom:408px;letter-spacing:-0.16px;}
#t43_296{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t44_296{left:429px;bottom:408px;letter-spacing:-0.12px;}
#t45_296{left:81px;bottom:383px;letter-spacing:-0.16px;}
#t46_296{left:138px;bottom:383px;letter-spacing:-0.16px;}
#t47_296{left:189px;bottom:383px;letter-spacing:-0.14px;}
#t48_296{left:429px;bottom:383px;letter-spacing:-0.13px;}
#t49_296{left:523px;bottom:383px;letter-spacing:-0.12px;}
#t4a_296{left:705px;bottom:383px;}
#t4b_296{left:709px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4c_296{left:523px;bottom:367px;letter-spacing:-0.11px;}
#t4d_296{left:680px;bottom:366px;}
#t4e_296{left:684px;bottom:367px;letter-spacing:-0.12px;}
#t4f_296{left:523px;bottom:345px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t4g_296{left:523px;bottom:328px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t4h_296{left:523px;bottom:312px;letter-spacing:-0.13px;}
#t4i_296{left:81px;bottom:359px;letter-spacing:-0.17px;}
#t4j_296{left:138px;bottom:359px;letter-spacing:-0.16px;}
#t4k_296{left:189px;bottom:359px;letter-spacing:-0.15px;}
#t4l_296{left:429px;bottom:359px;letter-spacing:-0.13px;}
#t4m_296{left:81px;bottom:334px;letter-spacing:-0.16px;}
#t4n_296{left:138px;bottom:334px;letter-spacing:-0.16px;}
#t4o_296{left:189px;bottom:334px;letter-spacing:-0.15px;}
#t4p_296{left:429px;bottom:334px;letter-spacing:-0.13px;}
#t4q_296{left:81px;bottom:310px;letter-spacing:-0.16px;}
#t4r_296{left:138px;bottom:310px;letter-spacing:-0.16px;}
#t4s_296{left:189px;bottom:310px;letter-spacing:-0.14px;}
#t4t_296{left:429px;bottom:310px;letter-spacing:-0.12px;}
#t4u_296{left:75px;bottom:286px;letter-spacing:-0.11px;}
#t4v_296{left:75px;bottom:269px;letter-spacing:-0.12px;}
#t4w_296{left:70px;bottom:241px;letter-spacing:-0.14px;}
#t4x_296{left:69px;bottom:222px;letter-spacing:-0.11px;}
#t4y_296{left:84px;bottom:206px;letter-spacing:-0.11px;}
#t4z_296{left:145px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t50_296{left:231px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t51_296{left:301px;bottom:1068px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t52_296{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t53_296{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t54_296{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t55_296{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t56_296{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t57_296{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t58_296{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_296{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_296{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_296{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_296{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_296{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_296{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_296{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts296" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg296Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg296" style="-webkit-user-select: none;"><object width="935" height="1210" data="296/296.svg" type="image/svg+xml" id="pdf296" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_296" class="t s1_296">2-280 </span><span id="t2_296" class="t s1_296">Vol. 4 </span>
<span id="t3_296" class="t s2_296">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_296" class="t s3_296">418H </span><span id="t5_296" class="t s3_296">1048 </span><span id="t6_296" class="t s3_296">IA32_MC6_CTL </span><span id="t7_296" class="t s3_296">Package </span><span id="t8_296" class="t s3_296">See Section 16.3.2.1, “IA32_MC</span><span id="t9_296" class="t s4_296">i</span><span id="ta_296" class="t s3_296">_CTL MSRs,” through </span>
<span id="tb_296" class="t s3_296">Section 16.3.2.4, “IA32_MC</span><span id="tc_296" class="t s4_296">i</span><span id="td_296" class="t s3_296">_MISC MSRs.” </span>
<span id="te_296" class="t s3_296">Bank MC6 reports MC errors from the integrated I/O </span>
<span id="tf_296" class="t s3_296">module. </span>
<span id="tg_296" class="t s3_296">419H </span><span id="th_296" class="t s3_296">1049 </span><span id="ti_296" class="t s3_296">IA32_MC6_STATUS </span><span id="tj_296" class="t s3_296">Package </span>
<span id="tk_296" class="t s3_296">41AH </span><span id="tl_296" class="t s3_296">1050 </span><span id="tm_296" class="t s3_296">IA32_MC6_ADDR </span><span id="tn_296" class="t s3_296">Package </span>
<span id="to_296" class="t s3_296">41BH </span><span id="tp_296" class="t s3_296">1051 </span><span id="tq_296" class="t s3_296">IA32_MC6_MISC </span><span id="tr_296" class="t s3_296">Package </span>
<span id="ts_296" class="t s3_296">41CH </span><span id="tt_296" class="t s3_296">1052 </span><span id="tu_296" class="t s3_296">IA32_MC7_CTL </span><span id="tv_296" class="t s3_296">Package </span><span id="tw_296" class="t s3_296">See Section 16.3.2.1, “IA32_MC</span><span id="tx_296" class="t s4_296">i</span><span id="ty_296" class="t s3_296">_CTL MSRs,” through </span>
<span id="tz_296" class="t s3_296">Section 16.3.2.4, “IA32_MC</span><span id="t10_296" class="t s4_296">i</span><span id="t11_296" class="t s3_296">_MISC MSRs.” </span>
<span id="t12_296" class="t s3_296">Bank MC7 reports MC errors from the home agent HA 0. </span>
<span id="t13_296" class="t s3_296">41DH </span><span id="t14_296" class="t s3_296">1053 </span><span id="t15_296" class="t s3_296">IA32_MC7_STATUS </span><span id="t16_296" class="t s3_296">Package </span>
<span id="t17_296" class="t s3_296">41EH </span><span id="t18_296" class="t s3_296">1054 </span><span id="t19_296" class="t s3_296">IA32_MC7_ADDR </span><span id="t1a_296" class="t s3_296">Package </span>
<span id="t1b_296" class="t s3_296">41FH </span><span id="t1c_296" class="t s3_296">1055 </span><span id="t1d_296" class="t s3_296">IA32_MC7_MISC </span><span id="t1e_296" class="t s3_296">Package </span>
<span id="t1f_296" class="t s3_296">424H </span><span id="t1g_296" class="t s3_296">1060 </span><span id="t1h_296" class="t s3_296">IA32_MC9_CTL </span><span id="t1i_296" class="t s3_296">Package </span><span id="t1j_296" class="t s3_296">See Section 16.3.2.1, “IA32_MC</span><span id="t1k_296" class="t s4_296">i</span><span id="t1l_296" class="t s3_296">_CTL MSRs,” through </span>
<span id="t1m_296" class="t s3_296">Section 16.3.2.4, “IA32_MC</span><span id="t1n_296" class="t s4_296">i</span><span id="t1o_296" class="t s3_296">_MISC MSRs.” </span>
<span id="t1p_296" class="t s3_296">Banks MC9 through MC 10 report MC errors from each </span>
<span id="t1q_296" class="t s3_296">channel of the integrated memory controllers. </span>
<span id="t1r_296" class="t s3_296">425H </span><span id="t1s_296" class="t s3_296">1061 </span><span id="t1t_296" class="t s3_296">IA32_MC9_STATUS </span><span id="t1u_296" class="t s3_296">Package </span>
<span id="t1v_296" class="t s3_296">426H </span><span id="t1w_296" class="t s3_296">1062 </span><span id="t1x_296" class="t s3_296">IA32_MC9_ADDR </span><span id="t1y_296" class="t s3_296">Package </span>
<span id="t1z_296" class="t s3_296">427H </span><span id="t20_296" class="t s3_296">1063 </span><span id="t21_296" class="t s3_296">IA32_MC9_MISC </span><span id="t22_296" class="t s3_296">Package </span>
<span id="t23_296" class="t s3_296">428H </span><span id="t24_296" class="t s3_296">1064 </span><span id="t25_296" class="t s3_296">IA32_MC10_CTL </span><span id="t26_296" class="t s3_296">Package </span><span id="t27_296" class="t s3_296">See Section 16.3.2.1, “IA32_MC</span><span id="t28_296" class="t s4_296">i</span><span id="t29_296" class="t s3_296">_CTL MSRs,” through </span>
<span id="t2a_296" class="t s3_296">Section 16.3.2.4, “IA32_MC</span><span id="t2b_296" class="t s4_296">i</span><span id="t2c_296" class="t s3_296">_MISC MSRs.” </span>
<span id="t2d_296" class="t s3_296">Banks MC9 through MC 10 report MC errors from each </span>
<span id="t2e_296" class="t s3_296">channel of the integrated memory controllers. </span>
<span id="t2f_296" class="t s3_296">429H </span><span id="t2g_296" class="t s3_296">1065 </span><span id="t2h_296" class="t s3_296">IA32_MC10_STATUS </span><span id="t2i_296" class="t s3_296">Package </span>
<span id="t2j_296" class="t s3_296">42AH </span><span id="t2k_296" class="t s3_296">1066 </span><span id="t2l_296" class="t s3_296">IA32_MC10_ADDR </span><span id="t2m_296" class="t s3_296">Package </span>
<span id="t2n_296" class="t s3_296">42BH </span><span id="t2o_296" class="t s3_296">1067 </span><span id="t2p_296" class="t s3_296">IA32_MC10_MISC </span><span id="t2q_296" class="t s3_296">Package </span>
<span id="t2r_296" class="t s3_296">444H </span><span id="t2s_296" class="t s3_296">1092 </span><span id="t2t_296" class="t s3_296">IA32_MC17_CTL </span><span id="t2u_296" class="t s3_296">Package </span><span id="t2v_296" class="t s3_296">See Section 16.3.2.1, “IA32_MC</span><span id="t2w_296" class="t s4_296">i</span><span id="t2x_296" class="t s3_296">_CTL MSRs,” through </span>
<span id="t2y_296" class="t s3_296">Section 16.3.2.4, “IA32_MC</span><span id="t2z_296" class="t s4_296">i</span><span id="t30_296" class="t s3_296">_MISC MSRs.” </span>
<span id="t31_296" class="t s3_296">Bank MC17 reports MC errors from the following pair of </span>
<span id="t32_296" class="t s3_296">CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, </span>
<span id="t33_296" class="t s3_296">CBo9, CBo12, CBo15. </span>
<span id="t34_296" class="t s3_296">445H </span><span id="t35_296" class="t s3_296">1093 </span><span id="t36_296" class="t s3_296">IA32_MC17_STATUS </span><span id="t37_296" class="t s3_296">Package </span>
<span id="t38_296" class="t s3_296">446H </span><span id="t39_296" class="t s3_296">1094 </span><span id="t3a_296" class="t s3_296">IA32_MC17_ADDR </span><span id="t3b_296" class="t s3_296">Package </span>
<span id="t3c_296" class="t s3_296">447H </span><span id="t3d_296" class="t s3_296">1095 </span><span id="t3e_296" class="t s3_296">IA32_MC17_MISC </span><span id="t3f_296" class="t s3_296">Package </span>
<span id="t3g_296" class="t s3_296">448H </span><span id="t3h_296" class="t s3_296">1096 </span><span id="t3i_296" class="t s3_296">IA32_MC18_CTL </span><span id="t3j_296" class="t s3_296">Package </span><span id="t3k_296" class="t s3_296">See Section 16.3.2.1, “IA32_MC</span><span id="t3l_296" class="t s4_296">i</span><span id="t3m_296" class="t s3_296">_CTL MSRs,” through </span>
<span id="t3n_296" class="t s3_296">Section 16.3.2.4, “IA32_MC</span><span id="t3o_296" class="t s4_296">i</span><span id="t3p_296" class="t s3_296">_MISC MSRs.” </span>
<span id="t3q_296" class="t s3_296">Bank MC18 reports MC errors from the following pair of </span>
<span id="t3r_296" class="t s3_296">CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, </span>
<span id="t3s_296" class="t s3_296">CBo10, CBo13, CBo16. </span>
<span id="t3t_296" class="t s3_296">449H </span><span id="t3u_296" class="t s3_296">1097 </span><span id="t3v_296" class="t s3_296">IA32_MC18_STATUS </span><span id="t3w_296" class="t s3_296">Package </span>
<span id="t3x_296" class="t s3_296">44AH </span><span id="t3y_296" class="t s3_296">1098 </span><span id="t3z_296" class="t s3_296">IA32_MC18_ADDR </span><span id="t40_296" class="t s3_296">Package </span>
<span id="t41_296" class="t s3_296">44BH </span><span id="t42_296" class="t s3_296">1099 </span><span id="t43_296" class="t s3_296">IA32_MC18_MISC </span><span id="t44_296" class="t s3_296">Package </span>
<span id="t45_296" class="t s3_296">44CH </span><span id="t46_296" class="t s3_296">1100 </span><span id="t47_296" class="t s3_296">IA32_MC19_CTL </span><span id="t48_296" class="t s3_296">Package </span><span id="t49_296" class="t s3_296">See Section 16.3.2.1, “IA32_MC</span><span id="t4a_296" class="t s4_296">i</span><span id="t4b_296" class="t s3_296">_CTL MSRs,” through </span>
<span id="t4c_296" class="t s3_296">Section 16.3.2.4, “IA32_MC</span><span id="t4d_296" class="t s4_296">i</span><span id="t4e_296" class="t s3_296">_MISC MSRs.” </span>
<span id="t4f_296" class="t s3_296">Bank MC19 reports MC errors from the following pair of </span>
<span id="t4g_296" class="t s3_296">CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, </span>
<span id="t4h_296" class="t s3_296">CBo11, CBo14, CBo17. </span>
<span id="t4i_296" class="t s3_296">44DH </span><span id="t4j_296" class="t s3_296">1101 </span><span id="t4k_296" class="t s3_296">IA32_MC19_STATUS </span><span id="t4l_296" class="t s3_296">Package </span>
<span id="t4m_296" class="t s3_296">44EH </span><span id="t4n_296" class="t s3_296">1102 </span><span id="t4o_296" class="t s3_296">IA32_MC19_ADDR </span><span id="t4p_296" class="t s3_296">Package </span>
<span id="t4q_296" class="t s3_296">44FH </span><span id="t4r_296" class="t s3_296">1103 </span><span id="t4s_296" class="t s3_296">IA32_MC19_MISC </span><span id="t4t_296" class="t s3_296">Package </span>
<span id="t4u_296" class="t s3_296">See Table 2-20, Table 2-29, Table 2-34, and Table 2-36 for other MSR definitions applicable to processors with a CPUID Signature </span>
<span id="t4v_296" class="t s3_296">DisplayFamily_DisplayModel value of 06_56H. </span>
<span id="t4w_296" class="t s5_296">NOTES: </span>
<span id="t4x_296" class="t s3_296">1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the </span>
<span id="t4y_296" class="t s3_296">factory-set configuration is dependent on features specific to the processor and the platform. </span>
<span id="t4z_296" class="t s6_296">Table 2-37. </span><span id="t50_296" class="t s6_296">Additional MSRs Supported by Intel® Xeon® Processor D with a CPUID Signature </span>
<span id="t51_296" class="t s6_296">DisplayFamily_DisplayModel Value of 06_56H </span>
<span id="t52_296" class="t s7_296">Register </span>
<span id="t53_296" class="t s7_296">Address </span><span id="t54_296" class="t s7_296">Register Name / Bit Fields </span><span id="t55_296" class="t s7_296">Scope </span><span id="t56_296" class="t s7_296">Bit Description </span>
<span id="t57_296" class="t s7_296">Hex </span><span id="t58_296" class="t s7_296">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
