{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701272771933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701272771934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 12:46:11 2023 " "Processing started: Wed Nov 29 12:46:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701272771934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272771934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272771934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701272772308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701272772308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixlinearregression.vhd 3 1 " "Found 3 design units, including 1 entities, in source file matrixlinearregression.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newtype " "Found design unit 1: newtype" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780376 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MatrixLinearRegression-Behavioral " "Found design unit 2: MatrixLinearRegression-Behavioral" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780376 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixLinearRegression " "Found entity 1: MatrixLinearRegression" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixInverter-Behavioral " "Found design unit 1: MatrixInverter-Behavioral" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780378 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixInverter " "Found entity 1: MatrixInverter" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier-Behavioral " "Found design unit 1: MatrixMultiplier-Behavioral" {  } { { "MatrixMultiplier.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780379 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier " "Found entity 1: MatrixMultiplier" {  } { { "MatrixMultiplier.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtranspose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixtranspose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixTranspose-Behavioral " "Found design unit 1: MatrixTranspose-Behavioral" {  } { { "MatrixTranspose.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780394 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixTranspose " "Found entity 1: MatrixTranspose" {  } { { "MatrixTranspose.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780394 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Reader.vhd " "Can't analyze file -- file Reader.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701272780396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UartRx.vhd " "Can't analyze file -- file UartRx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701272780399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UartTx.vhd " "Can't analyze file -- file UartTx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701272780401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialuartcommunication.vhd 3 1 " "Found 3 design units, including 1 entities, in source file serialuartcommunication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart2_pkg " "Found design unit 1: uart2_pkg" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780403 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SerialUartCommunication-logic " "Found design unit 2: SerialUartCommunication-logic" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780403 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialUartCommunication " "Found entity 1: SerialUartCommunication" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MatrixLinearRegression " "Elaborating entity \"MatrixLinearRegression\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701272780436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "X " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"X\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "XT " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"XT\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "XTX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"XTX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Inv " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Inv\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "XTY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"XTY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "X " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"X\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780450 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixTranspose MatrixTranspose:transpose_x " "Elaborating entity \"MatrixTranspose\" for hierarchy \"MatrixTranspose:transpose_x\"" {  } { { "MatrixLinearRegression.vhd" "transpose_x" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701272780456 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780457 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780457 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780457 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixMultiplier MatrixMultiplier:multiply_xtx " "Elaborating entity \"MatrixMultiplier\" for hierarchy \"MatrixMultiplier:multiply_xtx\"" {  } { { "MatrixLinearRegression.vhd" "multiply_xtx" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701272780461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "C " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"C\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "b_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"b_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "C " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"C\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixInverter MatrixInverter:invert_xtx " "Elaborating entity \"MatrixInverter\" for hierarchy \"MatrixInverter:invert_xtx\"" {  } { { "MatrixLinearRegression.vhd" "invert_xtx" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701272780471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(29) " "VHDL Process Statement warning at MatrixInverter.vhd(29): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701272780472 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(31) " "VHDL Process Statement warning at MatrixInverter.vhd(31): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701272780473 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(32) " "VHDL Process Statement warning at MatrixInverter.vhd(32): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701272780473 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(33) " "VHDL Process Statement warning at MatrixInverter.vhd(33): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701272780473 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "det MatrixInverter.vhd(34) " "VHDL Process Statement warning at MatrixInverter.vhd(34): signal \"det\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701272780473 "|MatrixLinearRegression|MatrixInverter:invert_xtx"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780476 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780476 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780476 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701272780476 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div2\"" {  } { { "MatrixInverter.vhd" "Div2" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701272780815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div3\"" {  } { { "MatrixInverter.vhd" "Div3" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701272780815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div0\"" {  } { { "MatrixInverter.vhd" "Div0" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701272780815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixInverter:invert_xtx\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixInverter:invert_xtx\|Div1\"" {  } { { "MatrixInverter.vhd" "Div1" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701272780815 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701272780815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixInverter:invert_xtx\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"MatrixInverter:invert_xtx\|lpm_divide:Div2\"" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701272780871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixInverter:invert_xtx\|lpm_divide:Div2 " "Instantiated megafunction \"MatrixInverter:invert_xtx\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701272780871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701272780871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701272780871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701272780871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701272780871 ""}  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701272780871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272780996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272780996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701272781070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272781070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701272783686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701272785754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701272785754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5245 " "Implemented 5245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701272786013 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701272786013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5025 " "Implemented 5025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701272786013 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701272786013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701272786013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701272786031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 12:46:26 2023 " "Processing ended: Wed Nov 29 12:46:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701272786031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701272786031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701272786031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701272786031 ""}
