{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "ed8ec5d0",
   "metadata": {},
   "source": [
    "### SDR 122-16 RedPitaya First Blink from scratch\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8e2e1da4",
   "metadata": {},
   "source": [
    "#### Requirements\n",
    "1. RedPitaya board. SDR 122-16\n",
    "2. Proper connections with the external clock and the UART connection.\n",
    "3. Ethernet cable connected,\n",
    "4. Vivado 2020.1\n",
    "5. The board XDC file - this is the constraint file that has the onboard connections for mapping to the real world."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1058f55e",
   "metadata": {},
   "source": [
    "#### Procedure"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f22bb5d5",
   "metadata": {},
   "source": [
    "1. Open Vivado 2020.1; this time not via terminal.\n",
    "2. Create the project by following the prompts.\n",
    "3. add the constraint file. \"red_pitaya_Z20.xdc\" that should be in the SDC folder in the Redpitaya Fpga folder.\n",
    "4. Proceed to make a verilog code of the blinking Led.\n",
    "5. Create a new block diagram and then add the code written as a block module.\n",
    "6. Connect the IPs together while involving the automatic wiring.\n",
    "7. validate the design.\n",
    "8. Using the constraint file, match the names in the design with those in the file.\n",
    "9. Generate a design wrapper.\n",
    "10. Generate the bistream.\n",
    "11. Using the earlier procedure you can send the bit file using SCP to the board.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0c7277ec",
   "metadata": {},
   "source": [
    "The code for the LED module.\n",
    "\n",
    "`timescale 1ns / 1ps\n",
    "\n",
    "\n",
    "\n",
    "module blinky_o(\n",
    "input adc_clk,\n",
    "output led\n",
    " );\n",
    " \n",
    " \n",
    "reg [26:0] counter;\n",
    "reg r_led;\n",
    "assign led = r_led;\n",
    "always @(posedge adc_clk) begin\n",
    " \n",
    " counter <= counter + 1;\n",
    " if (!counter)\n",
    "    r_led <= ~r_led;\n",
    "end\n",
    "endmodule\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fe853c04",
   "metadata": {},
   "source": [
    "The code with the design wrapper.\n",
    "`timescale 1 ps / 1 ps\n",
    "\n",
    "module design_1_wrapper\n",
    "   (DDR_addr,\n",
    "    DDR_ba,\n",
    "    DDR_cas_n,\n",
    "    DDR_ck_n,\n",
    "    DDR_ck_p,\n",
    "    DDR_cke,\n",
    "    DDR_cs_n,\n",
    "    DDR_dm,\n",
    "    DDR_dq,\n",
    "    DDR_dqs_n,\n",
    "    DDR_dqs_p,\n",
    "    DDR_odt,\n",
    "    DDR_ras_n,\n",
    "    DDR_reset_n,\n",
    "    DDR_we_n,\n",
    "    FIXED_IO_ddr_vrn,\n",
    "    FIXED_IO_ddr_vrp,\n",
    "    FIXED_IO_mio,\n",
    "    FIXED_IO_ps_clk,\n",
    "    FIXED_IO_ps_porb,\n",
    "    FIXED_IO_ps_srstb,\n",
    "    led);\n",
    "  inout [14:0]DDR_addr;\n",
    "  inout [2:0]DDR_ba;\n",
    "  inout DDR_cas_n;\n",
    "  inout DDR_ck_n;\n",
    "  inout DDR_ck_p;\n",
    "  inout DDR_cke;\n",
    "  inout DDR_cs_n;\n",
    "  inout [3:0]DDR_dm;\n",
    "  inout [31:0]DDR_dq;\n",
    "  inout [3:0]DDR_dqs_n;\n",
    "  inout [3:0]DDR_dqs_p;\n",
    "  inout DDR_odt;\n",
    "  inout DDR_ras_n;\n",
    "  inout DDR_reset_n;\n",
    "  inout DDR_we_n;\n",
    "  inout FIXED_IO_ddr_vrn;\n",
    "  inout FIXED_IO_ddr_vrp;\n",
    "  inout [53:0]FIXED_IO_mio;\n",
    "  inout FIXED_IO_ps_clk;\n",
    "  inout FIXED_IO_ps_porb;\n",
    "  inout FIXED_IO_ps_srstb;\n",
    "  output led;\n",
    "\n",
    "  wire [14:0]DDR_addr;\n",
    "  wire [2:0]DDR_ba;\n",
    "  wire DDR_cas_n;\n",
    "  wire DDR_ck_n;\n",
    "  wire DDR_ck_p;\n",
    "  wire DDR_cke;\n",
    "  wire DDR_cs_n;\n",
    "  wire [3:0]DDR_dm;\n",
    "  wire [31:0]DDR_dq;\n",
    "  wire [3:0]DDR_dqs_n;\n",
    "  wire [3:0]DDR_dqs_p;\n",
    "  wire DDR_odt;\n",
    "  wire DDR_ras_n;\n",
    "  wire DDR_reset_n;\n",
    "  wire DDR_we_n;\n",
    "  wire FIXED_IO_ddr_vrn;\n",
    "  wire FIXED_IO_ddr_vrp;\n",
    "  wire [53:0]FIXED_IO_mio;\n",
    "  wire FIXED_IO_ps_clk;\n",
    "  wire FIXED_IO_ps_porb;\n",
    "  wire FIXED_IO_ps_srstb;\n",
    "  wire led;\n",
    "\n",
    "  design_1 design_1_i\n",
    "       (.DDR_addr(DDR_addr),\n",
    "        .DDR_ba(DDR_ba),\n",
    "        .DDR_cas_n(DDR_cas_n),\n",
    "        .DDR_ck_n(DDR_ck_n),\n",
    "        .DDR_ck_p(DDR_ck_p),\n",
    "        .DDR_cke(DDR_cke),\n",
    "        .DDR_cs_n(DDR_cs_n),\n",
    "        .DDR_dm(DDR_dm),\n",
    "        .DDR_dq(DDR_dq),\n",
    "        .DDR_dqs_n(DDR_dqs_n),\n",
    "        .DDR_dqs_p(DDR_dqs_p),\n",
    "        .DDR_odt(DDR_odt),\n",
    "        .DDR_ras_n(DDR_ras_n),\n",
    "        .DDR_reset_n(DDR_reset_n),\n",
    "        .DDR_we_n(DDR_we_n),\n",
    "        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),\n",
    "        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),\n",
    "        .FIXED_IO_mio(FIXED_IO_mio),\n",
    "        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),\n",
    "        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),\n",
    "        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),\n",
    "        .led(led));\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9f406f41",
   "metadata": {},
   "source": [
    "![Block Diagram](https://github.com/Vandigraz/FPGA-SDR/assets/91047449/5974ce47-2c82-40ba-bdfc-7ec443155357)\n",
    "\n",
    "![constraint LED](https://github.com/Vandigraz/FPGA-SDR/assets/91047449/061a7769-7d02-425a-8534-a75291bcddb6)    \n",
    " \n",
    " ![constraint file clk](https://github.com/Vandigraz/FPGA-SDR/assets/91047449/81f14f57-6fd5-48c6-858c-5f427ef14e81)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fe8598fd",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
