--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/usr/LDSS/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf simpleCounter.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock CLK_50M associated with OFFSET = IN 10 ns VALID 
   20 ns BEFORE COMP "CLK_50M"; does not clock any registered input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 10 ns VALID 20 ns BEFORE 
   COMP "CLK_50M"; ignored during timing analysis
WARNING:Timing:3224 - The clock CLK_50M associated with OFFSET = OUT 20 ns 
   AFTER COMP "CLK_50M"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 20 ns AFTER COMP 
   "CLK_50M"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1396 paths analyzed, 105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.436ns.
--------------------------------------------------------------------------------

Paths for end point clock_1_Hz_generator/counter_2 (SLICE_X21Y82.SR), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_28 (FF)
  Destination:          clock_1_Hz_generator/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.239 - 0.288)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_28 to clock_1_Hz_generator/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<28>
                                                       clock_1_Hz_generator/counter_28
    SLICE_X23Y89.G1      net (fanout=2)        1.372   clock_1_Hz_generator/counter<28>
    SLICE_X23Y89.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y82.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y82.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (2.932ns logic, 3.455ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_2 (FF)
  Destination:          clock_1_Hz_generator/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_2 to clock_1_Hz_generator/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_2
    SLICE_X23Y86.G3      net (fanout=2)        0.972   clock_1_Hz_generator/counter<2>
    SLICE_X23Y86.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<2>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<4>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<6>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y82.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y82.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (3.322ns logic, 3.055ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_4 (FF)
  Destination:          clock_1_Hz_generator/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.017 - 0.019)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_4 to clock_1_Hz_generator/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y83.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<4>
                                                       clock_1_Hz_generator/counter_4
    SLICE_X23Y86.G4      net (fanout=2)        0.902   clock_1_Hz_generator/counter<4>
    SLICE_X23Y86.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<2>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<4>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<6>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y82.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y82.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (3.322ns logic, 2.985ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_1_Hz_generator/counter_3 (SLICE_X21Y82.SR), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_28 (FF)
  Destination:          clock_1_Hz_generator/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.239 - 0.288)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_28 to clock_1_Hz_generator/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<28>
                                                       clock_1_Hz_generator/counter_28
    SLICE_X23Y89.G1      net (fanout=2)        1.372   clock_1_Hz_generator/counter<28>
    SLICE_X23Y89.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y82.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y82.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (2.932ns logic, 3.455ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_2 (FF)
  Destination:          clock_1_Hz_generator/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_2 to clock_1_Hz_generator/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_2
    SLICE_X23Y86.G3      net (fanout=2)        0.972   clock_1_Hz_generator/counter<2>
    SLICE_X23Y86.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<2>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<4>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<6>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y82.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y82.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (3.322ns logic, 3.055ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_4 (FF)
  Destination:          clock_1_Hz_generator/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.017 - 0.019)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_4 to clock_1_Hz_generator/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y83.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<4>
                                                       clock_1_Hz_generator/counter_4
    SLICE_X23Y86.G4      net (fanout=2)        0.902   clock_1_Hz_generator/counter<4>
    SLICE_X23Y86.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<2>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<4>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<6>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y82.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y82.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (3.322ns logic, 2.985ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_1_Hz_generator/counter_4 (SLICE_X21Y83.SR), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_28 (FF)
  Destination:          clock_1_Hz_generator/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.239 - 0.288)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_28 to clock_1_Hz_generator/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<28>
                                                       clock_1_Hz_generator/counter_28
    SLICE_X23Y89.G1      net (fanout=2)        1.372   clock_1_Hz_generator/counter<28>
    SLICE_X23Y89.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y83.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y83.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<4>
                                                       clock_1_Hz_generator/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (2.932ns logic, 3.455ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_2 (FF)
  Destination:          clock_1_Hz_generator/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.017 - 0.019)
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_2 to clock_1_Hz_generator/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<2>
                                                       clock_1_Hz_generator/counter_2
    SLICE_X23Y86.G3      net (fanout=2)        0.972   clock_1_Hz_generator/counter<2>
    SLICE_X23Y86.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<2>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<4>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<6>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y83.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y83.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<4>
                                                       clock_1_Hz_generator/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (3.322ns logic, 3.055ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_1_Hz_generator/counter_4 (FF)
  Destination:          clock_1_Hz_generator/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_1_Hz_generator/counter_4 to clock_1_Hz_generator/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y83.XQ      Tcko                  0.591   clock_1_Hz_generator/counter<4>
                                                       clock_1_Hz_generator/counter_4
    SLICE_X23Y86.G4      net (fanout=2)        0.902   clock_1_Hz_generator/counter<4>
    SLICE_X23Y86.COUT    Topcyg                1.178   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_lut<1>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<1>
    SLICE_X23Y87.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<2>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<3>
    SLICE_X23Y88.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<4>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<5>
    SLICE_X23Y89.COUT    Tbyp                  0.130   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<6>
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.CIN     net (fanout=1)        0.000   clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<7>
    SLICE_X23Y90.XB      Tcinxb                0.296   clock_1_Hz_generator/counter_cmp_ge0000
                                                       clock_1_Hz_generator/Mcompar_counter_cmp_ge0000_cy<8>
    SLICE_X21Y83.SR      net (fanout=16)       2.083   clock_1_Hz_generator/counter_cmp_ge0000
    SLICE_X21Y83.CLK     Tsrck                 0.867   clock_1_Hz_generator/counter<4>
                                                       clock_1_Hz_generator/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (3.322ns logic, 2.985ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_1_Hz_generator/clk_out (SLICE_X22Y94.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_1_Hz_generator/clk_out (FF)
  Destination:          clock_1_Hz_generator/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clock_1_Hz_generator/clk_out to clock_1_Hz_generator/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y94.YQ      Tcko                  0.541   clock_1_Hz_generator/clk_out1
                                                       clock_1_Hz_generator/clk_out
    SLICE_X22Y94.BY      net (fanout=2)        0.415   clock_1_Hz_generator/clk_out1
    SLICE_X22Y94.CLK     Tckdi       (-Th)    -0.173   clock_1_Hz_generator/clk_out1
                                                       clock_1_Hz_generator/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.714ns logic, 0.415ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_1_Hz_generator/counter_20 (SLICE_X21Y91.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_1_Hz_generator/counter_20 (FF)
  Destination:          clock_1_Hz_generator/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clock_1_Hz_generator/counter_20 to clock_1_Hz_generator/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.XQ      Tcko                  0.473   clock_1_Hz_generator/counter<20>
                                                       clock_1_Hz_generator/counter_20
    SLICE_X21Y91.F4      net (fanout=2)        0.306   clock_1_Hz_generator/counter<20>
    SLICE_X21Y91.CLK     Tckf        (-Th)    -0.847   clock_1_Hz_generator/counter<20>
                                                       clock_1_Hz_generator/counter<20>_rt
                                                       clock_1_Hz_generator/Mcount_counter_xor<20>
                                                       clock_1_Hz_generator/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (1.320ns logic, 0.306ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_1_Hz_generator/counter_6 (SLICE_X21Y84.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_1_Hz_generator/counter_6 (FF)
  Destination:          clock_1_Hz_generator/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clock_1_Hz_generator/counter_6 to clock_1_Hz_generator/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.473   clock_1_Hz_generator/counter<6>
                                                       clock_1_Hz_generator/counter_6
    SLICE_X21Y84.F3      net (fanout=2)        0.323   clock_1_Hz_generator/counter<6>
    SLICE_X21Y84.CLK     Tckf        (-Th)    -0.847   clock_1_Hz_generator/counter<6>
                                                       clock_1_Hz_generator/counter<6>_rt
                                                       clock_1_Hz_generator/Mcount_counter_xor<6>
                                                       clock_1_Hz_generator/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (1.320ns logic, 0.323ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: clock_1_Hz_generator/clk_out1/CLK
  Logical resource: clock_1_Hz_generator/clk_out/CK
  Location pin: SLICE_X22Y94.CLK
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: clock_1_Hz_generator/clk_out1/CLK
  Logical resource: clock_1_Hz_generator/clk_out/CK
  Location pin: SLICE_X22Y94.CLK
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: clock_1_Hz_generator/clk_out1/CLK
  Logical resource: clock_1_Hz_generator/clk_out/CK
  Location pin: SLICE_X22Y94.CLK
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "CLK_50M";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "CLK_50M";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |    6.436|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1396 paths, 0 nets, and 112 connections

Design statistics:
   Minimum period:   6.436ns{1}   (Maximum frequency: 155.376MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 28 12:48:47 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



