
GccBoardProject2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ac0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  00002ac0  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000398  20000004  00002ac4  00020004  2**2
                  ALLOC
  3 .stack        00000404  2000039c  00002e5c  00020004  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003f2e5  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004d05  00000000  00000000  0005f36a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000722f  00000000  00000000  0006406f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000730  00000000  00000000  0006b29e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000758  00000000  00000000  0006b9ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001699c  00000000  00000000  0006c126  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f6c0  00000000  00000000  00082ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006d8df  00000000  00000000  00092182  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001198  00000000  00000000  000ffa64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a0 07 00 20 0d 26 00 00 09 26 00 00 09 26 00 00     ... .&...&...&..
	...
      2c:	09 26 00 00 00 00 00 00 00 00 00 00 09 26 00 00     .&...........&..
      3c:	09 26 00 00 09 26 00 00 09 26 00 00 09 26 00 00     .&...&...&...&..
      4c:	09 26 00 00 59 01 00 00 09 26 00 00 09 26 00 00     .&..Y....&...&..
      5c:	00 00 00 00 09 26 00 00 79 15 00 00 89 15 00 00     .....&..y.......
      6c:	00 00 00 00 b9 10 00 00 11 14 00 00 21 14 00 00     ............!...
      7c:	09 26 00 00 09 26 00 00 09 26 00 00 09 26 00 00     .&...&...&...&..

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000004 	.word	0x20000004
      ac:	00000000 	.word	0x00000000
      b0:	00002ac0 	.word	0x00002ac0

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	20000008 	.word	0x20000008
      e0:	00002ac0 	.word	0x00002ac0
      e4:	00002ac0 	.word	0x00002ac0
      e8:	00000000 	.word	0x00000000

000000ec <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
      ec:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
      ee:	2a00      	cmp	r2, #0
      f0:	d001      	beq.n	f6 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
      f2:	0018      	movs	r0, r3
      f4:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
      f6:	008b      	lsls	r3, r1, #2
      f8:	4a06      	ldr	r2, [pc, #24]	; (114 <extint_register_callback+0x28>)
      fa:	589b      	ldr	r3, [r3, r2]
      fc:	2b00      	cmp	r3, #0
      fe:	d003      	beq.n	108 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     100:	4283      	cmp	r3, r0
     102:	d005      	beq.n	110 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     104:	231d      	movs	r3, #29
     106:	e7f4      	b.n	f2 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     108:	0089      	lsls	r1, r1, #2
     10a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     10c:	2300      	movs	r3, #0
     10e:	e7f0      	b.n	f2 <extint_register_callback+0x6>
		return STATUS_OK;
     110:	2300      	movs	r3, #0
     112:	e7ee      	b.n	f2 <extint_register_callback+0x6>
     114:	2000022c 	.word	0x2000022c

00000118 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     118:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     11a:	2900      	cmp	r1, #0
     11c:	d001      	beq.n	122 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     11e:	0018      	movs	r0, r3
     120:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     122:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     124:	281f      	cmp	r0, #31
     126:	d800      	bhi.n	12a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     128:	4a02      	ldr	r2, [pc, #8]	; (134 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     12a:	2301      	movs	r3, #1
     12c:	4083      	lsls	r3, r0
     12e:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     130:	2300      	movs	r3, #0
     132:	e7f4      	b.n	11e <extint_chan_enable_callback+0x6>
     134:	40001800 	.word	0x40001800

00000138 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     138:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     13a:	2900      	cmp	r1, #0
     13c:	d001      	beq.n	142 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     13e:	0018      	movs	r0, r3
     140:	4770      	bx	lr
		return NULL;
     142:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     144:	281f      	cmp	r0, #31
     146:	d800      	bhi.n	14a <extint_chan_disable_callback+0x12>
		return eics[eic_index];
     148:	4a02      	ldr	r2, [pc, #8]	; (154 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
     14a:	2301      	movs	r3, #1
     14c:	4083      	lsls	r3, r0
     14e:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
     150:	2300      	movs	r3, #0
     152:	e7f4      	b.n	13e <extint_chan_disable_callback+0x6>
     154:	40001800 	.word	0x40001800

00000158 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     158:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     15a:	2200      	movs	r2, #0
     15c:	4b10      	ldr	r3, [pc, #64]	; (1a0 <EIC_Handler+0x48>)
     15e:	701a      	strb	r2, [r3, #0]
     160:	2300      	movs	r3, #0
     162:	4910      	ldr	r1, [pc, #64]	; (1a4 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     164:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     166:	4e10      	ldr	r6, [pc, #64]	; (1a8 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     168:	4c0d      	ldr	r4, [pc, #52]	; (1a0 <EIC_Handler+0x48>)
     16a:	e00a      	b.n	182 <EIC_Handler+0x2a>
		return eics[eic_index];
     16c:	490d      	ldr	r1, [pc, #52]	; (1a4 <EIC_Handler+0x4c>)
     16e:	e008      	b.n	182 <EIC_Handler+0x2a>
     170:	7823      	ldrb	r3, [r4, #0]
     172:	3301      	adds	r3, #1
     174:	b2db      	uxtb	r3, r3
     176:	7023      	strb	r3, [r4, #0]
     178:	2b0f      	cmp	r3, #15
     17a:	d810      	bhi.n	19e <EIC_Handler+0x46>
		return NULL;
     17c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     17e:	2b1f      	cmp	r3, #31
     180:	d9f4      	bls.n	16c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     182:	0028      	movs	r0, r5
     184:	4018      	ands	r0, r3
     186:	2201      	movs	r2, #1
     188:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     18a:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     18c:	4210      	tst	r0, r2
     18e:	d0ef      	beq.n	170 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     190:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     192:	009b      	lsls	r3, r3, #2
     194:	599b      	ldr	r3, [r3, r6]
     196:	2b00      	cmp	r3, #0
     198:	d0ea      	beq.n	170 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     19a:	4798      	blx	r3
     19c:	e7e8      	b.n	170 <EIC_Handler+0x18>
			}
		}
	}
}
     19e:	bd70      	pop	{r4, r5, r6, pc}
     1a0:	20000228 	.word	0x20000228
     1a4:	40001800 	.word	0x40001800
     1a8:	2000022c 	.word	0x2000022c

000001ac <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     1ac:	4a04      	ldr	r2, [pc, #16]	; (1c0 <_extint_enable+0x14>)
     1ae:	7813      	ldrb	r3, [r2, #0]
     1b0:	2102      	movs	r1, #2
     1b2:	430b      	orrs	r3, r1
     1b4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1b6:	7853      	ldrb	r3, [r2, #1]
     1b8:	b25b      	sxtb	r3, r3
     1ba:	2b00      	cmp	r3, #0
     1bc:	dbfb      	blt.n	1b6 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     1be:	4770      	bx	lr
     1c0:	40001800 	.word	0x40001800

000001c4 <_system_extint_init>:
{
     1c4:	b500      	push	{lr}
     1c6:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     1c8:	4a12      	ldr	r2, [pc, #72]	; (214 <_system_extint_init+0x50>)
     1ca:	6993      	ldr	r3, [r2, #24]
     1cc:	2140      	movs	r1, #64	; 0x40
     1ce:	430b      	orrs	r3, r1
     1d0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1d2:	a901      	add	r1, sp, #4
     1d4:	2300      	movs	r3, #0
     1d6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     1d8:	2005      	movs	r0, #5
     1da:	4b0f      	ldr	r3, [pc, #60]	; (218 <_system_extint_init+0x54>)
     1dc:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     1de:	2005      	movs	r0, #5
     1e0:	4b0e      	ldr	r3, [pc, #56]	; (21c <_system_extint_init+0x58>)
     1e2:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1e4:	4a0e      	ldr	r2, [pc, #56]	; (220 <_system_extint_init+0x5c>)
     1e6:	7813      	ldrb	r3, [r2, #0]
     1e8:	2101      	movs	r1, #1
     1ea:	430b      	orrs	r3, r1
     1ec:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1ee:	7853      	ldrb	r3, [r2, #1]
     1f0:	b25b      	sxtb	r3, r3
     1f2:	2b00      	cmp	r3, #0
     1f4:	dbfb      	blt.n	1ee <_system_extint_init+0x2a>
     1f6:	4b0b      	ldr	r3, [pc, #44]	; (224 <_system_extint_init+0x60>)
     1f8:	0019      	movs	r1, r3
     1fa:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     1fc:	2200      	movs	r2, #0
     1fe:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     200:	4299      	cmp	r1, r3
     202:	d1fc      	bne.n	1fe <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     204:	2210      	movs	r2, #16
     206:	4b08      	ldr	r3, [pc, #32]	; (228 <_system_extint_init+0x64>)
     208:	601a      	str	r2, [r3, #0]
	_extint_enable();
     20a:	4b08      	ldr	r3, [pc, #32]	; (22c <_system_extint_init+0x68>)
     20c:	4798      	blx	r3
}
     20e:	b003      	add	sp, #12
     210:	bd00      	pop	{pc}
     212:	46c0      	nop			; (mov r8, r8)
     214:	40000400 	.word	0x40000400
     218:	000024b1 	.word	0x000024b1
     21c:	00002425 	.word	0x00002425
     220:	40001800 	.word	0x40001800
     224:	2000022c 	.word	0x2000022c
     228:	e000e100 	.word	0xe000e100
     22c:	000001ad 	.word	0x000001ad

00000230 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     230:	2300      	movs	r3, #0
     232:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     234:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     236:	2201      	movs	r2, #1
     238:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     23a:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     23c:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     23e:	3302      	adds	r3, #2
     240:	72c3      	strb	r3, [r0, #11]
}
     242:	4770      	bx	lr

00000244 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     244:	b5f0      	push	{r4, r5, r6, r7, lr}
     246:	b083      	sub	sp, #12
     248:	0005      	movs	r5, r0
     24a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     24c:	a901      	add	r1, sp, #4
     24e:	2300      	movs	r3, #0
     250:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     252:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     254:	7923      	ldrb	r3, [r4, #4]
     256:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     258:	7a23      	ldrb	r3, [r4, #8]
     25a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     25c:	7820      	ldrb	r0, [r4, #0]
     25e:	4b15      	ldr	r3, [pc, #84]	; (2b4 <extint_chan_set_config+0x70>)
     260:	4798      	blx	r3
		return NULL;
     262:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     264:	2d1f      	cmp	r5, #31
     266:	d800      	bhi.n	26a <extint_chan_set_config+0x26>
		return eics[eic_index];
     268:	4813      	ldr	r0, [pc, #76]	; (2b8 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     26a:	2207      	movs	r2, #7
     26c:	402a      	ands	r2, r5
     26e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     270:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     272:	7aa3      	ldrb	r3, [r4, #10]
     274:	2b00      	cmp	r3, #0
     276:	d001      	beq.n	27c <extint_chan_set_config+0x38>
     278:	2308      	movs	r3, #8
     27a:	431f      	orrs	r7, r3
     27c:	08eb      	lsrs	r3, r5, #3
     27e:	009b      	lsls	r3, r3, #2
     280:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     282:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     284:	260f      	movs	r6, #15
     286:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     288:	43b1      	bics	r1, r6
			(new_config << config_pos);
     28a:	4097      	lsls	r7, r2
     28c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     28e:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     290:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     292:	7a63      	ldrb	r3, [r4, #9]
     294:	2b00      	cmp	r3, #0
     296:	d106      	bne.n	2a6 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     298:	6943      	ldr	r3, [r0, #20]
     29a:	2201      	movs	r2, #1
     29c:	40aa      	lsls	r2, r5
     29e:	4393      	bics	r3, r2
     2a0:	6143      	str	r3, [r0, #20]
	}
}
     2a2:	b003      	add	sp, #12
     2a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     2a6:	6942      	ldr	r2, [r0, #20]
     2a8:	2301      	movs	r3, #1
     2aa:	40ab      	lsls	r3, r5
     2ac:	4313      	orrs	r3, r2
     2ae:	6143      	str	r3, [r0, #20]
     2b0:	e7f7      	b.n	2a2 <extint_chan_set_config+0x5e>
     2b2:	46c0      	nop			; (mov r8, r8)
     2b4:	000025a9 	.word	0x000025a9
     2b8:	40001800 	.word	0x40001800

000002bc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     2bc:	b500      	push	{lr}
     2be:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     2c0:	ab01      	add	r3, sp, #4
     2c2:	2280      	movs	r2, #128	; 0x80
     2c4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     2c6:	780a      	ldrb	r2, [r1, #0]
     2c8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     2ca:	784a      	ldrb	r2, [r1, #1]
     2cc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     2ce:	788a      	ldrb	r2, [r1, #2]
     2d0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     2d2:	0019      	movs	r1, r3
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <port_pin_set_config+0x20>)
     2d6:	4798      	blx	r3
}
     2d8:	b003      	add	sp, #12
     2da:	bd00      	pop	{pc}
     2dc:	000025a9 	.word	0x000025a9

000002e0 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     2e0:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     2e2:	2207      	movs	r2, #7
     2e4:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     2e6:	421a      	tst	r2, r3
     2e8:	d1fc      	bne.n	2e4 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     2ea:	4770      	bx	lr

000002ec <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
     2ee:	46ce      	mov	lr, r9
     2f0:	4647      	mov	r7, r8
     2f2:	b580      	push	{r7, lr}
     2f4:	b083      	sub	sp, #12
     2f6:	0007      	movs	r7, r0
     2f8:	000d      	movs	r5, r1
     2fa:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     2fc:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     2fe:	0008      	movs	r0, r1
     300:	4b7b      	ldr	r3, [pc, #492]	; (4f0 <STACK_SIZE+0xf0>)
     302:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     304:	4a7b      	ldr	r2, [pc, #492]	; (4f4 <STACK_SIZE+0xf4>)
     306:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     308:	1c84      	adds	r4, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     30a:	2301      	movs	r3, #1
     30c:	40a3      	lsls	r3, r4
     30e:	430b      	orrs	r3, r1
     310:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     312:	a901      	add	r1, sp, #4
     314:	7b33      	ldrb	r3, [r6, #12]
     316:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     318:	300e      	adds	r0, #14
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     31a:	b2c4      	uxtb	r4, r0
     31c:	0020      	movs	r0, r4
     31e:	4b76      	ldr	r3, [pc, #472]	; (4f8 <STACK_SIZE+0xf8>)
     320:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     322:	0020      	movs	r0, r4
     324:	4b75      	ldr	r3, [pc, #468]	; (4fc <STACK_SIZE+0xfc>)
     326:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     328:	7b30      	ldrb	r0, [r6, #12]
     32a:	2100      	movs	r1, #0
     32c:	4b74      	ldr	r3, [pc, #464]	; (500 <STACK_SIZE+0x100>)
     32e:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     330:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
     332:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     334:	079b      	lsls	r3, r3, #30
     336:	d504      	bpl.n	342 <i2c_master_init+0x56>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     338:	b003      	add	sp, #12
     33a:	bc0c      	pop	{r2, r3}
     33c:	4690      	mov	r8, r2
     33e:	4699      	mov	r9, r3
     340:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     342:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
     344:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     346:	07db      	lsls	r3, r3, #31
     348:	d4f6      	bmi.n	338 <i2c_master_init+0x4c>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     34a:	6838      	ldr	r0, [r7, #0]
     34c:	4b68      	ldr	r3, [pc, #416]	; (4f0 <STACK_SIZE+0xf0>)
     34e:	4698      	mov	r8, r3
     350:	4798      	blx	r3
     352:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     354:	496b      	ldr	r1, [pc, #428]	; (504 <STACK_SIZE+0x104>)
     356:	4b6c      	ldr	r3, [pc, #432]	; (508 <STACK_SIZE+0x108>)
     358:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     35a:	00a4      	lsls	r4, r4, #2
     35c:	4b6b      	ldr	r3, [pc, #428]	; (50c <STACK_SIZE+0x10c>)
     35e:	50e7      	str	r7, [r4, r3]
	module->registered_callback = 0;
     360:	2300      	movs	r3, #0
     362:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
     364:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
     366:	2200      	movs	r2, #0
     368:	4691      	mov	r9, r2
     36a:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
     36c:	83bb      	strh	r3, [r7, #28]
	module->status = STATUS_OK;
     36e:	2225      	movs	r2, #37	; 0x25
     370:	4649      	mov	r1, r9
     372:	54b9      	strb	r1, [r7, r2]
	module->buffer = NULL;
     374:	623b      	str	r3, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     376:	3314      	adds	r3, #20
     378:	602b      	str	r3, [r5, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     37a:	683c      	ldr	r4, [r7, #0]
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     37c:	0020      	movs	r0, r4
     37e:	47c0      	blx	r8
     380:	4680      	mov	r8, r0
     382:	2380      	movs	r3, #128	; 0x80
     384:	466a      	mov	r2, sp
     386:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     388:	466b      	mov	r3, sp
     38a:	464a      	mov	r2, r9
     38c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     38e:	2301      	movs	r3, #1
     390:	466a      	mov	r2, sp
     392:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     394:	466b      	mov	r3, sp
     396:	464a      	mov	r2, r9
     398:	70da      	strb	r2, [r3, #3]
	uint32_t pad0 = config->pinmux_pad0;
     39a:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     39c:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     39e:	2800      	cmp	r0, #0
     3a0:	d077      	beq.n	492 <STACK_SIZE+0x92>
	pin_conf.mux_position = pad0 & 0xFFFF;
     3a2:	466b      	mov	r3, sp
     3a4:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     3a6:	2302      	movs	r3, #2
     3a8:	466a      	mov	r2, sp
     3aa:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     3ac:	0c00      	lsrs	r0, r0, #16
     3ae:	b2c0      	uxtb	r0, r0
     3b0:	4669      	mov	r1, sp
     3b2:	4b57      	ldr	r3, [pc, #348]	; (510 <STACK_SIZE+0x110>)
     3b4:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     3b6:	2d00      	cmp	r5, #0
     3b8:	d070      	beq.n	49c <STACK_SIZE+0x9c>
	pin_conf.mux_position = pad1 & 0xFFFF;
     3ba:	466b      	mov	r3, sp
     3bc:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     3be:	2302      	movs	r3, #2
     3c0:	466a      	mov	r2, sp
     3c2:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     3c4:	0c28      	lsrs	r0, r5, #16
     3c6:	b2c0      	uxtb	r0, r0
     3c8:	4669      	mov	r1, sp
     3ca:	4b51      	ldr	r3, [pc, #324]	; (510 <STACK_SIZE+0x110>)
     3cc:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     3ce:	8ab3      	ldrh	r3, [r6, #20]
     3d0:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
     3d2:	8af3      	ldrh	r3, [r6, #22]
     3d4:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     3d6:	7e33      	ldrb	r3, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     3d8:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     3da:	2b00      	cmp	r3, #0
     3dc:	d104      	bne.n	3e8 <i2c_master_init+0xfc>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     3de:	4b4d      	ldr	r3, [pc, #308]	; (514 <STACK_SIZE+0x114>)
     3e0:	789b      	ldrb	r3, [r3, #2]
     3e2:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     3e4:	0fdb      	lsrs	r3, r3, #31
     3e6:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     3e8:	68b1      	ldr	r1, [r6, #8]
     3ea:	6933      	ldr	r3, [r6, #16]
     3ec:	430b      	orrs	r3, r1
     3ee:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     3f0:	2224      	movs	r2, #36	; 0x24
     3f2:	5cb2      	ldrb	r2, [r6, r2]
     3f4:	2a00      	cmp	r2, #0
     3f6:	d002      	beq.n	3fe <i2c_master_init+0x112>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     3f8:	2280      	movs	r2, #128	; 0x80
     3fa:	05d2      	lsls	r2, r2, #23
     3fc:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     3fe:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     400:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     402:	222c      	movs	r2, #44	; 0x2c
     404:	5cb2      	ldrb	r2, [r6, r2]
     406:	2a00      	cmp	r2, #0
     408:	d103      	bne.n	412 <STACK_SIZE+0x12>
     40a:	2280      	movs	r2, #128	; 0x80
     40c:	0492      	lsls	r2, r2, #18
     40e:	4291      	cmp	r1, r2
     410:	d102      	bne.n	418 <STACK_SIZE+0x18>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     412:	2280      	movs	r2, #128	; 0x80
     414:	0512      	lsls	r2, r2, #20
     416:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     418:	222d      	movs	r2, #45	; 0x2d
     41a:	5cb2      	ldrb	r2, [r6, r2]
     41c:	2a00      	cmp	r2, #0
     41e:	d002      	beq.n	426 <STACK_SIZE+0x26>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     420:	2280      	movs	r2, #128	; 0x80
     422:	0412      	lsls	r2, r2, #16
     424:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     426:	222e      	movs	r2, #46	; 0x2e
     428:	5cb2      	ldrb	r2, [r6, r2]
     42a:	2a00      	cmp	r2, #0
     42c:	d002      	beq.n	434 <STACK_SIZE+0x34>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     42e:	2280      	movs	r2, #128	; 0x80
     430:	03d2      	lsls	r2, r2, #15
     432:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     434:	6822      	ldr	r2, [r4, #0]
     436:	4313      	orrs	r3, r2
     438:	6023      	str	r3, [r4, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     43a:	2380      	movs	r3, #128	; 0x80
     43c:	005b      	lsls	r3, r3, #1
     43e:	6063      	str	r3, [r4, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     440:	4645      	mov	r5, r8
     442:	350e      	adds	r5, #14
     444:	b2e8      	uxtb	r0, r5
     446:	4b34      	ldr	r3, [pc, #208]	; (518 <STACK_SIZE+0x118>)
     448:	4798      	blx	r3
     44a:	0007      	movs	r7, r0
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     44c:	6873      	ldr	r3, [r6, #4]
     44e:	4698      	mov	r8, r3
	tmp_baud = (int32_t)(div_ceil(fgclk -  4680000, 2 * fscl));
     450:	21fa      	movs	r1, #250	; 0xfa
     452:	00c9      	lsls	r1, r1, #3
     454:	6833      	ldr	r3, [r6, #0]
     456:	4359      	muls	r1, r3
     458:	4b30      	ldr	r3, [pc, #192]	; (51c <STACK_SIZE+0x11c>)
     45a:	18c8      	adds	r0, r1, r3
     45c:	19c0      	adds	r0, r0, r7
     45e:	4b30      	ldr	r3, [pc, #192]	; (520 <STACK_SIZE+0x120>)
     460:	4798      	blx	r3
     462:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     464:	2380      	movs	r3, #128	; 0x80
     466:	049b      	lsls	r3, r3, #18
     468:	68b2      	ldr	r2, [r6, #8]
     46a:	429a      	cmp	r2, r3
     46c:	d01c      	beq.n	4a8 <STACK_SIZE+0xa8>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     46e:	2040      	movs	r0, #64	; 0x40
     470:	2dff      	cmp	r5, #255	; 0xff
     472:	d900      	bls.n	476 <STACK_SIZE+0x76>
     474:	e760      	b.n	338 <i2c_master_init+0x4c>
	int32_t tmp_baudlow_hs = 0;
     476:	2600      	movs	r6, #0
	int32_t tmp_baud_hs = 0;
     478:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     47a:	23ff      	movs	r3, #255	; 0xff
     47c:	402b      	ands	r3, r5
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     47e:	0636      	lsls	r6, r6, #24
     480:	4333      	orrs	r3, r6
     482:	0400      	lsls	r0, r0, #16
     484:	22ff      	movs	r2, #255	; 0xff
     486:	0412      	lsls	r2, r2, #16
     488:	4010      	ands	r0, r2
     48a:	4303      	orrs	r3, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     48c:	60e3      	str	r3, [r4, #12]
	enum status_code tmp_status_code = STATUS_OK;
     48e:	2000      	movs	r0, #0
     490:	e752      	b.n	338 <i2c_master_init+0x4c>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     492:	2100      	movs	r1, #0
     494:	0020      	movs	r0, r4
     496:	4b23      	ldr	r3, [pc, #140]	; (524 <STACK_SIZE+0x124>)
     498:	4798      	blx	r3
     49a:	e782      	b.n	3a2 <i2c_master_init+0xb6>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     49c:	2101      	movs	r1, #1
     49e:	0020      	movs	r0, r4
     4a0:	4b20      	ldr	r3, [pc, #128]	; (524 <STACK_SIZE+0x124>)
     4a2:	4798      	blx	r3
     4a4:	0005      	movs	r5, r0
     4a6:	e788      	b.n	3ba <i2c_master_init+0xce>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     4a8:	21fa      	movs	r1, #250	; 0xfa
     4aa:	0089      	lsls	r1, r1, #2
     4ac:	4643      	mov	r3, r8
     4ae:	434b      	muls	r3, r1
     4b0:	4698      	mov	r8, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2) / (3 * fscl_hs) - 1);
     4b2:	0078      	lsls	r0, r7, #1
     4b4:	0059      	lsls	r1, r3, #1
     4b6:	4441      	add	r1, r8
     4b8:	4b19      	ldr	r3, [pc, #100]	; (520 <STACK_SIZE+0x120>)
     4ba:	4798      	blx	r3
     4bc:	1e46      	subs	r6, r0, #1
		if (tmp_baudlow_hs) {
     4be:	2e00      	cmp	r6, #0
     4c0:	d00b      	beq.n	4da <STACK_SIZE+0xda>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     4c2:	4641      	mov	r1, r8
     4c4:	0038      	movs	r0, r7
     4c6:	4b16      	ldr	r3, [pc, #88]	; (520 <STACK_SIZE+0x120>)
     4c8:	4798      	blx	r3
     4ca:	3802      	subs	r0, #2
     4cc:	1b80      	subs	r0, r0, r6
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     4ce:	2dff      	cmp	r5, #255	; 0xff
     4d0:	d80b      	bhi.n	4ea <STACK_SIZE+0xea>
     4d2:	28ff      	cmp	r0, #255	; 0xff
     4d4:	d9d1      	bls.n	47a <STACK_SIZE+0x7a>
     4d6:	2040      	movs	r0, #64	; 0x40
     4d8:	e72e      	b.n	338 <i2c_master_init+0x4c>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     4da:	4643      	mov	r3, r8
     4dc:	0059      	lsls	r1, r3, #1
     4de:	1e48      	subs	r0, r1, #1
     4e0:	19c0      	adds	r0, r0, r7
     4e2:	4b0f      	ldr	r3, [pc, #60]	; (520 <STACK_SIZE+0x120>)
     4e4:	4798      	blx	r3
     4e6:	3801      	subs	r0, #1
     4e8:	e7f1      	b.n	4ce <STACK_SIZE+0xce>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     4ea:	2040      	movs	r0, #64	; 0x40
     4ec:	e724      	b.n	338 <i2c_master_init+0x4c>
     4ee:	46c0      	nop			; (mov r8, r8)
     4f0:	000014fd 	.word	0x000014fd
     4f4:	40000400 	.word	0x40000400
     4f8:	000024b1 	.word	0x000024b1
     4fc:	00002425 	.word	0x00002425
     500:	00001431 	.word	0x00001431
     504:	00000951 	.word	0x00000951
     508:	00001525 	.word	0x00001525
     50c:	20000278 	.word	0x20000278
     510:	000025a9 	.word	0x000025a9
     514:	41002000 	.word	0x41002000
     518:	000024cd 	.word	0x000024cd
     51c:	ffb896bf 	.word	0xffb896bf
     520:	000026dd 	.word	0x000026dd
     524:	0000147d 	.word	0x0000147d

00000528 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     528:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     52a:	7e1a      	ldrb	r2, [r3, #24]
     52c:	0792      	lsls	r2, r2, #30
     52e:	d507      	bpl.n	540 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     530:	2202      	movs	r2, #2
     532:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     534:	8b5b      	ldrh	r3, [r3, #26]
     536:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     538:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     53a:	17db      	asrs	r3, r3, #31
     53c:	4018      	ands	r0, r3
}
     53e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     540:	8b5a      	ldrh	r2, [r3, #26]
     542:	0752      	lsls	r2, r2, #29
     544:	d506      	bpl.n	554 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     546:	6859      	ldr	r1, [r3, #4]
     548:	22c0      	movs	r2, #192	; 0xc0
     54a:	0292      	lsls	r2, r2, #10
     54c:	430a      	orrs	r2, r1
     54e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     550:	2018      	movs	r0, #24
     552:	e7f4      	b.n	53e <_i2c_master_address_response+0x16>
	return STATUS_OK;
     554:	2000      	movs	r0, #0
     556:	e7f2      	b.n	53e <_i2c_master_address_response+0x16>

00000558 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     558:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     55a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     55c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     55e:	2401      	movs	r4, #1
     560:	2502      	movs	r5, #2
     562:	7e11      	ldrb	r1, [r2, #24]
     564:	4221      	tst	r1, r4
     566:	d10b      	bne.n	580 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     568:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     56a:	4229      	tst	r1, r5
     56c:	d106      	bne.n	57c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     56e:	3301      	adds	r3, #1
     570:	b29b      	uxth	r3, r3
     572:	8901      	ldrh	r1, [r0, #8]
     574:	4299      	cmp	r1, r3
     576:	d8f4      	bhi.n	562 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     578:	2012      	movs	r0, #18
     57a:	e002      	b.n	582 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     57c:	2000      	movs	r0, #0
     57e:	e000      	b.n	582 <_i2c_master_wait_for_bus+0x2a>
     580:	2000      	movs	r0, #0
}
     582:	bd30      	pop	{r4, r5, pc}

00000584 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     584:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     586:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     588:	6862      	ldr	r2, [r4, #4]
     58a:	2380      	movs	r3, #128	; 0x80
     58c:	02db      	lsls	r3, r3, #11
     58e:	4313      	orrs	r3, r2
     590:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     592:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     594:	4b02      	ldr	r3, [pc, #8]	; (5a0 <_i2c_master_send_hs_master_code+0x1c>)
     596:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     598:	2301      	movs	r3, #1
     59a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     59c:	bd10      	pop	{r4, pc}
     59e:	46c0      	nop			; (mov r8, r8)
     5a0:	00000559 	.word	0x00000559

000005a4 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     5a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     5a6:	46de      	mov	lr, fp
     5a8:	4657      	mov	r7, sl
     5aa:	464e      	mov	r6, r9
     5ac:	4645      	mov	r5, r8
     5ae:	b5e0      	push	{r5, r6, r7, lr}
     5b0:	b083      	sub	sp, #12
     5b2:	0006      	movs	r6, r0
     5b4:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     5b6:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     5b8:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     5ba:	682b      	ldr	r3, [r5, #0]
     5bc:	011b      	lsls	r3, r3, #4
     5be:	0fdb      	lsrs	r3, r3, #31
     5c0:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     5c2:	7a4b      	ldrb	r3, [r1, #9]
     5c4:	2b00      	cmp	r3, #0
     5c6:	d12b      	bne.n	620 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     5c8:	686b      	ldr	r3, [r5, #4]
     5ca:	4a58      	ldr	r2, [pc, #352]	; (72c <_i2c_master_read_packet+0x188>)
     5cc:	4013      	ands	r3, r2
     5ce:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     5d0:	464b      	mov	r3, r9
     5d2:	7a1b      	ldrb	r3, [r3, #8]
     5d4:	2b00      	cmp	r3, #0
     5d6:	d127      	bne.n	628 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     5d8:	464b      	mov	r3, r9
     5da:	881b      	ldrh	r3, [r3, #0]
     5dc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     5de:	464a      	mov	r2, r9
     5e0:	7a52      	ldrb	r2, [r2, #9]
     5e2:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     5e4:	4313      	orrs	r3, r2
     5e6:	2201      	movs	r2, #1
     5e8:	4313      	orrs	r3, r2
     5ea:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     5ec:	0030      	movs	r0, r6
     5ee:	4b50      	ldr	r3, [pc, #320]	; (730 <_i2c_master_read_packet+0x18c>)
     5f0:	4798      	blx	r3
     5f2:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     5f4:	4653      	mov	r3, sl
     5f6:	2b00      	cmp	r3, #0
     5f8:	d003      	beq.n	602 <_i2c_master_read_packet+0x5e>
     5fa:	464b      	mov	r3, r9
     5fc:	885b      	ldrh	r3, [r3, #2]
     5fe:	2b01      	cmp	r3, #1
     600:	d03b      	beq.n	67a <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
     602:	686b      	ldr	r3, [r5, #4]
     604:	4a49      	ldr	r2, [pc, #292]	; (72c <_i2c_master_read_packet+0x188>)
     606:	4013      	ands	r3, r2
     608:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     60a:	9b01      	ldr	r3, [sp, #4]
     60c:	2b00      	cmp	r3, #0
     60e:	d03a      	beq.n	686 <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
     610:	9801      	ldr	r0, [sp, #4]
     612:	b003      	add	sp, #12
     614:	bc3c      	pop	{r2, r3, r4, r5}
     616:	4690      	mov	r8, r2
     618:	4699      	mov	r9, r3
     61a:	46a2      	mov	sl, r4
     61c:	46ab      	mov	fp, r5
     61e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     620:	7a89      	ldrb	r1, [r1, #10]
     622:	4b44      	ldr	r3, [pc, #272]	; (734 <_i2c_master_read_packet+0x190>)
     624:	4798      	blx	r3
     626:	e7cf      	b.n	5c8 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
     628:	464b      	mov	r3, r9
     62a:	881b      	ldrh	r3, [r3, #0]
     62c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     62e:	464a      	mov	r2, r9
     630:	7a52      	ldrb	r2, [r2, #9]
     632:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     634:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     636:	2280      	movs	r2, #128	; 0x80
     638:	0212      	lsls	r2, r2, #8
     63a:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     63c:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     63e:	0030      	movs	r0, r6
     640:	4b3b      	ldr	r3, [pc, #236]	; (730 <_i2c_master_read_packet+0x18c>)
     642:	4798      	blx	r3
     644:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     646:	686b      	ldr	r3, [r5, #4]
     648:	4a38      	ldr	r2, [pc, #224]	; (72c <_i2c_master_read_packet+0x188>)
     64a:	4013      	ands	r3, r2
     64c:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
     64e:	2800      	cmp	r0, #0
     650:	d1de      	bne.n	610 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
     652:	0030      	movs	r0, r6
     654:	4b38      	ldr	r3, [pc, #224]	; (738 <_i2c_master_read_packet+0x194>)
     656:	4798      	blx	r3
     658:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
     65a:	2800      	cmp	r0, #0
     65c:	d1d8      	bne.n	610 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     65e:	464b      	mov	r3, r9
     660:	881b      	ldrh	r3, [r3, #0]
     662:	0a1b      	lsrs	r3, r3, #8
     664:	2278      	movs	r2, #120	; 0x78
     666:	4313      	orrs	r3, r2
     668:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     66a:	464a      	mov	r2, r9
     66c:	7a52      	ldrb	r2, [r2, #9]
     66e:	0392      	lsls	r2, r2, #14
     670:	2101      	movs	r1, #1
     672:	430a      	orrs	r2, r1
     674:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     676:	626b      	str	r3, [r5, #36]	; 0x24
     678:	e7b8      	b.n	5ec <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     67a:	686a      	ldr	r2, [r5, #4]
     67c:	2380      	movs	r3, #128	; 0x80
     67e:	02db      	lsls	r3, r3, #11
     680:	4313      	orrs	r3, r2
     682:	606b      	str	r3, [r5, #4]
     684:	e7c1      	b.n	60a <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
     686:	0030      	movs	r0, r6
     688:	4b2b      	ldr	r3, [pc, #172]	; (738 <_i2c_master_read_packet+0x194>)
     68a:	4798      	blx	r3
     68c:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     68e:	2800      	cmp	r0, #0
     690:	d1be      	bne.n	610 <_i2c_master_read_packet+0x6c>
     692:	3c01      	subs	r4, #1
     694:	b2a4      	uxth	r4, r4
     696:	4680      	mov	r8, r0
		while (tmp_data_length--) {
     698:	4b28      	ldr	r3, [pc, #160]	; (73c <_i2c_master_read_packet+0x198>)
     69a:	469b      	mov	fp, r3
     69c:	e015      	b.n	6ca <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
     69e:	2c01      	cmp	r4, #1
     6a0:	d020      	beq.n	6e4 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
     6a2:	0030      	movs	r0, r6
     6a4:	4b26      	ldr	r3, [pc, #152]	; (740 <_i2c_master_read_packet+0x19c>)
     6a6:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     6a8:	4643      	mov	r3, r8
     6aa:	1c5f      	adds	r7, r3, #1
     6ac:	b2bf      	uxth	r7, r7
     6ae:	2328      	movs	r3, #40	; 0x28
     6b0:	5ceb      	ldrb	r3, [r5, r3]
     6b2:	464a      	mov	r2, r9
     6b4:	6852      	ldr	r2, [r2, #4]
     6b6:	4641      	mov	r1, r8
     6b8:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
     6ba:	0030      	movs	r0, r6
     6bc:	4b1c      	ldr	r3, [pc, #112]	; (730 <_i2c_master_read_packet+0x18c>)
     6be:	4798      	blx	r3
     6c0:	3c01      	subs	r4, #1
     6c2:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
     6c4:	2800      	cmp	r0, #0
     6c6:	d115      	bne.n	6f4 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
     6c8:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
     6ca:	455c      	cmp	r4, fp
     6cc:	d014      	beq.n	6f8 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     6ce:	8b6b      	ldrh	r3, [r5, #26]
     6d0:	069b      	lsls	r3, r3, #26
     6d2:	d527      	bpl.n	724 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
     6d4:	7af3      	ldrb	r3, [r6, #11]
     6d6:	2b00      	cmp	r3, #0
     6d8:	d0e3      	beq.n	6a2 <_i2c_master_read_packet+0xfe>
     6da:	4653      	mov	r3, sl
     6dc:	2b00      	cmp	r3, #0
     6de:	d1de      	bne.n	69e <_i2c_master_read_packet+0xfa>
     6e0:	2c00      	cmp	r4, #0
     6e2:	d1de      	bne.n	6a2 <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     6e4:	686a      	ldr	r2, [r5, #4]
     6e6:	2380      	movs	r3, #128	; 0x80
     6e8:	02db      	lsls	r3, r3, #11
     6ea:	4313      	orrs	r3, r2
     6ec:	606b      	str	r3, [r5, #4]
     6ee:	3c01      	subs	r4, #1
     6f0:	b2a4      	uxth	r4, r4
     6f2:	e7ea      	b.n	6ca <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
     6f4:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
     6f6:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     6f8:	7ab3      	ldrb	r3, [r6, #10]
     6fa:	2b00      	cmp	r3, #0
     6fc:	d109      	bne.n	712 <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
     6fe:	0030      	movs	r0, r6
     700:	4b0f      	ldr	r3, [pc, #60]	; (740 <_i2c_master_read_packet+0x19c>)
     702:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     704:	2328      	movs	r3, #40	; 0x28
     706:	5cea      	ldrb	r2, [r5, r3]
     708:	464b      	mov	r3, r9
     70a:	685b      	ldr	r3, [r3, #4]
     70c:	4641      	mov	r1, r8
     70e:	545a      	strb	r2, [r3, r1]
     710:	e77e      	b.n	610 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
     712:	0030      	movs	r0, r6
     714:	4b0a      	ldr	r3, [pc, #40]	; (740 <_i2c_master_read_packet+0x19c>)
     716:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     718:	686a      	ldr	r2, [r5, #4]
     71a:	23c0      	movs	r3, #192	; 0xc0
     71c:	029b      	lsls	r3, r3, #10
     71e:	4313      	orrs	r3, r2
     720:	606b      	str	r3, [r5, #4]
     722:	e7ec      	b.n	6fe <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
     724:	2341      	movs	r3, #65	; 0x41
     726:	9301      	str	r3, [sp, #4]
     728:	e772      	b.n	610 <_i2c_master_read_packet+0x6c>
     72a:	46c0      	nop			; (mov r8, r8)
     72c:	fffbffff 	.word	0xfffbffff
     730:	00000559 	.word	0x00000559
     734:	00000585 	.word	0x00000585
     738:	00000529 	.word	0x00000529
     73c:	0000ffff 	.word	0x0000ffff
     740:	000002e1 	.word	0x000002e1

00000744 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     744:	b5f0      	push	{r4, r5, r6, r7, lr}
     746:	46de      	mov	lr, fp
     748:	4657      	mov	r7, sl
     74a:	464e      	mov	r6, r9
     74c:	4645      	mov	r5, r8
     74e:	b5e0      	push	{r5, r6, r7, lr}
     750:	b083      	sub	sp, #12
     752:	0006      	movs	r6, r0
     754:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     756:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     758:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     75a:	4b32      	ldr	r3, [pc, #200]	; (824 <_i2c_master_write_packet+0xe0>)
     75c:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     75e:	7a7b      	ldrb	r3, [r7, #9]
     760:	2b00      	cmp	r3, #0
     762:	d11d      	bne.n	7a0 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     764:	686b      	ldr	r3, [r5, #4]
     766:	4a30      	ldr	r2, [pc, #192]	; (828 <_i2c_master_write_packet+0xe4>)
     768:	4013      	ands	r3, r2
     76a:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     76c:	7a3b      	ldrb	r3, [r7, #8]
     76e:	2b00      	cmp	r3, #0
     770:	d01b      	beq.n	7aa <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     772:	883b      	ldrh	r3, [r7, #0]
     774:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     776:	7a7a      	ldrb	r2, [r7, #9]
     778:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     77a:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     77c:	2280      	movs	r2, #128	; 0x80
     77e:	0212      	lsls	r2, r2, #8
     780:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     782:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     784:	0030      	movs	r0, r6
     786:	4b29      	ldr	r3, [pc, #164]	; (82c <_i2c_master_write_packet+0xe8>)
     788:	4798      	blx	r3
     78a:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     78c:	2800      	cmp	r0, #0
     78e:	d013      	beq.n	7b8 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     790:	9801      	ldr	r0, [sp, #4]
     792:	b003      	add	sp, #12
     794:	bc3c      	pop	{r2, r3, r4, r5}
     796:	4690      	mov	r8, r2
     798:	4699      	mov	r9, r3
     79a:	46a2      	mov	sl, r4
     79c:	46ab      	mov	fp, r5
     79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     7a0:	7ab9      	ldrb	r1, [r7, #10]
     7a2:	0030      	movs	r0, r6
     7a4:	4b22      	ldr	r3, [pc, #136]	; (830 <_i2c_master_write_packet+0xec>)
     7a6:	4798      	blx	r3
     7a8:	e7dc      	b.n	764 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     7aa:	883b      	ldrh	r3, [r7, #0]
     7ac:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     7ae:	7a7a      	ldrb	r2, [r7, #9]
     7b0:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     7b2:	4313      	orrs	r3, r2
     7b4:	626b      	str	r3, [r5, #36]	; 0x24
     7b6:	e7e5      	b.n	784 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     7b8:	0030      	movs	r0, r6
     7ba:	4b1e      	ldr	r3, [pc, #120]	; (834 <_i2c_master_write_packet+0xf0>)
     7bc:	4798      	blx	r3
     7be:	1e03      	subs	r3, r0, #0
     7c0:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     7c2:	d1e5      	bne.n	790 <_i2c_master_write_packet+0x4c>
     7c4:	46a0      	mov	r8, r4
     7c6:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     7c8:	3320      	adds	r3, #32
     7ca:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     7cc:	4b15      	ldr	r3, [pc, #84]	; (824 <_i2c_master_write_packet+0xe0>)
     7ce:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     7d0:	4b16      	ldr	r3, [pc, #88]	; (82c <_i2c_master_write_packet+0xe8>)
     7d2:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     7d4:	4544      	cmp	r4, r8
     7d6:	d015      	beq.n	804 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     7d8:	8b6b      	ldrh	r3, [r5, #26]
     7da:	464a      	mov	r2, r9
     7dc:	4213      	tst	r3, r2
     7de:	d01d      	beq.n	81c <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     7e0:	0030      	movs	r0, r6
     7e2:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     7e4:	687b      	ldr	r3, [r7, #4]
     7e6:	5d1a      	ldrb	r2, [r3, r4]
     7e8:	2328      	movs	r3, #40	; 0x28
     7ea:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     7ec:	0030      	movs	r0, r6
     7ee:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     7f0:	2800      	cmp	r0, #0
     7f2:	d106      	bne.n	802 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     7f4:	8b6b      	ldrh	r3, [r5, #26]
     7f6:	3401      	adds	r4, #1
     7f8:	075b      	lsls	r3, r3, #29
     7fa:	d5eb      	bpl.n	7d4 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     7fc:	231e      	movs	r3, #30
     7fe:	9301      	str	r3, [sp, #4]
     800:	e000      	b.n	804 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     802:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     804:	7ab3      	ldrb	r3, [r6, #10]
     806:	2b00      	cmp	r3, #0
     808:	d0c2      	beq.n	790 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     80a:	0030      	movs	r0, r6
     80c:	4b05      	ldr	r3, [pc, #20]	; (824 <_i2c_master_write_packet+0xe0>)
     80e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     810:	686a      	ldr	r2, [r5, #4]
     812:	23c0      	movs	r3, #192	; 0xc0
     814:	029b      	lsls	r3, r3, #10
     816:	4313      	orrs	r3, r2
     818:	606b      	str	r3, [r5, #4]
     81a:	e7b9      	b.n	790 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     81c:	2341      	movs	r3, #65	; 0x41
     81e:	9301      	str	r3, [sp, #4]
     820:	e7b6      	b.n	790 <_i2c_master_write_packet+0x4c>
     822:	46c0      	nop			; (mov r8, r8)
     824:	000002e1 	.word	0x000002e1
     828:	fffbffff 	.word	0xfffbffff
     82c:	00000559 	.word	0x00000559
     830:	00000585 	.word	0x00000585
     834:	00000529 	.word	0x00000529

00000838 <i2c_master_read_packet_wait>:
{
     838:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
     83a:	8b83      	ldrh	r3, [r0, #28]
     83c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     83e:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     840:	2b00      	cmp	r3, #0
     842:	d001      	beq.n	848 <i2c_master_read_packet_wait+0x10>
}
     844:	0010      	movs	r0, r2
     846:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     848:	3301      	adds	r3, #1
     84a:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     84c:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     84e:	4b02      	ldr	r3, [pc, #8]	; (858 <i2c_master_read_packet_wait+0x20>)
     850:	4798      	blx	r3
     852:	0002      	movs	r2, r0
     854:	e7f6      	b.n	844 <i2c_master_read_packet_wait+0xc>
     856:	46c0      	nop			; (mov r8, r8)
     858:	000005a5 	.word	0x000005a5

0000085c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     85c:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     85e:	8b83      	ldrh	r3, [r0, #28]
     860:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     862:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     864:	2b00      	cmp	r3, #0
     866:	d001      	beq.n	86c <i2c_master_write_packet_wait+0x10>

	module->send_stop = true;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
     868:	0010      	movs	r0, r2
     86a:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     86c:	3301      	adds	r3, #1
     86e:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     870:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
     872:	4b02      	ldr	r3, [pc, #8]	; (87c <i2c_master_write_packet_wait+0x20>)
     874:	4798      	blx	r3
     876:	0002      	movs	r2, r0
     878:	e7f6      	b.n	868 <i2c_master_write_packet_wait+0xc>
     87a:	46c0      	nop			; (mov r8, r8)
     87c:	00000745 	.word	0x00000745

00000880 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     880:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     882:	2207      	movs	r2, #7
     884:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
     886:	421a      	tst	r2, r3
     888:	d1fc      	bne.n	884 <_i2c_master_wait_for_sync+0x4>
}
     88a:	4770      	bx	lr

0000088c <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     88c:	b570      	push	{r4, r5, r6, lr}
     88e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     890:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     892:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     894:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     896:	8b83      	ldrh	r3, [r0, #28]
     898:	1aed      	subs	r5, r5, r3
     89a:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     89c:	8b83      	ldrh	r3, [r0, #28]
     89e:	3b01      	subs	r3, #1
     8a0:	b29b      	uxth	r3, r3
     8a2:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     8a4:	0113      	lsls	r3, r2, #4
     8a6:	d51d      	bpl.n	8e4 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
     8a8:	7ac3      	ldrb	r3, [r0, #11]
     8aa:	2b00      	cmp	r3, #0
     8ac:	d003      	beq.n	8b6 <_i2c_master_read+0x2a>
     8ae:	8b83      	ldrh	r3, [r0, #28]
     8b0:	b29b      	uxth	r3, r3
     8b2:	2b01      	cmp	r3, #1
     8b4:	d010      	beq.n	8d8 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
     8b6:	8ba3      	ldrh	r3, [r4, #28]
     8b8:	b29b      	uxth	r3, r3
     8ba:	2b00      	cmp	r3, #0
     8bc:	d102      	bne.n	8c4 <_i2c_master_read+0x38>
		if (module->send_stop) {
     8be:	7aa3      	ldrb	r3, [r4, #10]
     8c0:	2b00      	cmp	r3, #0
     8c2:	d11c      	bne.n	8fe <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     8c4:	0020      	movs	r0, r4
     8c6:	4b12      	ldr	r3, [pc, #72]	; (910 <_i2c_master_read+0x84>)
     8c8:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     8ca:	6a23      	ldr	r3, [r4, #32]
     8cc:	195d      	adds	r5, r3, r5
     8ce:	2328      	movs	r3, #40	; 0x28
     8d0:	5cf3      	ldrb	r3, [r6, r3]
     8d2:	b2db      	uxtb	r3, r3
     8d4:	702b      	strb	r3, [r5, #0]
}
     8d6:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     8d8:	6872      	ldr	r2, [r6, #4]
     8da:	2380      	movs	r3, #128	; 0x80
     8dc:	02db      	lsls	r3, r3, #11
     8de:	4313      	orrs	r3, r2
     8e0:	6073      	str	r3, [r6, #4]
     8e2:	e7e8      	b.n	8b6 <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
     8e4:	7ac3      	ldrb	r3, [r0, #11]
     8e6:	2b00      	cmp	r3, #0
     8e8:	d0e5      	beq.n	8b6 <_i2c_master_read+0x2a>
     8ea:	8b83      	ldrh	r3, [r0, #28]
     8ec:	b29b      	uxth	r3, r3
     8ee:	2b00      	cmp	r3, #0
     8f0:	d1e1      	bne.n	8b6 <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     8f2:	6872      	ldr	r2, [r6, #4]
     8f4:	2380      	movs	r3, #128	; 0x80
     8f6:	02db      	lsls	r3, r3, #11
     8f8:	4313      	orrs	r3, r2
     8fa:	6073      	str	r3, [r6, #4]
     8fc:	e7db      	b.n	8b6 <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
     8fe:	0020      	movs	r0, r4
     900:	4b03      	ldr	r3, [pc, #12]	; (910 <_i2c_master_read+0x84>)
     902:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     904:	6872      	ldr	r2, [r6, #4]
     906:	23c0      	movs	r3, #192	; 0xc0
     908:	029b      	lsls	r3, r3, #10
     90a:	4313      	orrs	r3, r2
     90c:	6073      	str	r3, [r6, #4]
     90e:	e7d9      	b.n	8c4 <_i2c_master_read+0x38>
     910:	00000881 	.word	0x00000881

00000914 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     914:	b570      	push	{r4, r5, r6, lr}
     916:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     918:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     91a:	8b6b      	ldrh	r3, [r5, #26]
     91c:	075b      	lsls	r3, r3, #29
     91e:	d503      	bpl.n	928 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     920:	221e      	movs	r2, #30
     922:	2325      	movs	r3, #37	; 0x25
     924:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
     926:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
     928:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
     92a:	8b83      	ldrh	r3, [r0, #28]
     92c:	1af6      	subs	r6, r6, r3
     92e:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
     930:	8b83      	ldrh	r3, [r0, #28]
     932:	3b01      	subs	r3, #1
     934:	b29b      	uxth	r3, r3
     936:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
     938:	4b04      	ldr	r3, [pc, #16]	; (94c <_i2c_master_write+0x38>)
     93a:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     93c:	6a23      	ldr	r3, [r4, #32]
     93e:	199e      	adds	r6, r3, r6
     940:	7833      	ldrb	r3, [r6, #0]
     942:	b2db      	uxtb	r3, r3
     944:	2228      	movs	r2, #40	; 0x28
     946:	54ab      	strb	r3, [r5, r2]
     948:	e7ed      	b.n	926 <_i2c_master_write+0x12>
     94a:	46c0      	nop			; (mov r8, r8)
     94c:	00000881 	.word	0x00000881

00000950 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     950:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     952:	0080      	lsls	r0, r0, #2
     954:	4b75      	ldr	r3, [pc, #468]	; (b2c <_i2c_master_interrupt_handler+0x1dc>)
     956:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     958:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     95a:	682b      	ldr	r3, [r5, #0]
     95c:	011b      	lsls	r3, r3, #4
     95e:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     960:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     962:	7e26      	ldrb	r6, [r4, #24]
     964:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     966:	8b63      	ldrh	r3, [r4, #26]
     968:	b29b      	uxth	r3, r3
     96a:	2b00      	cmp	r3, #0
     96c:	d103      	bne.n	976 <_i2c_master_interrupt_handler+0x26>
     96e:	8ba3      	ldrh	r3, [r4, #28]
     970:	b29b      	uxth	r3, r3
     972:	2b00      	cmp	r3, #0
     974:	d123      	bne.n	9be <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     976:	8b63      	ldrh	r3, [r4, #26]
     978:	b29b      	uxth	r3, r3
     97a:	2b00      	cmp	r3, #0
     97c:	d008      	beq.n	990 <_i2c_master_interrupt_handler+0x40>
     97e:	8ba3      	ldrh	r3, [r4, #28]
     980:	b29b      	uxth	r3, r3
     982:	2b00      	cmp	r3, #0
     984:	d104      	bne.n	990 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
     986:	3325      	adds	r3, #37	; 0x25
     988:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     98a:	2b05      	cmp	r3, #5
     98c:	d100      	bne.n	990 <_i2c_master_interrupt_handler+0x40>
     98e:	e06d      	b.n	a6c <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     990:	8b63      	ldrh	r3, [r4, #26]
     992:	b29b      	uxth	r3, r3
     994:	2b00      	cmp	r3, #0
     996:	d024      	beq.n	9e2 <_i2c_master_interrupt_handler+0x92>
     998:	8ba3      	ldrh	r3, [r4, #28]
     99a:	b29b      	uxth	r3, r3
     99c:	2b00      	cmp	r3, #0
     99e:	d020      	beq.n	9e2 <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     9a0:	8b6b      	ldrh	r3, [r5, #26]
     9a2:	069b      	lsls	r3, r3, #26
     9a4:	d500      	bpl.n	9a8 <_i2c_master_interrupt_handler+0x58>
     9a6:	e081      	b.n	aac <_i2c_master_interrupt_handler+0x15c>
     9a8:	2a00      	cmp	r2, #0
     9aa:	d004      	beq.n	9b6 <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     9ac:	8ba3      	ldrh	r3, [r4, #28]
     9ae:	b29b      	uxth	r3, r3
     9b0:	2b01      	cmp	r3, #1
     9b2:	d100      	bne.n	9b6 <_i2c_master_interrupt_handler+0x66>
     9b4:	e07a      	b.n	aac <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
     9b6:	2241      	movs	r2, #65	; 0x41
     9b8:	2325      	movs	r3, #37	; 0x25
     9ba:	54e2      	strb	r2, [r4, r3]
     9bc:	e011      	b.n	9e2 <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     9be:	7e2b      	ldrb	r3, [r5, #24]
     9c0:	07db      	lsls	r3, r3, #31
     9c2:	d507      	bpl.n	9d4 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     9c4:	2301      	movs	r3, #1
     9c6:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     9c8:	8b6b      	ldrh	r3, [r5, #26]
     9ca:	079b      	lsls	r3, r3, #30
     9cc:	d52e      	bpl.n	a2c <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
     9ce:	2241      	movs	r2, #65	; 0x41
     9d0:	2325      	movs	r3, #37	; 0x25
     9d2:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
     9d4:	8ba3      	ldrh	r3, [r4, #28]
     9d6:	b29b      	uxth	r3, r3
     9d8:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
     9da:	2325      	movs	r3, #37	; 0x25
     9dc:	5ce3      	ldrb	r3, [r4, r3]
     9de:	2b05      	cmp	r3, #5
     9e0:	d038      	beq.n	a54 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     9e2:	8b63      	ldrh	r3, [r4, #26]
     9e4:	b29b      	uxth	r3, r3
     9e6:	2b00      	cmp	r3, #0
     9e8:	d007      	beq.n	9fa <_i2c_master_interrupt_handler+0xaa>
     9ea:	8ba3      	ldrh	r3, [r4, #28]
     9ec:	b29b      	uxth	r3, r3
     9ee:	2b00      	cmp	r3, #0
     9f0:	d103      	bne.n	9fa <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
     9f2:	3325      	adds	r3, #37	; 0x25
     9f4:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     9f6:	2b05      	cmp	r3, #5
     9f8:	d064      	beq.n	ac4 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     9fa:	2325      	movs	r3, #37	; 0x25
     9fc:	5ce3      	ldrb	r3, [r4, r3]
     9fe:	2b05      	cmp	r3, #5
     a00:	d013      	beq.n	a2a <_i2c_master_interrupt_handler+0xda>
     a02:	2325      	movs	r3, #37	; 0x25
     a04:	5ce3      	ldrb	r3, [r4, r3]
     a06:	2b00      	cmp	r3, #0
     a08:	d00f      	beq.n	a2a <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     a0a:	2303      	movs	r3, #3
     a0c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     a0e:	2300      	movs	r3, #0
     a10:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     a12:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     a14:	3325      	adds	r3, #37	; 0x25
     a16:	5ce3      	ldrb	r3, [r4, r3]
     a18:	2b41      	cmp	r3, #65	; 0x41
     a1a:	d003      	beq.n	a24 <_i2c_master_interrupt_handler+0xd4>
     a1c:	7aa3      	ldrb	r3, [r4, #10]
     a1e:	2b00      	cmp	r3, #0
     a20:	d000      	beq.n	a24 <_i2c_master_interrupt_handler+0xd4>
     a22:	e075      	b.n	b10 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     a24:	0773      	lsls	r3, r6, #29
     a26:	d500      	bpl.n	a2a <_i2c_master_interrupt_handler+0xda>
     a28:	e07b      	b.n	b22 <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
     a2a:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     a2c:	8b6b      	ldrh	r3, [r5, #26]
     a2e:	075b      	lsls	r3, r3, #29
     a30:	d5d0      	bpl.n	9d4 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     a32:	2218      	movs	r2, #24
     a34:	2325      	movs	r3, #37	; 0x25
     a36:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     a38:	2300      	movs	r3, #0
     a3a:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
     a3c:	7aa3      	ldrb	r3, [r4, #10]
     a3e:	2b00      	cmp	r3, #0
     a40:	d0c8      	beq.n	9d4 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
     a42:	0020      	movs	r0, r4
     a44:	4b3a      	ldr	r3, [pc, #232]	; (b30 <_i2c_master_interrupt_handler+0x1e0>)
     a46:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a48:	686a      	ldr	r2, [r5, #4]
     a4a:	23c0      	movs	r3, #192	; 0xc0
     a4c:	029b      	lsls	r3, r3, #10
     a4e:	4313      	orrs	r3, r2
     a50:	606b      	str	r3, [r5, #4]
     a52:	e7bf      	b.n	9d4 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     a54:	331f      	adds	r3, #31
     a56:	5ce3      	ldrb	r3, [r4, r3]
     a58:	2b00      	cmp	r3, #0
     a5a:	d003      	beq.n	a64 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
     a5c:	0020      	movs	r0, r4
     a5e:	4b35      	ldr	r3, [pc, #212]	; (b34 <_i2c_master_interrupt_handler+0x1e4>)
     a60:	4798      	blx	r3
     a62:	e7be      	b.n	9e2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
     a64:	0020      	movs	r0, r4
     a66:	4b34      	ldr	r3, [pc, #208]	; (b38 <_i2c_master_interrupt_handler+0x1e8>)
     a68:	4798      	blx	r3
     a6a:	e7ba      	b.n	9e2 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     a6c:	331f      	adds	r3, #31
     a6e:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     a70:	2b00      	cmp	r3, #0
     a72:	d000      	beq.n	a76 <_i2c_master_interrupt_handler+0x126>
     a74:	e78c      	b.n	990 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
     a76:	3303      	adds	r3, #3
     a78:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     a7a:	2300      	movs	r3, #0
     a7c:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     a7e:	3325      	adds	r3, #37	; 0x25
     a80:	2200      	movs	r2, #0
     a82:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
     a84:	7aa3      	ldrb	r3, [r4, #10]
     a86:	2b00      	cmp	r3, #0
     a88:	d107      	bne.n	a9a <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     a8a:	2301      	movs	r3, #1
     a8c:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     a8e:	07f3      	lsls	r3, r6, #31
     a90:	d5a7      	bpl.n	9e2 <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     a92:	68e3      	ldr	r3, [r4, #12]
     a94:	0020      	movs	r0, r4
     a96:	4798      	blx	r3
     a98:	e7a3      	b.n	9e2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
     a9a:	0020      	movs	r0, r4
     a9c:	4b24      	ldr	r3, [pc, #144]	; (b30 <_i2c_master_interrupt_handler+0x1e0>)
     a9e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     aa0:	686a      	ldr	r2, [r5, #4]
     aa2:	23c0      	movs	r3, #192	; 0xc0
     aa4:	029b      	lsls	r3, r3, #10
     aa6:	4313      	orrs	r3, r2
     aa8:	606b      	str	r3, [r5, #4]
     aaa:	e7f0      	b.n	a8e <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     aac:	2324      	movs	r3, #36	; 0x24
     aae:	5ce3      	ldrb	r3, [r4, r3]
     ab0:	2b00      	cmp	r3, #0
     ab2:	d103      	bne.n	abc <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
     ab4:	0020      	movs	r0, r4
     ab6:	4b20      	ldr	r3, [pc, #128]	; (b38 <_i2c_master_interrupt_handler+0x1e8>)
     ab8:	4798      	blx	r3
     aba:	e792      	b.n	9e2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
     abc:	0020      	movs	r0, r4
     abe:	4b1d      	ldr	r3, [pc, #116]	; (b34 <_i2c_master_interrupt_handler+0x1e4>)
     ac0:	4798      	blx	r3
     ac2:	e78e      	b.n	9e2 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     ac4:	331f      	adds	r3, #31
     ac6:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     ac8:	2b01      	cmp	r3, #1
     aca:	d196      	bne.n	9fa <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     acc:	7e2b      	ldrb	r3, [r5, #24]
     ace:	079b      	lsls	r3, r3, #30
     ad0:	d501      	bpl.n	ad6 <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     ad2:	2302      	movs	r3, #2
     ad4:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
     ad6:	2303      	movs	r3, #3
     ad8:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     ada:	2300      	movs	r3, #0
     adc:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     ade:	3325      	adds	r3, #37	; 0x25
     ae0:	2200      	movs	r2, #0
     ae2:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     ae4:	07b3      	lsls	r3, r6, #30
     ae6:	d503      	bpl.n	af0 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     ae8:	2324      	movs	r3, #36	; 0x24
     aea:	5ce3      	ldrb	r3, [r4, r3]
     aec:	2b01      	cmp	r3, #1
     aee:	d00b      	beq.n	b08 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     af0:	07f3      	lsls	r3, r6, #31
     af2:	d400      	bmi.n	af6 <_i2c_master_interrupt_handler+0x1a6>
     af4:	e781      	b.n	9fa <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     af6:	2324      	movs	r3, #36	; 0x24
     af8:	5ce3      	ldrb	r3, [r4, r3]
     afa:	2b00      	cmp	r3, #0
     afc:	d000      	beq.n	b00 <_i2c_master_interrupt_handler+0x1b0>
     afe:	e77c      	b.n	9fa <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     b00:	68e3      	ldr	r3, [r4, #12]
     b02:	0020      	movs	r0, r4
     b04:	4798      	blx	r3
     b06:	e778      	b.n	9fa <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     b08:	6923      	ldr	r3, [r4, #16]
     b0a:	0020      	movs	r0, r4
     b0c:	4798      	blx	r3
     b0e:	e774      	b.n	9fa <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
     b10:	0020      	movs	r0, r4
     b12:	4b07      	ldr	r3, [pc, #28]	; (b30 <_i2c_master_interrupt_handler+0x1e0>)
     b14:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     b16:	686a      	ldr	r2, [r5, #4]
     b18:	23e0      	movs	r3, #224	; 0xe0
     b1a:	02db      	lsls	r3, r3, #11
     b1c:	4313      	orrs	r3, r2
     b1e:	606b      	str	r3, [r5, #4]
     b20:	e780      	b.n	a24 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     b22:	6963      	ldr	r3, [r4, #20]
     b24:	0020      	movs	r0, r4
     b26:	4798      	blx	r3
}
     b28:	e77f      	b.n	a2a <_i2c_master_interrupt_handler+0xda>
     b2a:	46c0      	nop			; (mov r8, r8)
     b2c:	20000278 	.word	0x20000278
     b30:	00000881 	.word	0x00000881
     b34:	0000088d 	.word	0x0000088d
     b38:	00000915 	.word	0x00000915

00000b3c <_tcc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     b3c:	2000      	movs	r0, #0
     b3e:	4770      	bx	lr

00000b40 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
     b40:	b530      	push	{r4, r5, lr}
     b42:	0004      	movs	r4, r0
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
		return STATUS_ERR_INVALID_ARG;
     b44:	2017      	movs	r0, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
     b46:	2903      	cmp	r1, #3
     b48:	d900      	bls.n	b4c <_tcc_set_compare_value+0xc>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
     b4a:	bd30      	pop	{r4, r5, pc}
	if (compare > max_count) {
     b4c:	4d11      	ldr	r5, [pc, #68]	; (b94 <_tcc_set_compare_value+0x54>)
     b4e:	42aa      	cmp	r2, r5
     b50:	d8fb      	bhi.n	b4a <_tcc_set_compare_value+0xa>
	Tcc *const tcc_module = module_inst->hw;
     b52:	6820      	ldr	r0, [r4, #0]
	if (double_buffering_enabled) {
     b54:	2b00      	cmp	r3, #0
     b56:	d010      	beq.n	b7a <_tcc_set_compare_value+0x3a>
				(TCC_STATUS_CCBV0 << channel_index)) {
     b58:	2480      	movs	r4, #128	; 0x80
     b5a:	0264      	lsls	r4, r4, #9
     b5c:	408c      	lsls	r4, r1
		while(tcc_module->STATUS.reg  &
     b5e:	6b03      	ldr	r3, [r0, #48]	; 0x30
     b60:	421c      	tst	r4, r3
     b62:	d1fc      	bne.n	b5e <_tcc_set_compare_value+0x1e>
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
     b64:	2480      	movs	r4, #128	; 0x80
     b66:	0324      	lsls	r4, r4, #12
     b68:	408c      	lsls	r4, r1
		while(tcc_module->SYNCBUSY.reg  &
     b6a:	6883      	ldr	r3, [r0, #8]
     b6c:	421c      	tst	r4, r3
     b6e:	d1fc      	bne.n	b6a <_tcc_set_compare_value+0x2a>
		tcc_module->CCB[channel_index].reg = compare;
     b70:	311c      	adds	r1, #28
     b72:	0089      	lsls	r1, r1, #2
     b74:	500a      	str	r2, [r1, r0]
	return STATUS_OK;
     b76:	2000      	movs	r0, #0
     b78:	e7e7      	b.n	b4a <_tcc_set_compare_value+0xa>
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
     b7a:	2480      	movs	r4, #128	; 0x80
     b7c:	0064      	lsls	r4, r4, #1
     b7e:	408c      	lsls	r4, r1
     b80:	6883      	ldr	r3, [r0, #8]
     b82:	421c      	tst	r4, r3
     b84:	d1fc      	bne.n	b80 <_tcc_set_compare_value+0x40>
		tcc_module->CC[channel_index].reg = compare;
     b86:	3110      	adds	r1, #16
     b88:	0089      	lsls	r1, r1, #2
     b8a:	1841      	adds	r1, r0, r1
     b8c:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
     b8e:	2000      	movs	r0, #0
     b90:	e7db      	b.n	b4a <_tcc_set_compare_value+0xa>
     b92:	46c0      	nop			; (mov r8, r8)
     b94:	00ffffff 	.word	0x00ffffff

00000b98 <tcc_get_config_defaults>:
	config->counter.count                  = 0;
     b98:	2300      	movs	r3, #0
     b9a:	6003      	str	r3, [r0, #0]
	config->counter.period                 = _tcc_maxs[module_index];
     b9c:	4a4c      	ldr	r2, [pc, #304]	; (cd0 <tcc_get_config_defaults+0x138>)
     b9e:	6042      	str	r2, [r0, #4]
	config->counter.clock_source           = GCLK_GENERATOR_0;
     ba0:	7283      	strb	r3, [r0, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
     ba2:	72c3      	strb	r3, [r0, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
     ba4:	7303      	strb	r3, [r0, #12]
	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
     ba6:	7243      	strb	r3, [r0, #9]
	config->counter.oneshot                = false;
     ba8:	7203      	strb	r3, [r0, #8]
	MREPEAT(TCC_NUM_CHANNELS,
     baa:	61c3      	str	r3, [r0, #28]
     bac:	6203      	str	r3, [r0, #32]
     bae:	6243      	str	r3, [r0, #36]	; 0x24
     bb0:	6283      	str	r3, [r0, #40]	; 0x28
	MREPEAT(TCC_NUM_CHANNELS,
     bb2:	7503      	strb	r3, [r0, #20]
     bb4:	7543      	strb	r3, [r0, #21]
     bb6:	7583      	strb	r3, [r0, #22]
     bb8:	75c3      	strb	r3, [r0, #23]
	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
     bba:	7603      	strb	r3, [r0, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
     bbc:	7643      	strb	r3, [r0, #25]
	MREPEAT(TCC_NUM_CHANNELS,
     bbe:	7403      	strb	r3, [r0, #16]
     bc0:	7443      	strb	r3, [r0, #17]
     bc2:	7483      	strb	r3, [r0, #18]
     bc4:	74c3      	strb	r3, [r0, #19]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
     bc6:	222c      	movs	r2, #44	; 0x2c
     bc8:	5483      	strb	r3, [r0, r2]
     bca:	3201      	adds	r2, #1
     bcc:	5483      	strb	r3, [r0, r2]
     bce:	3201      	adds	r2, #1
     bd0:	5483      	strb	r3, [r0, r2]
     bd2:	3201      	adds	r2, #1
     bd4:	5483      	strb	r3, [r0, r2]
     bd6:	3201      	adds	r2, #1
     bd8:	5483      	strb	r3, [r0, r2]
     bda:	3201      	adds	r2, #1
     bdc:	5483      	strb	r3, [r0, r2]
     bde:	3201      	adds	r2, #1
     be0:	5483      	strb	r3, [r0, r2]
     be2:	3201      	adds	r2, #1
     be4:	5483      	strb	r3, [r0, r2]
     be6:	3201      	adds	r2, #1
     be8:	5483      	strb	r3, [r0, r2]
     bea:	3201      	adds	r2, #1
     bec:	5483      	strb	r3, [r0, r2]
     bee:	3201      	adds	r2, #1
     bf0:	5483      	strb	r3, [r0, r2]
     bf2:	3201      	adds	r2, #1
     bf4:	5483      	strb	r3, [r0, r2]
     bf6:	3201      	adds	r2, #1
     bf8:	5483      	strb	r3, [r0, r2]
     bfa:	3201      	adds	r2, #1
     bfc:	5483      	strb	r3, [r0, r2]
     bfe:	3201      	adds	r2, #1
     c00:	5483      	strb	r3, [r0, r2]
     c02:	3201      	adds	r2, #1
     c04:	5483      	strb	r3, [r0, r2]
     c06:	3201      	adds	r2, #1
     c08:	5483      	strb	r3, [r0, r2]
     c0a:	3201      	adds	r2, #1
     c0c:	5483      	strb	r3, [r0, r2]
     c0e:	3201      	adds	r2, #1
     c10:	5483      	strb	r3, [r0, r2]
     c12:	3201      	adds	r2, #1
     c14:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
     c16:	3201      	adds	r2, #1
     c18:	5483      	strb	r3, [r0, r2]
     c1a:	3201      	adds	r2, #1
     c1c:	5483      	strb	r3, [r0, r2]
     c1e:	3201      	adds	r2, #1
     c20:	5483      	strb	r3, [r0, r2]
     c22:	3201      	adds	r2, #1
     c24:	5483      	strb	r3, [r0, r2]
     c26:	3201      	adds	r2, #1
     c28:	5483      	strb	r3, [r0, r2]
     c2a:	3201      	adds	r2, #1
     c2c:	5483      	strb	r3, [r0, r2]
     c2e:	3201      	adds	r2, #1
     c30:	5483      	strb	r3, [r0, r2]
     c32:	3201      	adds	r2, #1
     c34:	5483      	strb	r3, [r0, r2]
     c36:	3201      	adds	r2, #1
     c38:	5483      	strb	r3, [r0, r2]
     c3a:	3201      	adds	r2, #1
     c3c:	5483      	strb	r3, [r0, r2]
     c3e:	3201      	adds	r2, #1
     c40:	5483      	strb	r3, [r0, r2]
     c42:	3201      	adds	r2, #1
     c44:	5483      	strb	r3, [r0, r2]
     c46:	3201      	adds	r2, #1
     c48:	5483      	strb	r3, [r0, r2]
     c4a:	3201      	adds	r2, #1
     c4c:	5483      	strb	r3, [r0, r2]
     c4e:	3201      	adds	r2, #1
     c50:	5483      	strb	r3, [r0, r2]
     c52:	3201      	adds	r2, #1
     c54:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
     c56:	3201      	adds	r2, #1
     c58:	5483      	strb	r3, [r0, r2]
     c5a:	3201      	adds	r2, #1
     c5c:	5483      	strb	r3, [r0, r2]
     c5e:	3201      	adds	r2, #1
     c60:	5483      	strb	r3, [r0, r2]
     c62:	3201      	adds	r2, #1
     c64:	5483      	strb	r3, [r0, r2]
     c66:	3201      	adds	r2, #1
     c68:	5483      	strb	r3, [r0, r2]
     c6a:	3201      	adds	r2, #1
     c6c:	5483      	strb	r3, [r0, r2]
     c6e:	3201      	adds	r2, #1
     c70:	5483      	strb	r3, [r0, r2]
     c72:	3201      	adds	r2, #1
     c74:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
     c76:	3241      	adds	r2, #65	; 0x41
     c78:	5483      	strb	r3, [r0, r2]
     c7a:	6583      	str	r3, [r0, #88]	; 0x58
     c7c:	6783      	str	r3, [r0, #120]	; 0x78
     c7e:	3201      	adds	r2, #1
     c80:	5483      	strb	r3, [r0, r2]
     c82:	65c3      	str	r3, [r0, #92]	; 0x5c
     c84:	67c3      	str	r3, [r0, #124]	; 0x7c
     c86:	3201      	adds	r2, #1
     c88:	5483      	strb	r3, [r0, r2]
     c8a:	6603      	str	r3, [r0, #96]	; 0x60
     c8c:	3a1a      	subs	r2, #26
     c8e:	5083      	str	r3, [r0, r2]
     c90:	321b      	adds	r2, #27
     c92:	5483      	strb	r3, [r0, r2]
     c94:	6643      	str	r3, [r0, #100]	; 0x64
     c96:	3a17      	subs	r2, #23
     c98:	5083      	str	r3, [r0, r2]
     c9a:	3218      	adds	r2, #24
     c9c:	5483      	strb	r3, [r0, r2]
     c9e:	6683      	str	r3, [r0, #104]	; 0x68
     ca0:	3a14      	subs	r2, #20
     ca2:	5083      	str	r3, [r0, r2]
     ca4:	3215      	adds	r2, #21
     ca6:	5483      	strb	r3, [r0, r2]
     ca8:	66c3      	str	r3, [r0, #108]	; 0x6c
     caa:	3a11      	subs	r2, #17
     cac:	5083      	str	r3, [r0, r2]
     cae:	3212      	adds	r2, #18
     cb0:	5483      	strb	r3, [r0, r2]
     cb2:	6703      	str	r3, [r0, #112]	; 0x70
     cb4:	3a0e      	subs	r2, #14
     cb6:	5083      	str	r3, [r0, r2]
     cb8:	320f      	adds	r2, #15
     cba:	5483      	strb	r3, [r0, r2]
     cbc:	6743      	str	r3, [r0, #116]	; 0x74
     cbe:	3a0b      	subs	r2, #11
     cc0:	5083      	str	r3, [r0, r2]
	config->double_buffering_enabled  = true;
     cc2:	2101      	movs	r1, #1
     cc4:	320c      	adds	r2, #12
     cc6:	5481      	strb	r1, [r0, r2]
	config->run_in_standby            = false;
     cc8:	3201      	adds	r2, #1
     cca:	5483      	strb	r3, [r0, r2]
}
     ccc:	4770      	bx	lr
     cce:	46c0      	nop			; (mov r8, r8)
     cd0:	00ffffff 	.word	0x00ffffff

00000cd4 <tcc_init>:
{
     cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
     cd6:	46de      	mov	lr, fp
     cd8:	4657      	mov	r7, sl
     cda:	464e      	mov	r6, r9
     cdc:	4645      	mov	r5, r8
     cde:	b5e0      	push	{r5, r6, r7, lr}
     ce0:	b08d      	sub	sp, #52	; 0x34
     ce2:	0006      	movs	r6, r0
     ce4:	000c      	movs	r4, r1
     ce6:	0015      	movs	r5, r2
	uint8_t module_index = _tcc_get_inst_index(hw);
     ce8:	0008      	movs	r0, r1
     cea:	4bcd      	ldr	r3, [pc, #820]	; (1020 <tcc_init+0x34c>)
     cec:	4798      	blx	r3
     cee:	0003      	movs	r3, r0
     cf0:	49cc      	ldr	r1, [pc, #816]	; (1024 <tcc_init+0x350>)
     cf2:	6a0a      	ldr	r2, [r1, #32]
     cf4:	2020      	movs	r0, #32
     cf6:	4302      	orrs	r2, r0
     cf8:	620a      	str	r2, [r1, #32]
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     cfa:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     cfc:	3804      	subs	r0, #4
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     cfe:	0792      	lsls	r2, r2, #30
     d00:	d506      	bpl.n	d10 <tcc_init+0x3c>
}
     d02:	b00d      	add	sp, #52	; 0x34
     d04:	bc3c      	pop	{r2, r3, r4, r5}
     d06:	4690      	mov	r8, r2
     d08:	4699      	mov	r9, r3
     d0a:	46a2      	mov	sl, r4
     d0c:	46ab      	mov	fp, r5
     d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
     d10:	6822      	ldr	r2, [r4, #0]
     d12:	2701      	movs	r7, #1
     d14:	4017      	ands	r7, r2
     d16:	d1f4      	bne.n	d02 <tcc_init+0x2e>
	if ((config->counter.count > count_max)
     d18:	4ac3      	ldr	r2, [pc, #780]	; (1028 <tcc_init+0x354>)
		return STATUS_ERR_INVALID_ARG;
     d1a:	3805      	subs	r0, #5
	if ((config->counter.count > count_max)
     d1c:	6829      	ldr	r1, [r5, #0]
     d1e:	4291      	cmp	r1, r2
     d20:	d8ef      	bhi.n	d02 <tcc_init+0x2e>
		|| (config->counter.period > count_max)
     d22:	6869      	ldr	r1, [r5, #4]
     d24:	4291      	cmp	r1, r2
     d26:	d8ec      	bhi.n	d02 <tcc_init+0x2e>
		if ((config->compare.match[i] > count_max)
     d28:	69e9      	ldr	r1, [r5, #28]
     d2a:	4291      	cmp	r1, r2
     d2c:	d900      	bls.n	d30 <tcc_init+0x5c>
     d2e:	e18b      	b.n	1048 <tcc_init+0x374>
     d30:	6a29      	ldr	r1, [r5, #32]
     d32:	4291      	cmp	r1, r2
     d34:	d900      	bls.n	d38 <tcc_init+0x64>
     d36:	e189      	b.n	104c <tcc_init+0x378>
     d38:	6a69      	ldr	r1, [r5, #36]	; 0x24
     d3a:	4291      	cmp	r1, r2
     d3c:	d900      	bls.n	d40 <tcc_init+0x6c>
     d3e:	e187      	b.n	1050 <tcc_init+0x37c>
     d40:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     d42:	4291      	cmp	r1, r2
     d44:	d900      	bls.n	d48 <tcc_init+0x74>
     d46:	e185      	b.n	1054 <tcc_init+0x380>
		if (config->capture.channel_function[i] ==
     d48:	7c2a      	ldrb	r2, [r5, #16]
     d4a:	3a01      	subs	r2, #1
     d4c:	4250      	negs	r0, r2
     d4e:	4150      	adcs	r0, r2
     d50:	0602      	lsls	r2, r0, #24
     d52:	9201      	str	r2, [sp, #4]
     d54:	7c6a      	ldrb	r2, [r5, #17]
     d56:	2a01      	cmp	r2, #1
     d58:	d031      	beq.n	dbe <tcc_init+0xea>
     d5a:	7caa      	ldrb	r2, [r5, #18]
     d5c:	2a01      	cmp	r2, #1
     d5e:	d034      	beq.n	dca <tcc_init+0xf6>
     d60:	7cea      	ldrb	r2, [r5, #19]
     d62:	2a01      	cmp	r2, #1
     d64:	d037      	beq.n	dd6 <tcc_init+0x102>
	if (config->run_in_standby) {
     d66:	22a1      	movs	r2, #161	; 0xa1
     d68:	5caa      	ldrb	r2, [r5, r2]
     d6a:	2a00      	cmp	r2, #0
     d6c:	d004      	beq.n	d78 <tcc_init+0xa4>
		ctrla |= TCC_CTRLA_RUNSTDBY;
     d6e:	2280      	movs	r2, #128	; 0x80
     d70:	0112      	lsls	r2, r2, #4
     d72:	9901      	ldr	r1, [sp, #4]
     d74:	4311      	orrs	r1, r2
     d76:	9101      	str	r1, [sp, #4]
	if (config->counter.oneshot) {
     d78:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
     d7a:	1e51      	subs	r1, r2, #1
     d7c:	418a      	sbcs	r2, r1
     d7e:	0092      	lsls	r2, r2, #2
     d80:	9203      	str	r2, [sp, #12]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
     d82:	7a6a      	ldrb	r2, [r5, #9]
     d84:	2a01      	cmp	r2, #1
     d86:	d02c      	beq.n	de2 <tcc_init+0x10e>
		if (cfg->capture_channel >= cc_num) {
     d88:	2235      	movs	r2, #53	; 0x35
     d8a:	5caa      	ldrb	r2, [r5, r2]
     d8c:	2a03      	cmp	r2, #3
     d8e:	d900      	bls.n	d92 <tcc_init+0xbe>
     d90:	e162      	b.n	1058 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
     d92:	212c      	movs	r1, #44	; 0x2c
     d94:	5c69      	ldrb	r1, [r5, r1]
     d96:	290f      	cmp	r1, #15
     d98:	d900      	bls.n	d9c <tcc_init+0xc8>
     d9a:	e15d      	b.n	1058 <tcc_init+0x384>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     d9c:	7b28      	ldrb	r0, [r5, #12]
     d9e:	9004      	str	r0, [sp, #16]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     da0:	7ae8      	ldrb	r0, [r5, #11]
     da2:	9005      	str	r0, [sp, #20]
     da4:	202d      	movs	r0, #45	; 0x2d
     da6:	4682      	mov	sl, r0
     da8:	44aa      	add	sl, r5
     daa:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     dac:	9702      	str	r7, [sp, #8]
     dae:	4684      	mov	ip, r0
     db0:	9606      	str	r6, [sp, #24]
     db2:	000e      	movs	r6, r1
     db4:	46a0      	mov	r8, r4
     db6:	4654      	mov	r4, sl
     db8:	46a9      	mov	r9, r5
     dba:	9307      	str	r3, [sp, #28]
     dbc:	e047      	b.n	e4e <tcc_init+0x17a>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     dbe:	2280      	movs	r2, #128	; 0x80
     dc0:	0492      	lsls	r2, r2, #18
     dc2:	9901      	ldr	r1, [sp, #4]
     dc4:	4311      	orrs	r1, r2
     dc6:	9101      	str	r1, [sp, #4]
     dc8:	e7c7      	b.n	d5a <tcc_init+0x86>
     dca:	2280      	movs	r2, #128	; 0x80
     dcc:	04d2      	lsls	r2, r2, #19
     dce:	9901      	ldr	r1, [sp, #4]
     dd0:	4311      	orrs	r1, r2
     dd2:	9101      	str	r1, [sp, #4]
     dd4:	e7c4      	b.n	d60 <tcc_init+0x8c>
     dd6:	2280      	movs	r2, #128	; 0x80
     dd8:	0512      	lsls	r2, r2, #20
     dda:	9901      	ldr	r1, [sp, #4]
     ddc:	4311      	orrs	r1, r2
     dde:	9101      	str	r1, [sp, #4]
     de0:	e7c1      	b.n	d66 <tcc_init+0x92>
		ctrlb |= TCC_CTRLBSET_DIR;
     de2:	9903      	ldr	r1, [sp, #12]
     de4:	4311      	orrs	r1, r2
     de6:	9103      	str	r1, [sp, #12]
     de8:	e7ce      	b.n	d88 <tcc_init+0xb4>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     dea:	0292      	lsls	r2, r2, #10
     dec:	25c0      	movs	r5, #192	; 0xc0
     dee:	012d      	lsls	r5, r5, #4
     df0:	402a      	ands	r2, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     df2:	4332      	orrs	r2, r6
				| TCC_FCTRLA_SRC(cfg->source)
     df4:	790d      	ldrb	r5, [r1, #4]
     df6:	2603      	movs	r6, #3
     df8:	402e      	ands	r6, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     dfa:	4332      	orrs	r2, r6
     dfc:	4655      	mov	r5, sl
     dfe:	432a      	orrs	r2, r5
				| TCC_FCTRLA_BLANK(cfg->blanking)
     e00:	794e      	ldrb	r6, [r1, #5]
     e02:	0176      	lsls	r6, r6, #5
     e04:	2560      	movs	r5, #96	; 0x60
     e06:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e08:	432a      	orrs	r2, r5
				| TCC_FCTRLA_HALT(cfg->halt_action)
     e0a:	798d      	ldrb	r5, [r1, #6]
     e0c:	022d      	lsls	r5, r5, #8
     e0e:	26c0      	movs	r6, #192	; 0xc0
     e10:	00b6      	lsls	r6, r6, #2
     e12:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e14:	432a      	orrs	r2, r5
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
     e16:	79cd      	ldrb	r5, [r1, #7]
     e18:	032d      	lsls	r5, r5, #12
     e1a:	26e0      	movs	r6, #224	; 0xe0
     e1c:	01f6      	lsls	r6, r6, #7
     e1e:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e20:	432a      	orrs	r2, r5
     e22:	4310      	orrs	r0, r2
     e24:	4303      	orrs	r3, r0
     e26:	431f      	orrs	r7, r3
		value_buffer[i] = fault;
     e28:	ab08      	add	r3, sp, #32
     e2a:	4662      	mov	r2, ip
     e2c:	2008      	movs	r0, #8
     e2e:	181b      	adds	r3, r3, r0
     e30:	509f      	str	r7, [r3, r2]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     e32:	2a04      	cmp	r2, #4
     e34:	d028      	beq.n	e88 <tcc_init+0x1b4>
		if (cfg->capture_channel >= cc_num) {
     e36:	7c8a      	ldrb	r2, [r1, #18]
     e38:	2a03      	cmp	r2, #3
     e3a:	d900      	bls.n	e3e <tcc_init+0x16a>
     e3c:	e10c      	b.n	1058 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
     e3e:	7a4e      	ldrb	r6, [r1, #9]
     e40:	340a      	adds	r4, #10
     e42:	2304      	movs	r3, #4
     e44:	469a      	mov	sl, r3
     e46:	44d4      	add	ip, sl
     e48:	2e0f      	cmp	r6, #15
     e4a:	d900      	bls.n	e4e <tcc_init+0x17a>
     e4c:	e104      	b.n	1058 <tcc_init+0x384>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e4e:	0636      	lsls	r6, r6, #24
     e50:	23f0      	movs	r3, #240	; 0xf0
     e52:	051b      	lsls	r3, r3, #20
     e54:	401e      	ands	r6, r3
     e56:	0021      	movs	r1, r4
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
     e58:	7825      	ldrb	r5, [r4, #0]
     e5a:	042d      	lsls	r5, r5, #16
     e5c:	23ff      	movs	r3, #255	; 0xff
     e5e:	041b      	lsls	r3, r3, #16
     e60:	401d      	ands	r5, r3
     e62:	46aa      	mov	sl, r5
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     e64:	7863      	ldrb	r3, [r4, #1]
     e66:	2080      	movs	r0, #128	; 0x80
     e68:	2b00      	cmp	r3, #0
     e6a:	d100      	bne.n	e6e <tcc_init+0x19a>
     e6c:	9802      	ldr	r0, [sp, #8]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
     e6e:	788f      	ldrb	r7, [r1, #2]
     e70:	2308      	movs	r3, #8
     e72:	2f00      	cmp	r7, #0
     e74:	d100      	bne.n	e78 <tcc_init+0x1a4>
     e76:	9b02      	ldr	r3, [sp, #8]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
     e78:	78cf      	ldrb	r7, [r1, #3]
     e7a:	46bb      	mov	fp, r7
     e7c:	2710      	movs	r7, #16
     e7e:	465d      	mov	r5, fp
     e80:	2d00      	cmp	r5, #0
     e82:	d1b2      	bne.n	dea <tcc_init+0x116>
     e84:	9f02      	ldr	r7, [sp, #8]
     e86:	e7b0      	b.n	dea <tcc_init+0x116>
     e88:	9e06      	ldr	r6, [sp, #24]
     e8a:	4644      	mov	r4, r8
     e8c:	464d      	mov	r5, r9
     e8e:	9b07      	ldr	r3, [sp, #28]
     e90:	4648      	mov	r0, r9
     e92:	3050      	adds	r0, #80	; 0x50
     e94:	4649      	mov	r1, r9
     e96:	3141      	adds	r1, #65	; 0x41
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     e98:	2200      	movs	r2, #0
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     e9a:	2780      	movs	r7, #128	; 0x80
     e9c:	027f      	lsls	r7, r7, #9
     e9e:	46bc      	mov	ip, r7
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     ea0:	2701      	movs	r7, #1
     ea2:	46b9      	mov	r9, r7
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     ea4:	2702      	movs	r7, #2
     ea6:	37ff      	adds	r7, #255	; 0xff
     ea8:	46ba      	mov	sl, r7
     eaa:	001f      	movs	r7, r3
     eac:	0013      	movs	r3, r2
     eae:	46a0      	mov	r8, r4
     eb0:	003c      	movs	r4, r7
     eb2:	e007      	b.n	ec4 <tcc_init+0x1f0>
     eb4:	4657      	mov	r7, sl
     eb6:	4097      	lsls	r7, r2
     eb8:	433b      	orrs	r3, r7
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     eba:	3201      	adds	r2, #1
     ebc:	3001      	adds	r0, #1
     ebe:	3102      	adds	r1, #2
     ec0:	2a08      	cmp	r2, #8
     ec2:	d00e      	beq.n	ee2 <tcc_init+0x20e>
		if (config->wave_ext.invert[i]) {
     ec4:	7807      	ldrb	r7, [r0, #0]
     ec6:	2f00      	cmp	r7, #0
     ec8:	d002      	beq.n	ed0 <tcc_init+0x1fc>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     eca:	4667      	mov	r7, ip
     ecc:	4097      	lsls	r7, r2
     ece:	433b      	orrs	r3, r7
		if (config->wave_ext.non_recoverable_fault[i].output !=
     ed0:	780f      	ldrb	r7, [r1, #0]
     ed2:	2f00      	cmp	r7, #0
     ed4:	d0f1      	beq.n	eba <tcc_init+0x1e6>
			if (config->wave_ext.non_recoverable_fault[i].output ==
     ed6:	2f02      	cmp	r7, #2
     ed8:	d0ec      	beq.n	eb4 <tcc_init+0x1e0>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     eda:	464f      	mov	r7, r9
     edc:	4097      	lsls	r7, r2
     ede:	433b      	orrs	r3, r7
     ee0:	e7eb      	b.n	eba <tcc_init+0x1e6>
     ee2:	0022      	movs	r2, r4
     ee4:	4644      	mov	r4, r8
     ee6:	4698      	mov	r8, r3
     ee8:	0013      	movs	r3, r2
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     eea:	7e6a      	ldrb	r2, [r5, #25]
     eec:	0112      	lsls	r2, r2, #4
     eee:	2130      	movs	r1, #48	; 0x30
     ef0:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
     ef2:	7e28      	ldrb	r0, [r5, #24]
     ef4:	2207      	movs	r2, #7
     ef6:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     ef8:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     efa:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
     efc:	2080      	movs	r0, #128	; 0x80
     efe:	0240      	lsls	r0, r0, #9
     f00:	000f      	movs	r7, r1
     f02:	e002      	b.n	f0a <tcc_init+0x236>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     f04:	3201      	adds	r2, #1
     f06:	2a04      	cmp	r2, #4
     f08:	d007      	beq.n	f1a <tcc_init+0x246>
		if (wav_cfg->wave_polarity[n]) {
     f0a:	18a9      	adds	r1, r5, r2
     f0c:	7d09      	ldrb	r1, [r1, #20]
     f0e:	2900      	cmp	r1, #0
     f10:	d0f8      	beq.n	f04 <tcc_init+0x230>
			wave |= (TCC_WAVE_POL0 << n);
     f12:	0001      	movs	r1, r0
     f14:	4091      	lsls	r1, r2
     f16:	430f      	orrs	r7, r1
     f18:	e7f4      	b.n	f04 <tcc_init+0x230>
     f1a:	46b9      	mov	r9, r7
     f1c:	1d32      	adds	r2, r6, #4
     f1e:	0030      	movs	r0, r6
     f20:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
     f22:	2100      	movs	r1, #0
     f24:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     f26:	4290      	cmp	r0, r2
     f28:	d1fc      	bne.n	f24 <tcc_init+0x250>
	module_inst->register_callback_mask = 0;
     f2a:	2200      	movs	r2, #0
     f2c:	6372      	str	r2, [r6, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
     f2e:	63b2      	str	r2, [r6, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
     f30:	009b      	lsls	r3, r3, #2
     f32:	4a3e      	ldr	r2, [pc, #248]	; (102c <tcc_init+0x358>)
     f34:	509e      	str	r6, [r3, r2]
	module_inst->hw = hw;
     f36:	6034      	str	r4, [r6, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
     f38:	23a0      	movs	r3, #160	; 0xa0
     f3a:	5cea      	ldrb	r2, [r5, r3]
     f3c:	3b64      	subs	r3, #100	; 0x64
     f3e:	54f2      	strb	r2, [r6, r3]
	gclk_chan_config.source_generator = config->counter.clock_source;
     f40:	a909      	add	r1, sp, #36	; 0x24
     f42:	7aab      	ldrb	r3, [r5, #10]
     f44:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
     f46:	2011      	movs	r0, #17
     f48:	4b39      	ldr	r3, [pc, #228]	; (1030 <tcc_init+0x35c>)
     f4a:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
     f4c:	2011      	movs	r0, #17
     f4e:	4b39      	ldr	r3, [pc, #228]	; (1034 <tcc_init+0x360>)
     f50:	4798      	blx	r3
     f52:	002f      	movs	r7, r5
     f54:	3798      	adds	r7, #152	; 0x98
     f56:	002e      	movs	r6, r5
     f58:	3658      	adds	r6, #88	; 0x58
     f5a:	2378      	movs	r3, #120	; 0x78
     f5c:	469a      	mov	sl, r3
     f5e:	44aa      	add	sl, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     f60:	3b77      	subs	r3, #119	; 0x77
     f62:	469b      	mov	fp, r3
		system_pinmux_pin_set_config(
     f64:	0023      	movs	r3, r4
     f66:	4654      	mov	r4, sl
     f68:	469a      	mov	sl, r3
     f6a:	e003      	b.n	f74 <tcc_init+0x2a0>
     f6c:	3701      	adds	r7, #1
     f6e:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     f70:	42b4      	cmp	r4, r6
     f72:	d014      	beq.n	f9e <tcc_init+0x2ca>
		if (!config->pins.enable_wave_out_pin[i]) {
     f74:	783b      	ldrb	r3, [r7, #0]
     f76:	2b00      	cmp	r3, #0
     f78:	d0f8      	beq.n	f6c <tcc_init+0x298>
     f7a:	ab08      	add	r3, sp, #32
     f7c:	465a      	mov	r2, fp
     f7e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     f80:	2300      	movs	r3, #0
     f82:	aa08      	add	r2, sp, #32
     f84:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
     f86:	0013      	movs	r3, r2
     f88:	2220      	movs	r2, #32
     f8a:	18b2      	adds	r2, r6, r2
     f8c:	7812      	ldrb	r2, [r2, #0]
     f8e:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     f90:	465a      	mov	r2, fp
     f92:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
     f94:	7830      	ldrb	r0, [r6, #0]
     f96:	0019      	movs	r1, r3
     f98:	4b27      	ldr	r3, [pc, #156]	; (1038 <tcc_init+0x364>)
     f9a:	4798      	blx	r3
     f9c:	e7e6      	b.n	f6c <tcc_init+0x298>
     f9e:	4654      	mov	r4, sl
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     fa0:	9b04      	ldr	r3, [sp, #16]
     fa2:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     fa4:	9a05      	ldr	r2, [sp, #20]
     fa6:	0212      	lsls	r2, r2, #8
     fa8:	4313      	orrs	r3, r2
     faa:	9a01      	ldr	r2, [sp, #4]
     fac:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
     fae:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     fb0:	2204      	movs	r2, #4
     fb2:	68a3      	ldr	r3, [r4, #8]
     fb4:	421a      	tst	r2, r3
     fb6:	d1fc      	bne.n	fb2 <tcc_init+0x2de>
	hw->CTRLBCLR.reg = 0xFF;
     fb8:	23ff      	movs	r3, #255	; 0xff
     fba:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     fbc:	2204      	movs	r2, #4
     fbe:	68a3      	ldr	r3, [r4, #8]
     fc0:	421a      	tst	r2, r3
     fc2:	d1fc      	bne.n	fbe <tcc_init+0x2ea>
	hw->CTRLBSET.reg = ctrlb;
     fc4:	466b      	mov	r3, sp
     fc6:	7b1b      	ldrb	r3, [r3, #12]
     fc8:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
     fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     fcc:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
     fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
     fd0:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
     fd2:	4643      	mov	r3, r8
     fd4:	61a3      	str	r3, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
     fd6:	4a19      	ldr	r2, [pc, #100]	; (103c <tcc_init+0x368>)
     fd8:	68a3      	ldr	r3, [r4, #8]
     fda:	4213      	tst	r3, r2
     fdc:	d1fc      	bne.n	fd8 <tcc_init+0x304>
	hw->WAVE.reg = waves[0];
     fde:	464b      	mov	r3, r9
     fe0:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
     fe2:	2210      	movs	r2, #16
     fe4:	68a3      	ldr	r3, [r4, #8]
     fe6:	421a      	tst	r2, r3
     fe8:	d1fc      	bne.n	fe4 <tcc_init+0x310>
	hw->COUNT.reg = config->counter.count;
     fea:	682b      	ldr	r3, [r5, #0]
     fec:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
     fee:	4a14      	ldr	r2, [pc, #80]	; (1040 <tcc_init+0x36c>)
     ff0:	68a3      	ldr	r3, [r4, #8]
     ff2:	4213      	tst	r3, r2
     ff4:	d1fc      	bne.n	ff0 <tcc_init+0x31c>
	hw->PER.reg = (config->counter.period);
     ff6:	686b      	ldr	r3, [r5, #4]
     ff8:	6423      	str	r3, [r4, #64]	; 0x40
     ffa:	351c      	adds	r5, #28
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     ffc:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
     ffe:	4811      	ldr	r0, [pc, #68]	; (1044 <tcc_init+0x370>)
    1000:	0002      	movs	r2, r0
    1002:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    1004:	68a3      	ldr	r3, [r4, #8]
    1006:	421a      	tst	r2, r3
    1008:	d1fc      	bne.n	1004 <tcc_init+0x330>
		hw->CC[i].reg = (config->compare.match[i]);
    100a:	cd04      	ldmia	r5!, {r2}
    100c:	000b      	movs	r3, r1
    100e:	3310      	adds	r3, #16
    1010:	009b      	lsls	r3, r3, #2
    1012:	18e3      	adds	r3, r4, r3
    1014:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1016:	3101      	adds	r1, #1
    1018:	2904      	cmp	r1, #4
    101a:	d1f1      	bne.n	1000 <tcc_init+0x32c>
	return STATUS_OK;
    101c:	2000      	movs	r0, #0
    101e:	e670      	b.n	d02 <tcc_init+0x2e>
    1020:	00000b3d 	.word	0x00000b3d
    1024:	40000400 	.word	0x40000400
    1028:	00ffffff 	.word	0x00ffffff
    102c:	2000026c 	.word	0x2000026c
    1030:	000024b1 	.word	0x000024b1
    1034:	00002425 	.word	0x00002425
    1038:	000025a9 	.word	0x000025a9
    103c:	00020040 	.word	0x00020040
    1040:	00040080 	.word	0x00040080
    1044:	00080100 	.word	0x00080100
			return STATUS_ERR_INVALID_ARG;
    1048:	2017      	movs	r0, #23
    104a:	e65a      	b.n	d02 <tcc_init+0x2e>
    104c:	2017      	movs	r0, #23
    104e:	e658      	b.n	d02 <tcc_init+0x2e>
    1050:	2017      	movs	r0, #23
    1052:	e656      	b.n	d02 <tcc_init+0x2e>
    1054:	2017      	movs	r0, #23
    1056:	e654      	b.n	d02 <tcc_init+0x2e>
    1058:	2017      	movs	r0, #23
    105a:	e652      	b.n	d02 <tcc_init+0x2e>

0000105c <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    105c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    105e:	233c      	movs	r3, #60	; 0x3c
    1060:	5cc3      	ldrb	r3, [r0, r3]
    1062:	4c01      	ldr	r4, [pc, #4]	; (1068 <tcc_set_compare_value+0xc>)
    1064:	47a0      	blx	r4
			module_inst->double_buffering_enabled);
}
    1066:	bd10      	pop	{r4, pc}
    1068:	00000b41 	.word	0x00000b41

0000106c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    106c:	b5f0      	push	{r4, r5, r6, r7, lr}
    106e:	46c6      	mov	lr, r8
    1070:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    1072:	0080      	lsls	r0, r0, #2
    1074:	4b0e      	ldr	r3, [pc, #56]	; (10b0 <_tcc_interrupt_handler+0x44>)
    1076:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1078:	683b      	ldr	r3, [r7, #0]
    107a:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    107c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    107e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    1080:	4013      	ands	r3, r2
    1082:	401e      	ands	r6, r3
    1084:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1086:	4b0b      	ldr	r3, [pc, #44]	; (10b4 <_tcc_interrupt_handler+0x48>)
    1088:	4698      	mov	r8, r3
    108a:	e002      	b.n	1092 <_tcc_interrupt_handler+0x26>
    108c:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    108e:	2c30      	cmp	r4, #48	; 0x30
    1090:	d00a      	beq.n	10a8 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1092:	4643      	mov	r3, r8
    1094:	58e5      	ldr	r5, [r4, r3]
    1096:	4235      	tst	r5, r6
    1098:	d0f8      	beq.n	108c <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    109a:	193b      	adds	r3, r7, r4
    109c:	685b      	ldr	r3, [r3, #4]
    109e:	0038      	movs	r0, r7
    10a0:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    10a2:	683b      	ldr	r3, [r7, #0]
    10a4:	62dd      	str	r5, [r3, #44]	; 0x2c
    10a6:	e7f1      	b.n	108c <_tcc_interrupt_handler+0x20>
		}
	}
}
    10a8:	bc04      	pop	{r2}
    10aa:	4690      	mov	r8, r2
    10ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10ae:	46c0      	nop			; (mov r8, r8)
    10b0:	2000026c 	.word	0x2000026c
    10b4:	00002a10 	.word	0x00002a10

000010b8 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    10b8:	b510      	push	{r4, lr}
    10ba:	2000      	movs	r0, #0
    10bc:	4b01      	ldr	r3, [pc, #4]	; (10c4 <TCC0_Handler+0xc>)
    10be:	4798      	blx	r3
    10c0:	bd10      	pop	{r4, pc}
    10c2:	46c0      	nop			; (mov r8, r8)
    10c4:	0000106d 	.word	0x0000106d

000010c8 <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    10c8:	4b06      	ldr	r3, [pc, #24]	; (10e4 <_tc_get_inst_index+0x1c>)
    10ca:	4298      	cmp	r0, r3
    10cc:	d008      	beq.n	10e0 <_tc_get_inst_index+0x18>
    10ce:	4a06      	ldr	r2, [pc, #24]	; (10e8 <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    10d0:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    10d2:	4290      	cmp	r0, r2
    10d4:	d001      	beq.n	10da <_tc_get_inst_index+0x12>
}
    10d6:	0018      	movs	r0, r3
    10d8:	4770      	bx	lr
    10da:	3301      	adds	r3, #1
			return i;
    10dc:	b2db      	uxtb	r3, r3
    10de:	e7fa      	b.n	10d6 <_tc_get_inst_index+0xe>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    10e0:	2300      	movs	r3, #0
    10e2:	e7fb      	b.n	10dc <_tc_get_inst_index+0x14>
    10e4:	42001800 	.word	0x42001800
    10e8:	42001c00 	.word	0x42001c00

000010ec <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    10ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ee:	b085      	sub	sp, #20
    10f0:	0004      	movs	r4, r0
    10f2:	000d      	movs	r5, r1
    10f4:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    10f6:	0008      	movs	r0, r1
    10f8:	4b82      	ldr	r3, [pc, #520]	; (1304 <tc_init+0x218>)
    10fa:	4798      	blx	r3
    10fc:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    10fe:	ab03      	add	r3, sp, #12
    1100:	2212      	movs	r2, #18
    1102:	701a      	strb	r2, [r3, #0]
    1104:	705a      	strb	r2, [r3, #1]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1106:	ab02      	add	r3, sp, #8
    1108:	322e      	adds	r2, #46	; 0x2e
    110a:	801a      	strh	r2, [r3, #0]
    110c:	3240      	adds	r2, #64	; 0x40
    110e:	805a      	strh	r2, [r3, #2]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1110:	2300      	movs	r3, #0
    1112:	60a3      	str	r3, [r4, #8]
    1114:	60e3      	str	r3, [r4, #12]
    1116:	6123      	str	r3, [r4, #16]
    1118:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    111a:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    111c:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    111e:	0082      	lsls	r2, r0, #2
    1120:	4b79      	ldr	r3, [pc, #484]	; (1308 <tc_init+0x21c>)
    1122:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1124:	6025      	str	r5, [r4, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1126:	78b3      	ldrb	r3, [r6, #2]
    1128:	2b08      	cmp	r3, #8
    112a:	d006      	beq.n	113a <tc_init+0x4e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    112c:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    112e:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1130:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1132:	07db      	lsls	r3, r3, #31
    1134:	d505      	bpl.n	1142 <tc_init+0x56>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1136:	b005      	add	sp, #20
    1138:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    113a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    113c:	07fa      	lsls	r2, r7, #31
    113e:	d4fa      	bmi.n	1136 <tc_init+0x4a>
    1140:	e7f4      	b.n	112c <tc_init+0x40>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1142:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    1144:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1146:	06db      	lsls	r3, r3, #27
    1148:	d4f5      	bmi.n	1136 <tc_init+0x4a>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    114a:	882b      	ldrh	r3, [r5, #0]
    114c:	079b      	lsls	r3, r3, #30
    114e:	d4f2      	bmi.n	1136 <tc_init+0x4a>
	if (config->pwm_channel[0].enabled) {
    1150:	7c33      	ldrb	r3, [r6, #16]
    1152:	2b00      	cmp	r3, #0
    1154:	d000      	beq.n	1158 <tc_init+0x6c>
    1156:	e07a      	b.n	124e <tc_init+0x162>
	if (config->pwm_channel[1].enabled) {
    1158:	7f33      	ldrb	r3, [r6, #28]
    115a:	2b00      	cmp	r3, #0
    115c:	d000      	beq.n	1160 <tc_init+0x74>
    115e:	e082      	b.n	1266 <tc_init+0x17a>
    1160:	496a      	ldr	r1, [pc, #424]	; (130c <tc_init+0x220>)
    1162:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    1164:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1166:	ab02      	add	r3, sp, #8
    1168:	5ad3      	ldrh	r3, [r2, r3]
    116a:	4303      	orrs	r3, r0
    116c:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    116e:	78b3      	ldrb	r3, [r6, #2]
    1170:	2b08      	cmp	r3, #8
    1172:	d100      	bne.n	1176 <tc_init+0x8a>
    1174:	e087      	b.n	1286 <tc_init+0x19a>
	gclk_chan_config.source_generator = config->clock_source;
    1176:	7833      	ldrb	r3, [r6, #0]
    1178:	466a      	mov	r2, sp
    117a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    117c:	ab03      	add	r3, sp, #12
    117e:	5ddf      	ldrb	r7, [r3, r7]
    1180:	4669      	mov	r1, sp
    1182:	0038      	movs	r0, r7
    1184:	4b62      	ldr	r3, [pc, #392]	; (1310 <tc_init+0x224>)
    1186:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1188:	0038      	movs	r0, r7
    118a:	4b62      	ldr	r3, [pc, #392]	; (1314 <tc_init+0x228>)
    118c:	4798      	blx	r3
	ctrla_tmp =
    118e:	8931      	ldrh	r1, [r6, #8]
    1190:	88b3      	ldrh	r3, [r6, #4]
    1192:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    1194:	78b1      	ldrb	r1, [r6, #2]
    1196:	79b2      	ldrb	r2, [r6, #6]
    1198:	4311      	orrs	r1, r2
	ctrla_tmp =
    119a:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    119c:	7873      	ldrb	r3, [r6, #1]
    119e:	2b00      	cmp	r3, #0
    11a0:	d002      	beq.n	11a8 <tc_init+0xbc>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    11a2:	2380      	movs	r3, #128	; 0x80
    11a4:	011b      	lsls	r3, r3, #4
    11a6:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11a8:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11aa:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    11ac:	b25b      	sxtb	r3, r3
    11ae:	2b00      	cmp	r3, #0
    11b0:	dbfb      	blt.n	11aa <tc_init+0xbe>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    11b2:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    11b4:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    11b6:	1e4b      	subs	r3, r1, #1
    11b8:	4199      	sbcs	r1, r3
    11ba:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    11bc:	7bb3      	ldrb	r3, [r6, #14]
    11be:	2b00      	cmp	r3, #0
    11c0:	d001      	beq.n	11c6 <tc_init+0xda>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    11c2:	2301      	movs	r3, #1
    11c4:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11c6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11c8:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    11ca:	b25b      	sxtb	r3, r3
    11cc:	2b00      	cmp	r3, #0
    11ce:	dbfb      	blt.n	11c8 <tc_init+0xdc>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    11d0:	23ff      	movs	r3, #255	; 0xff
    11d2:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    11d4:	2900      	cmp	r1, #0
    11d6:	d005      	beq.n	11e4 <tc_init+0xf8>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11d8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11da:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    11dc:	b25b      	sxtb	r3, r3
    11de:	2b00      	cmp	r3, #0
    11e0:	dbfb      	blt.n	11da <tc_init+0xee>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    11e2:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    11e4:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    11e6:	7af3      	ldrb	r3, [r6, #11]
    11e8:	2b00      	cmp	r3, #0
    11ea:	d001      	beq.n	11f0 <tc_init+0x104>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    11ec:	2310      	movs	r3, #16
    11ee:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    11f0:	7b33      	ldrb	r3, [r6, #12]
    11f2:	2b00      	cmp	r3, #0
    11f4:	d001      	beq.n	11fa <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    11f6:	2320      	movs	r3, #32
    11f8:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11fa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11fc:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    11fe:	b25b      	sxtb	r3, r3
    1200:	2b00      	cmp	r3, #0
    1202:	dbfb      	blt.n	11fc <tc_init+0x110>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1204:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1206:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1208:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    120a:	b25b      	sxtb	r3, r3
    120c:	2b00      	cmp	r3, #0
    120e:	dbfb      	blt.n	1208 <tc_init+0x11c>
	switch (module_inst->counter_size) {
    1210:	7923      	ldrb	r3, [r4, #4]
    1212:	2b04      	cmp	r3, #4
    1214:	d03f      	beq.n	1296 <tc_init+0x1aa>
    1216:	2b08      	cmp	r3, #8
    1218:	d05e      	beq.n	12d8 <tc_init+0x1ec>
	return STATUS_ERR_INVALID_ARG;
    121a:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    121c:	2b00      	cmp	r3, #0
    121e:	d000      	beq.n	1222 <tc_init+0x136>
    1220:	e789      	b.n	1136 <tc_init+0x4a>
    1222:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1224:	b25b      	sxtb	r3, r3
    1226:	2b00      	cmp	r3, #0
    1228:	dbfb      	blt.n	1222 <tc_init+0x136>
				= config->counter_16_bit.value;
    122a:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    122c:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    122e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1230:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1232:	b25b      	sxtb	r3, r3
    1234:	2b00      	cmp	r3, #0
    1236:	dbfb      	blt.n	1230 <tc_init+0x144>
					config->counter_16_bit.compare_capture_channel[0];
    1238:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    123a:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    123c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    123e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1240:	b25b      	sxtb	r3, r3
    1242:	2b00      	cmp	r3, #0
    1244:	dbfb      	blt.n	123e <tc_init+0x152>
					config->counter_16_bit.compare_capture_channel[1];
    1246:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    1248:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    124a:	2000      	movs	r0, #0
    124c:	e773      	b.n	1136 <tc_init+0x4a>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    124e:	a901      	add	r1, sp, #4
    1250:	2301      	movs	r3, #1
    1252:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1254:	2200      	movs	r2, #0
    1256:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1258:	7e32      	ldrb	r2, [r6, #24]
    125a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    125c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    125e:	7d30      	ldrb	r0, [r6, #20]
    1260:	4b2d      	ldr	r3, [pc, #180]	; (1318 <tc_init+0x22c>)
    1262:	4798      	blx	r3
    1264:	e778      	b.n	1158 <tc_init+0x6c>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1266:	a901      	add	r1, sp, #4
    1268:	2301      	movs	r3, #1
    126a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    126c:	2200      	movs	r2, #0
    126e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1270:	3224      	adds	r2, #36	; 0x24
    1272:	18b2      	adds	r2, r6, r2
    1274:	7812      	ldrb	r2, [r2, #0]
    1276:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1278:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    127a:	331f      	adds	r3, #31
    127c:	18f3      	adds	r3, r6, r3
    127e:	7818      	ldrb	r0, [r3, #0]
    1280:	4b25      	ldr	r3, [pc, #148]	; (1318 <tc_init+0x22c>)
    1282:	4798      	blx	r3
    1284:	e76c      	b.n	1160 <tc_init+0x74>
    1286:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    1288:	1c7a      	adds	r2, r7, #1
    128a:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    128c:	ab02      	add	r3, sp, #8
    128e:	5ad3      	ldrh	r3, [r2, r3]
    1290:	4303      	orrs	r3, r0
    1292:	620b      	str	r3, [r1, #32]
    1294:	e76f      	b.n	1176 <tc_init+0x8a>
    1296:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1298:	b25b      	sxtb	r3, r3
    129a:	2b00      	cmp	r3, #0
    129c:	dbfb      	blt.n	1296 <tc_init+0x1aa>
					config->counter_8_bit.value;
    129e:	2328      	movs	r3, #40	; 0x28
    12a0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    12a2:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12a4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12a6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12a8:	b25b      	sxtb	r3, r3
    12aa:	2b00      	cmp	r3, #0
    12ac:	dbfb      	blt.n	12a6 <tc_init+0x1ba>
					config->counter_8_bit.period;
    12ae:	2329      	movs	r3, #41	; 0x29
    12b0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    12b2:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12b4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12b6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12b8:	b25b      	sxtb	r3, r3
    12ba:	2b00      	cmp	r3, #0
    12bc:	dbfb      	blt.n	12b6 <tc_init+0x1ca>
					config->counter_8_bit.compare_capture_channel[0];
    12be:	232a      	movs	r3, #42	; 0x2a
    12c0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    12c2:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12c4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12c6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12c8:	b25b      	sxtb	r3, r3
    12ca:	2b00      	cmp	r3, #0
    12cc:	dbfb      	blt.n	12c6 <tc_init+0x1da>
					config->counter_8_bit.compare_capture_channel[1];
    12ce:	232b      	movs	r3, #43	; 0x2b
    12d0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    12d2:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    12d4:	2000      	movs	r0, #0
    12d6:	e72e      	b.n	1136 <tc_init+0x4a>
    12d8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12da:	b25b      	sxtb	r3, r3
    12dc:	2b00      	cmp	r3, #0
    12de:	dbfb      	blt.n	12d8 <tc_init+0x1ec>
				= config->counter_32_bit.value;
    12e0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    12e2:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12e4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12e6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12e8:	b25b      	sxtb	r3, r3
    12ea:	2b00      	cmp	r3, #0
    12ec:	dbfb      	blt.n	12e6 <tc_init+0x1fa>
			hw->COUNT32.CC[0].reg =
    12ee:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    12f0:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12f2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12f4:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12f6:	b25b      	sxtb	r3, r3
    12f8:	2b00      	cmp	r3, #0
    12fa:	dbfb      	blt.n	12f4 <tc_init+0x208>
					config->counter_32_bit.compare_capture_channel[1];
    12fc:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    12fe:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    1300:	2000      	movs	r0, #0
    1302:	e718      	b.n	1136 <tc_init+0x4a>
    1304:	000010c9 	.word	0x000010c9
    1308:	20000270 	.word	0x20000270
    130c:	40000400 	.word	0x40000400
    1310:	000024b1 	.word	0x000024b1
    1314:	00002425 	.word	0x00002425
    1318:	000025a9 	.word	0x000025a9

0000131c <tc_set_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance*/
	Tc *const tc_module = module_inst->hw;
    131c:	6802      	ldr	r2, [r0, #0]
    131e:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1320:	b25b      	sxtb	r3, r3
    1322:	2b00      	cmp	r3, #0
    1324:	dbfb      	blt.n	131e <tc_set_count_value+0x2>
		/* Wait for sync */
	}

	/* Write to based on the TC counter_size */
	switch (module_inst->counter_size) {
    1326:	7903      	ldrb	r3, [r0, #4]
    1328:	2b04      	cmp	r3, #4
    132a:	d005      	beq.n	1338 <tc_set_count_value+0x1c>
    132c:	2b08      	cmp	r3, #8
    132e:	d00b      	beq.n	1348 <tc_set_count_value+0x2c>
		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
			return STATUS_OK;

		default:
			return STATUS_ERR_INVALID_ARG;
    1330:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1332:	2b00      	cmp	r3, #0
    1334:	d004      	beq.n	1340 <tc_set_count_value+0x24>
	}
}
    1336:	4770      	bx	lr
			tc_module->COUNT8.COUNT.reg  = (uint8_t)count;
    1338:	b2c9      	uxtb	r1, r1
    133a:	7411      	strb	r1, [r2, #16]
			return STATUS_OK;
    133c:	2000      	movs	r0, #0
    133e:	e7fa      	b.n	1336 <tc_set_count_value+0x1a>
			tc_module->COUNT16.COUNT.reg = (uint16_t)count;
    1340:	b289      	uxth	r1, r1
    1342:	8211      	strh	r1, [r2, #16]
			return STATUS_OK;
    1344:	2000      	movs	r0, #0
    1346:	e7f6      	b.n	1336 <tc_set_count_value+0x1a>
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
    1348:	6111      	str	r1, [r2, #16]
			return STATUS_OK;
    134a:	2000      	movs	r0, #0
    134c:	e7f3      	b.n	1336 <tc_set_count_value+0x1a>

0000134e <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    134e:	6802      	ldr	r2, [r0, #0]
    1350:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1352:	b25b      	sxtb	r3, r3
    1354:	2b00      	cmp	r3, #0
    1356:	dbfb      	blt.n	1350 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1358:	7903      	ldrb	r3, [r0, #4]
    135a:	2b04      	cmp	r3, #4
    135c:	d005      	beq.n	136a <tc_get_count_value+0x1c>
    135e:	2b08      	cmp	r3, #8
    1360:	d009      	beq.n	1376 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1362:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    1364:	2b00      	cmp	r3, #0
    1366:	d003      	beq.n	1370 <tc_get_count_value+0x22>
}
    1368:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    136a:	7c10      	ldrb	r0, [r2, #16]
    136c:	b2c0      	uxtb	r0, r0
    136e:	e7fb      	b.n	1368 <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1370:	8a10      	ldrh	r0, [r2, #16]
    1372:	b280      	uxth	r0, r0
    1374:	e7f8      	b.n	1368 <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    1376:	6910      	ldr	r0, [r2, #16]
    1378:	e7f6      	b.n	1368 <tc_get_count_value+0x1a>

0000137a <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    137a:	1c93      	adds	r3, r2, #2
    137c:	009b      	lsls	r3, r3, #2
    137e:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1380:	2a02      	cmp	r2, #2
    1382:	d009      	beq.n	1398 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1384:	2a03      	cmp	r2, #3
    1386:	d00c      	beq.n	13a2 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1388:	2301      	movs	r3, #1
    138a:	4093      	lsls	r3, r2
    138c:	001a      	movs	r2, r3
    138e:	7e03      	ldrb	r3, [r0, #24]
    1390:	4313      	orrs	r3, r2
    1392:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1394:	2000      	movs	r0, #0
    1396:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1398:	7e03      	ldrb	r3, [r0, #24]
    139a:	2210      	movs	r2, #16
    139c:	4313      	orrs	r3, r2
    139e:	7603      	strb	r3, [r0, #24]
    13a0:	e7f8      	b.n	1394 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    13a2:	7e03      	ldrb	r3, [r0, #24]
    13a4:	2220      	movs	r2, #32
    13a6:	4313      	orrs	r3, r2
    13a8:	7603      	strb	r3, [r0, #24]
    13aa:	e7f3      	b.n	1394 <tc_register_callback+0x1a>

000013ac <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    13ac:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    13ae:	0080      	lsls	r0, r0, #2
    13b0:	4b16      	ldr	r3, [pc, #88]	; (140c <_tc_interrupt_handler+0x60>)
    13b2:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    13b4:	6823      	ldr	r3, [r4, #0]
    13b6:	7b9d      	ldrb	r5, [r3, #14]
    13b8:	7e22      	ldrb	r2, [r4, #24]
    13ba:	7e63      	ldrb	r3, [r4, #25]
    13bc:	4013      	ands	r3, r2
    13be:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    13c0:	07eb      	lsls	r3, r5, #31
    13c2:	d406      	bmi.n	13d2 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    13c4:	07ab      	lsls	r3, r5, #30
    13c6:	d40b      	bmi.n	13e0 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    13c8:	06eb      	lsls	r3, r5, #27
    13ca:	d410      	bmi.n	13ee <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    13cc:	06ab      	lsls	r3, r5, #26
    13ce:	d415      	bmi.n	13fc <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    13d0:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    13d2:	0020      	movs	r0, r4
    13d4:	68a3      	ldr	r3, [r4, #8]
    13d6:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    13d8:	2301      	movs	r3, #1
    13da:	6822      	ldr	r2, [r4, #0]
    13dc:	7393      	strb	r3, [r2, #14]
    13de:	e7f1      	b.n	13c4 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    13e0:	0020      	movs	r0, r4
    13e2:	68e3      	ldr	r3, [r4, #12]
    13e4:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    13e6:	2302      	movs	r3, #2
    13e8:	6822      	ldr	r2, [r4, #0]
    13ea:	7393      	strb	r3, [r2, #14]
    13ec:	e7ec      	b.n	13c8 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    13ee:	0020      	movs	r0, r4
    13f0:	6923      	ldr	r3, [r4, #16]
    13f2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    13f4:	2310      	movs	r3, #16
    13f6:	6822      	ldr	r2, [r4, #0]
    13f8:	7393      	strb	r3, [r2, #14]
    13fa:	e7e7      	b.n	13cc <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    13fc:	0020      	movs	r0, r4
    13fe:	6963      	ldr	r3, [r4, #20]
    1400:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1402:	6823      	ldr	r3, [r4, #0]
    1404:	2220      	movs	r2, #32
    1406:	739a      	strb	r2, [r3, #14]
}
    1408:	e7e2      	b.n	13d0 <_tc_interrupt_handler+0x24>
    140a:	46c0      	nop			; (mov r8, r8)
    140c:	20000270 	.word	0x20000270

00001410 <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1410:	b510      	push	{r4, lr}
    1412:	2000      	movs	r0, #0
    1414:	4b01      	ldr	r3, [pc, #4]	; (141c <TC1_Handler+0xc>)
    1416:	4798      	blx	r3
    1418:	bd10      	pop	{r4, pc}
    141a:	46c0      	nop			; (mov r8, r8)
    141c:	000013ad 	.word	0x000013ad

00001420 <TC2_Handler>:
    1420:	b510      	push	{r4, lr}
    1422:	2001      	movs	r0, #1
    1424:	4b01      	ldr	r3, [pc, #4]	; (142c <TC2_Handler+0xc>)
    1426:	4798      	blx	r3
    1428:	bd10      	pop	{r4, pc}
    142a:	46c0      	nop			; (mov r8, r8)
    142c:	000013ad 	.word	0x000013ad

00001430 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1430:	b510      	push	{r4, lr}
    1432:	b082      	sub	sp, #8
    1434:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1436:	4b0e      	ldr	r3, [pc, #56]	; (1470 <sercom_set_gclk_generator+0x40>)
    1438:	781b      	ldrb	r3, [r3, #0]
    143a:	2b00      	cmp	r3, #0
    143c:	d007      	beq.n	144e <sercom_set_gclk_generator+0x1e>
    143e:	2900      	cmp	r1, #0
    1440:	d105      	bne.n	144e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1442:	4b0b      	ldr	r3, [pc, #44]	; (1470 <sercom_set_gclk_generator+0x40>)
    1444:	785b      	ldrb	r3, [r3, #1]
    1446:	4283      	cmp	r3, r0
    1448:	d010      	beq.n	146c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    144a:	201d      	movs	r0, #29
    144c:	e00c      	b.n	1468 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    144e:	a901      	add	r1, sp, #4
    1450:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1452:	200d      	movs	r0, #13
    1454:	4b07      	ldr	r3, [pc, #28]	; (1474 <sercom_set_gclk_generator+0x44>)
    1456:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1458:	200d      	movs	r0, #13
    145a:	4b07      	ldr	r3, [pc, #28]	; (1478 <sercom_set_gclk_generator+0x48>)
    145c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    145e:	4b04      	ldr	r3, [pc, #16]	; (1470 <sercom_set_gclk_generator+0x40>)
    1460:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1462:	2201      	movs	r2, #1
    1464:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1466:	2000      	movs	r0, #0
}
    1468:	b002      	add	sp, #8
    146a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    146c:	2000      	movs	r0, #0
    146e:	e7fb      	b.n	1468 <sercom_set_gclk_generator+0x38>
    1470:	20000020 	.word	0x20000020
    1474:	000024b1 	.word	0x000024b1
    1478:	00002425 	.word	0x00002425

0000147c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    147c:	4b15      	ldr	r3, [pc, #84]	; (14d4 <_sercom_get_default_pad+0x58>)
    147e:	4298      	cmp	r0, r3
    1480:	d004      	beq.n	148c <_sercom_get_default_pad+0x10>
    1482:	4b15      	ldr	r3, [pc, #84]	; (14d8 <_sercom_get_default_pad+0x5c>)
    1484:	4298      	cmp	r0, r3
    1486:	d011      	beq.n	14ac <_sercom_get_default_pad+0x30>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1488:	2000      	movs	r0, #0
}
    148a:	4770      	bx	lr
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    148c:	2901      	cmp	r1, #1
    148e:	d007      	beq.n	14a0 <_sercom_get_default_pad+0x24>
    1490:	2900      	cmp	r1, #0
    1492:	d01b      	beq.n	14cc <_sercom_get_default_pad+0x50>
    1494:	2902      	cmp	r1, #2
    1496:	d005      	beq.n	14a4 <_sercom_get_default_pad+0x28>
    1498:	2903      	cmp	r1, #3
    149a:	d005      	beq.n	14a8 <_sercom_get_default_pad+0x2c>
	return 0;
    149c:	2000      	movs	r0, #0
    149e:	e7f4      	b.n	148a <_sercom_get_default_pad+0xe>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14a0:	480e      	ldr	r0, [pc, #56]	; (14dc <_sercom_get_default_pad+0x60>)
    14a2:	e7f2      	b.n	148a <_sercom_get_default_pad+0xe>
    14a4:	480e      	ldr	r0, [pc, #56]	; (14e0 <_sercom_get_default_pad+0x64>)
    14a6:	e7f0      	b.n	148a <_sercom_get_default_pad+0xe>
    14a8:	480e      	ldr	r0, [pc, #56]	; (14e4 <_sercom_get_default_pad+0x68>)
    14aa:	e7ee      	b.n	148a <_sercom_get_default_pad+0xe>
    14ac:	2901      	cmp	r1, #1
    14ae:	d007      	beq.n	14c0 <_sercom_get_default_pad+0x44>
    14b0:	2900      	cmp	r1, #0
    14b2:	d00d      	beq.n	14d0 <_sercom_get_default_pad+0x54>
    14b4:	2902      	cmp	r1, #2
    14b6:	d005      	beq.n	14c4 <_sercom_get_default_pad+0x48>
    14b8:	2903      	cmp	r1, #3
    14ba:	d005      	beq.n	14c8 <_sercom_get_default_pad+0x4c>
	return 0;
    14bc:	2000      	movs	r0, #0
    14be:	e7e4      	b.n	148a <_sercom_get_default_pad+0xe>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14c0:	4809      	ldr	r0, [pc, #36]	; (14e8 <_sercom_get_default_pad+0x6c>)
    14c2:	e7e2      	b.n	148a <_sercom_get_default_pad+0xe>
    14c4:	4809      	ldr	r0, [pc, #36]	; (14ec <_sercom_get_default_pad+0x70>)
    14c6:	e7e0      	b.n	148a <_sercom_get_default_pad+0xe>
    14c8:	4809      	ldr	r0, [pc, #36]	; (14f0 <_sercom_get_default_pad+0x74>)
    14ca:	e7de      	b.n	148a <_sercom_get_default_pad+0xe>
    14cc:	4809      	ldr	r0, [pc, #36]	; (14f4 <_sercom_get_default_pad+0x78>)
    14ce:	e7dc      	b.n	148a <_sercom_get_default_pad+0xe>
    14d0:	4809      	ldr	r0, [pc, #36]	; (14f8 <_sercom_get_default_pad+0x7c>)
    14d2:	e7da      	b.n	148a <_sercom_get_default_pad+0xe>
    14d4:	42000800 	.word	0x42000800
    14d8:	42000c00 	.word	0x42000c00
    14dc:	000f0002 	.word	0x000f0002
    14e0:	00080003 	.word	0x00080003
    14e4:	00090003 	.word	0x00090003
    14e8:	001f0002 	.word	0x001f0002
    14ec:	00180002 	.word	0x00180002
    14f0:	00190002 	.word	0x00190002
    14f4:	000e0002 	.word	0x000e0002
    14f8:	001e0002 	.word	0x001e0002

000014fc <_sercom_get_sercom_inst_index>:
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    14fc:	4b06      	ldr	r3, [pc, #24]	; (1518 <_sercom_get_sercom_inst_index+0x1c>)
    14fe:	4298      	cmp	r0, r3
    1500:	d008      	beq.n	1514 <_sercom_get_sercom_inst_index+0x18>
    1502:	4a06      	ldr	r2, [pc, #24]	; (151c <_sercom_get_sercom_inst_index+0x20>)
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1504:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1506:	4290      	cmp	r0, r2
    1508:	d001      	beq.n	150e <_sercom_get_sercom_inst_index+0x12>
}
    150a:	0018      	movs	r0, r3
    150c:	4770      	bx	lr
    150e:	3301      	adds	r3, #1
			return i;
    1510:	b2db      	uxtb	r3, r3
    1512:	e7fa      	b.n	150a <_sercom_get_sercom_inst_index+0xe>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1514:	2300      	movs	r3, #0
    1516:	e7fb      	b.n	1510 <_sercom_get_sercom_inst_index+0x14>
    1518:	42000800 	.word	0x42000800
    151c:	42000c00 	.word	0x42000c00

00001520 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1520:	4770      	bx	lr
	...

00001524 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1524:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1526:	4b09      	ldr	r3, [pc, #36]	; (154c <_sercom_set_handler+0x28>)
    1528:	781b      	ldrb	r3, [r3, #0]
    152a:	2b00      	cmp	r3, #0
    152c:	d10a      	bne.n	1544 <_sercom_set_handler+0x20>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    152e:	4c08      	ldr	r4, [pc, #32]	; (1550 <_sercom_set_handler+0x2c>)
    1530:	4d08      	ldr	r5, [pc, #32]	; (1554 <_sercom_set_handler+0x30>)
    1532:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    1534:	4b08      	ldr	r3, [pc, #32]	; (1558 <_sercom_set_handler+0x34>)
    1536:	2200      	movs	r2, #0
    1538:	601a      	str	r2, [r3, #0]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    153a:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    153c:	605a      	str	r2, [r3, #4]
		}

		_handler_table_initialized = true;
    153e:	3201      	adds	r2, #1
    1540:	4b02      	ldr	r3, [pc, #8]	; (154c <_sercom_set_handler+0x28>)
    1542:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1544:	0080      	lsls	r0, r0, #2
    1546:	4b02      	ldr	r3, [pc, #8]	; (1550 <_sercom_set_handler+0x2c>)
    1548:	50c1      	str	r1, [r0, r3]
}
    154a:	bd30      	pop	{r4, r5, pc}
    154c:	20000022 	.word	0x20000022
    1550:	20000024 	.word	0x20000024
    1554:	00001521 	.word	0x00001521
    1558:	20000278 	.word	0x20000278

0000155c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    155c:	b510      	push	{r4, lr}
    155e:	b082      	sub	sp, #8
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1560:	ac01      	add	r4, sp, #4
    1562:	2309      	movs	r3, #9
    1564:	7023      	strb	r3, [r4, #0]
    1566:	3301      	adds	r3, #1
    1568:	7063      	strb	r3, [r4, #1]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    156a:	4b02      	ldr	r3, [pc, #8]	; (1574 <_sercom_get_interrupt_vector+0x18>)
    156c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    156e:	5620      	ldrsb	r0, [r4, r0]
}
    1570:	b002      	add	sp, #8
    1572:	bd10      	pop	{r4, pc}
    1574:	000014fd 	.word	0x000014fd

00001578 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1578:	b510      	push	{r4, lr}
    157a:	4b02      	ldr	r3, [pc, #8]	; (1584 <SERCOM0_Handler+0xc>)
    157c:	681b      	ldr	r3, [r3, #0]
    157e:	2000      	movs	r0, #0
    1580:	4798      	blx	r3
    1582:	bd10      	pop	{r4, pc}
    1584:	20000024 	.word	0x20000024

00001588 <SERCOM1_Handler>:
    1588:	b510      	push	{r4, lr}
    158a:	4b02      	ldr	r3, [pc, #8]	; (1594 <SERCOM1_Handler+0xc>)
    158c:	685b      	ldr	r3, [r3, #4]
    158e:	2001      	movs	r0, #1
    1590:	4798      	blx	r3
    1592:	bd10      	pop	{r4, pc}
    1594:	20000024 	.word	0x20000024

00001598 <pwm_detection_callback>:
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
	extint_chan_set_config(PWM_EIC_LINE, &config_extint_chan);
}

void pwm_detection_callback()
{
    1598:	b570      	push	{r4, r5, r6, lr}
	static bool interrupt_edge = true;
	static int count_i = 0;
	Eic *const EIC_module = _extint_get_eic_from_channel(PWM_EIC_LINE);
	if(interrupt_edge == true )
    159a:	4b1c      	ldr	r3, [pc, #112]	; (160c <pwm_detection_callback+0x74>)
    159c:	781b      	ldrb	r3, [r3, #0]
    159e:	2b00      	cmp	r3, #0
    15a0:	d11b      	bne.n	15da <pwm_detection_callback+0x42>
		EIC_module->CONFIG[0].reg |= 0x20000000;
		interrupt_edge = false;
	}
	else
	{
		pwm_rawvalue[count_i] = tc_get_count_value(&tc_instance2);
    15a2:	4d1b      	ldr	r5, [pc, #108]	; (1610 <pwm_detection_callback+0x78>)
    15a4:	682c      	ldr	r4, [r5, #0]
    15a6:	481b      	ldr	r0, [pc, #108]	; (1614 <pwm_detection_callback+0x7c>)
    15a8:	4b1b      	ldr	r3, [pc, #108]	; (1618 <pwm_detection_callback+0x80>)
    15aa:	4798      	blx	r3
    15ac:	00a4      	lsls	r4, r4, #2
    15ae:	4b1b      	ldr	r3, [pc, #108]	; (161c <pwm_detection_callback+0x84>)
    15b0:	50e0      	str	r0, [r4, r3]
		interrupt_edge = true;
    15b2:	2201      	movs	r2, #1
    15b4:	4b15      	ldr	r3, [pc, #84]	; (160c <pwm_detection_callback+0x74>)
    15b6:	701a      	strb	r2, [r3, #0]
		
		//pwm_value = (CONSTANT_TIMER/pwm_rawvalue[count_i]); //gives the hertz
		EIC_module->CONFIG[0].reg &= 0x8FFFFFFF;
    15b8:	4b19      	ldr	r3, [pc, #100]	; (1620 <pwm_detection_callback+0x88>)
    15ba:	699a      	ldr	r2, [r3, #24]
    15bc:	4919      	ldr	r1, [pc, #100]	; (1624 <pwm_detection_callback+0x8c>)
    15be:	400a      	ands	r2, r1
    15c0:	619a      	str	r2, [r3, #24]
		EIC_module->CONFIG[0].reg |= 0x10000000;
    15c2:	6999      	ldr	r1, [r3, #24]
    15c4:	2280      	movs	r2, #128	; 0x80
    15c6:	0552      	lsls	r2, r2, #21
    15c8:	430a      	orrs	r2, r1
    15ca:	619a      	str	r2, [r3, #24]
		
		count_i ++;
    15cc:	682b      	ldr	r3, [r5, #0]
    15ce:	3301      	adds	r3, #1
		if(count_i ==  10)
    15d0:	2b0a      	cmp	r3, #10
    15d2:	d014      	beq.n	15fe <pwm_detection_callback+0x66>
		count_i ++;
    15d4:	4a0e      	ldr	r2, [pc, #56]	; (1610 <pwm_detection_callback+0x78>)
    15d6:	6013      	str	r3, [r2, #0]
    15d8:	e010      	b.n	15fc <pwm_detection_callback+0x64>
		tc_set_count_value(&tc_instance2, 0);
    15da:	2100      	movs	r1, #0
    15dc:	480d      	ldr	r0, [pc, #52]	; (1614 <pwm_detection_callback+0x7c>)
    15de:	4b12      	ldr	r3, [pc, #72]	; (1628 <pwm_detection_callback+0x90>)
    15e0:	4798      	blx	r3
		EIC_module->CONFIG[0].reg &= 0x8FFFFFFF;
    15e2:	4b0f      	ldr	r3, [pc, #60]	; (1620 <pwm_detection_callback+0x88>)
    15e4:	699a      	ldr	r2, [r3, #24]
    15e6:	490f      	ldr	r1, [pc, #60]	; (1624 <pwm_detection_callback+0x8c>)
    15e8:	400a      	ands	r2, r1
    15ea:	619a      	str	r2, [r3, #24]
		EIC_module->CONFIG[0].reg |= 0x20000000;
    15ec:	6999      	ldr	r1, [r3, #24]
    15ee:	2280      	movs	r2, #128	; 0x80
    15f0:	0592      	lsls	r2, r2, #22
    15f2:	430a      	orrs	r2, r1
    15f4:	619a      	str	r2, [r3, #24]
		interrupt_edge = false;
    15f6:	2200      	movs	r2, #0
    15f8:	4b04      	ldr	r3, [pc, #16]	; (160c <pwm_detection_callback+0x74>)
    15fa:	701a      	strb	r2, [r3, #0]
		}
		
	}
	//Convert raw value
	
}
    15fc:	bd70      	pop	{r4, r5, r6, pc}
			count_i = 0;
    15fe:	2200      	movs	r2, #0
    1600:	4b03      	ldr	r3, [pc, #12]	; (1610 <pwm_detection_callback+0x78>)
    1602:	601a      	str	r2, [r3, #0]
			pwm_available = true;
    1604:	3201      	adds	r2, #1
    1606:	4b09      	ldr	r3, [pc, #36]	; (162c <pwm_detection_callback+0x94>)
    1608:	701a      	strb	r2, [r3, #0]
}
    160a:	e7f7      	b.n	15fc <pwm_detection_callback+0x64>
    160c:	20000000 	.word	0x20000000
    1610:	2000002c 	.word	0x2000002c
    1614:	20000280 	.word	0x20000280
    1618:	0000134f 	.word	0x0000134f
    161c:	20000194 	.word	0x20000194
    1620:	40001800 	.word	0x40001800
    1624:	8fffffff 	.word	0x8fffffff
    1628:	0000131d 	.word	0x0000131d
    162c:	20000190 	.word	0x20000190

00001630 <config_tc2>:
{
    1630:	b510      	push	{r4, lr}
    1632:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1634:	aa01      	add	r2, sp, #4
    1636:	2300      	movs	r3, #0
    1638:	2100      	movs	r1, #0
    163a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    163c:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    163e:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1640:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1642:	2000      	movs	r0, #0
    1644:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1646:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1648:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    164a:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    164c:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    164e:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1650:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1652:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1654:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1656:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1658:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    165a:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    165c:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    165e:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1660:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64; //256
    1662:	23a0      	movs	r3, #160	; 0xa0
    1664:	00db      	lsls	r3, r3, #3
    1666:	8093      	strh	r3, [r2, #4]
	tc_init(&tc_instance2, TC2, &config_tc);
    1668:	4c07      	ldr	r4, [pc, #28]	; (1688 <config_tc2+0x58>)
    166a:	4908      	ldr	r1, [pc, #32]	; (168c <config_tc2+0x5c>)
    166c:	0020      	movs	r0, r4
    166e:	4b08      	ldr	r3, [pc, #32]	; (1690 <config_tc2+0x60>)
    1670:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1672:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1674:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1676:	b25b      	sxtb	r3, r3
    1678:	2b00      	cmp	r3, #0
    167a:	dbfb      	blt.n	1674 <config_tc2+0x44>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    167c:	8813      	ldrh	r3, [r2, #0]
    167e:	2102      	movs	r1, #2
    1680:	430b      	orrs	r3, r1
    1682:	8013      	strh	r3, [r2, #0]
}
    1684:	b00e      	add	sp, #56	; 0x38
    1686:	bd10      	pop	{r4, pc}
    1688:	20000280 	.word	0x20000280
    168c:	42001c00 	.word	0x42001c00
    1690:	000010ed 	.word	0x000010ed

00001694 <configure_pwm_rising_extint>:
{
    1694:	b510      	push	{r4, lr}
    1696:	b084      	sub	sp, #16
	extint_chan_get_config_defaults(&config_extint_chan);
    1698:	ac01      	add	r4, sp, #4
    169a:	0020      	movs	r0, r4
    169c:	4b08      	ldr	r3, [pc, #32]	; (16c0 <configure_pwm_rising_extint+0x2c>)
    169e:	4798      	blx	r3
	config_extint_chan.gpio_pin           = PWM_PIN_EIC;
    16a0:	2309      	movs	r3, #9
    16a2:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = PWM_PIN_MUX;
    16a4:	2390      	movs	r3, #144	; 0x90
    16a6:	031b      	lsls	r3, r3, #12
    16a8:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_DOWN;
    16aa:	2302      	movs	r3, #2
    16ac:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    16ae:	3b01      	subs	r3, #1
    16b0:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(PWM_EIC_LINE, &config_extint_chan);
    16b2:	0021      	movs	r1, r4
    16b4:	2007      	movs	r0, #7
    16b6:	4b03      	ldr	r3, [pc, #12]	; (16c4 <configure_pwm_rising_extint+0x30>)
    16b8:	4798      	blx	r3
}
    16ba:	b004      	add	sp, #16
    16bc:	bd10      	pop	{r4, pc}
    16be:	46c0      	nop			; (mov r8, r8)
    16c0:	00000231 	.word	0x00000231
    16c4:	00000245 	.word	0x00000245

000016c8 <configure_ext_callback>:


void configure_ext_callback()
{
    16c8:	b510      	push	{r4, lr}
	extint_register_callback(pwm_detection_callback,PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    16ca:	2200      	movs	r2, #0
    16cc:	2107      	movs	r1, #7
    16ce:	4804      	ldr	r0, [pc, #16]	; (16e0 <configure_ext_callback+0x18>)
    16d0:	4b04      	ldr	r3, [pc, #16]	; (16e4 <configure_ext_callback+0x1c>)
    16d2:	4798      	blx	r3
	extint_chan_enable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    16d4:	2100      	movs	r1, #0
    16d6:	2007      	movs	r0, #7
    16d8:	4b03      	ldr	r3, [pc, #12]	; (16e8 <configure_ext_callback+0x20>)
    16da:	4798      	blx	r3
}
    16dc:	bd10      	pop	{r4, pc}
    16de:	46c0      	nop			; (mov r8, r8)
    16e0:	00001599 	.word	0x00001599
    16e4:	000000ed 	.word	0x000000ed
    16e8:	00000119 	.word	0x00000119

000016ec <initialize_find_pwm>:
//Initialize timer and external interrupt

void initialize_find_pwm()
{
    16ec:	b510      	push	{r4, lr}
	
	config_tc2();
    16ee:	4b03      	ldr	r3, [pc, #12]	; (16fc <initialize_find_pwm+0x10>)
    16f0:	4798      	blx	r3
	configure_pwm_rising_extint();
    16f2:	4b03      	ldr	r3, [pc, #12]	; (1700 <initialize_find_pwm+0x14>)
    16f4:	4798      	blx	r3
	configure_ext_callback();
    16f6:	4b03      	ldr	r3, [pc, #12]	; (1704 <initialize_find_pwm+0x18>)
    16f8:	4798      	blx	r3
	
}  
    16fa:	bd10      	pop	{r4, pc}
    16fc:	00001631 	.word	0x00001631
    1700:	00001695 	.word	0x00001695
    1704:	000016c9 	.word	0x000016c9

00001708 <write_data_encoders>:
 */ 


// Helper function to just execute a simple write
void write_data_encoders(uint8_t *bufferSend, uint8_t length, struct i2c_master_module *const module)
{
    1708:	b570      	push	{r4, r5, r6, lr}
    170a:	b084      	sub	sp, #16
    170c:	0016      	movs	r6, r2
	struct i2c_master_packet packet = {
    170e:	ab01      	add	r3, sp, #4
    1710:	225e      	movs	r2, #94	; 0x5e
    1712:	801a      	strh	r2, [r3, #0]
    1714:	8059      	strh	r1, [r3, #2]
    1716:	9002      	str	r0, [sp, #8]
    1718:	2200      	movs	r2, #0
    171a:	721a      	strb	r2, [r3, #8]
    171c:	725a      	strb	r2, [r3, #9]
    171e:	729a      	strb	r2, [r3, #10]
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code  = 0x0,
	};
	do {
		error_code = i2c_master_write_packet_wait(module, &packet);
    1720:	4d04      	ldr	r5, [pc, #16]	; (1734 <write_data_encoders+0x2c>)
    1722:	4c05      	ldr	r4, [pc, #20]	; (1738 <write_data_encoders+0x30>)
    1724:	a901      	add	r1, sp, #4
    1726:	0030      	movs	r0, r6
    1728:	47a8      	blx	r5
    172a:	7020      	strb	r0, [r4, #0]
		
	}
	while (error_code != STATUS_OK);
    172c:	2800      	cmp	r0, #0
    172e:	d1f9      	bne.n	1724 <write_data_encoders+0x1c>
	
}
    1730:	b004      	add	sp, #16
    1732:	bd70      	pop	{r4, r5, r6, pc}
    1734:	0000085d 	.word	0x0000085d
    1738:	20000320 	.word	0x20000320

0000173c <config_I2C_SERCOM2>:

void config_I2C_SERCOM2()
{
    173c:	b570      	push	{r4, r5, r6, lr}
    173e:	b08e      	sub	sp, #56	; 0x38
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    1740:	ab01      	add	r3, sp, #4
    1742:	4a24      	ldr	r2, [pc, #144]	; (17d4 <config_I2C_SERCOM2+0x98>)
    1744:	9202      	str	r2, [sp, #8]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    1746:	2200      	movs	r2, #0
    1748:	9203      	str	r2, [sp, #12]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    174a:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    174c:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
    174e:	2101      	movs	r1, #1
    1750:	4249      	negs	r1, r1
    1752:	8299      	strh	r1, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    1754:	9208      	str	r2, [sp, #32]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    1756:	9209      	str	r2, [sp, #36]	; 0x24
	config->scl_low_timeout  = false;
    1758:	3125      	adds	r1, #37	; 0x25
    175a:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    175c:	920b      	str	r2, [sp, #44]	; 0x2c
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    175e:	3108      	adds	r1, #8
    1760:	545a      	strb	r2, [r3, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    1762:	3101      	adds	r1, #1
    1764:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
    1766:	3101      	adds	r1, #1
    1768:	545a      	strb	r2, [r3, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    176a:	32d7      	adds	r2, #215	; 0xd7
    176c:	861a      	strh	r2, [r3, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
	config_i2c_master.buffer_timeout = 40000;
    176e:	4a1a      	ldr	r2, [pc, #104]	; (17d8 <config_I2C_SERCOM2+0x9c>)
    1770:	82da      	strh	r2, [r3, #22]
	// Fast mode Baud rate
	config_i2c_master.baud_rate        = I2C_MASTER_BAUD_RATE_400KHZ;
    1772:	22c8      	movs	r2, #200	; 0xc8
    1774:	0052      	lsls	r2, r2, #1
    1776:	9201      	str	r2, [sp, #4]
	config_i2c_master.start_hold_time  = I2C_MASTER_START_HOLD_TIME_400NS_800NS;
    1778:	22c0      	movs	r2, #192	; 0xc0
    177a:	0392      	lsls	r2, r2, #14
    177c:	9205      	str	r2, [sp, #20]
	/* Initialize and enable device with config. */
	do
	{
		error_code = i2c_master_init(&i2c_master_encoder, ENCODER_SERCOMM_2 , &config_i2c_master);
    177e:	4e17      	ldr	r6, [pc, #92]	; (17dc <config_I2C_SERCOM2+0xa0>)
    1780:	4d17      	ldr	r5, [pc, #92]	; (17e0 <config_I2C_SERCOM2+0xa4>)
    1782:	4c18      	ldr	r4, [pc, #96]	; (17e4 <config_I2C_SERCOM2+0xa8>)
    1784:	aa01      	add	r2, sp, #4
    1786:	4918      	ldr	r1, [pc, #96]	; (17e8 <config_I2C_SERCOM2+0xac>)
    1788:	0030      	movs	r0, r6
    178a:	47a8      	blx	r5
    178c:	7020      	strb	r0, [r4, #0]
	}
	while(error_code != STATUS_OK);
    178e:	2800      	cmp	r0, #0
    1790:	d1f8      	bne.n	1784 <config_I2C_SERCOM2+0x48>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1792:	4b12      	ldr	r3, [pc, #72]	; (17dc <config_I2C_SERCOM2+0xa0>)
    1794:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1796:	2207      	movs	r2, #7
    1798:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    179a:	421a      	tst	r2, r3
    179c:	d1fc      	bne.n	1798 <config_I2C_SERCOM2+0x5c>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    179e:	6823      	ldr	r3, [r4, #0]
    17a0:	2202      	movs	r2, #2
    17a2:	4313      	orrs	r3, r2
    17a4:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    17a6:	4d0d      	ldr	r5, [pc, #52]	; (17dc <config_I2C_SERCOM2+0xa0>)
    17a8:	6828      	ldr	r0, [r5, #0]
    17aa:	4b10      	ldr	r3, [pc, #64]	; (17ec <config_I2C_SERCOM2+0xb0>)
    17ac:	4798      	blx	r3
    17ae:	231f      	movs	r3, #31
    17b0:	4018      	ands	r0, r3
    17b2:	3b1e      	subs	r3, #30
    17b4:	4083      	lsls	r3, r0
    17b6:	4a0e      	ldr	r2, [pc, #56]	; (17f0 <config_I2C_SERCOM2+0xb4>)
    17b8:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    17ba:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    17bc:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    17be:	2110      	movs	r1, #16
    17c0:	8b62      	ldrh	r2, [r4, #26]
    17c2:	420a      	tst	r2, r1
    17c4:	d104      	bne.n	17d0 <config_I2C_SERCOM2+0x94>
		timeout_counter++;
    17c6:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    17c8:	4283      	cmp	r3, r0
    17ca:	d3f9      	bcc.n	17c0 <config_I2C_SERCOM2+0x84>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    17cc:	2310      	movs	r3, #16
    17ce:	8363      	strh	r3, [r4, #26]
	i2c_master_enable(&i2c_master_encoder);
}
    17d0:	b00e      	add	sp, #56	; 0x38
    17d2:	bd70      	pop	{r4, r5, r6, pc}
    17d4:	00000d48 	.word	0x00000d48
    17d8:	ffff9c40 	.word	0xffff9c40
    17dc:	200002f8 	.word	0x200002f8
    17e0:	000002ed 	.word	0x000002ed
    17e4:	20000320 	.word	0x20000320
    17e8:	42000800 	.word	0x42000800
    17ec:	0000155d 	.word	0x0000155d
    17f0:	e000e100 	.word	0xe000e100

000017f4 <initialize_encoder>:


void initialize_encoder()
{
    17f4:	b500      	push	{lr}
    17f6:	b083      	sub	sp, #12
	
	unsigned char bufferSend[4];
	// Disable the temperature sensor, Parity test disabled, enable the interrupt, FAST mode
	bufferSend[0] = 0b00000000;
    17f8:	a801      	add	r0, sp, #4
    17fa:	2300      	movs	r3, #0
    17fc:	7003      	strb	r3, [r0, #0]
	bufferSend[1] = 0b00000010;
    17fe:	2202      	movs	r2, #2
    1800:	7042      	strb	r2, [r0, #1]
	bufferSend[2] = 0b00000000;
    1802:	7083      	strb	r3, [r0, #2]
	bufferSend[3] = 0b10000000;
    1804:	3380      	adds	r3, #128	; 0x80
    1806:	70c3      	strb	r3, [r0, #3]
	//
	write_data_encoders(bufferSend, 4 , &i2c_master_encoder);
    1808:	4a02      	ldr	r2, [pc, #8]	; (1814 <initialize_encoder+0x20>)
    180a:	2104      	movs	r1, #4
    180c:	4b02      	ldr	r3, [pc, #8]	; (1818 <initialize_encoder+0x24>)
    180e:	4798      	blx	r3
		
}
    1810:	b003      	add	sp, #12
    1812:	bd00      	pop	{pc}
    1814:	200002f8 	.word	0x200002f8
    1818:	00001709 	.word	0x00001709

0000181c <config_encoder>:

void config_encoder()
{
    181c:	b510      	push	{r4, lr}
	config_I2C_SERCOM2(); 
    181e:	4b02      	ldr	r3, [pc, #8]	; (1828 <config_encoder+0xc>)
    1820:	4798      	blx	r3
	initialize_encoder();
    1822:	4b02      	ldr	r3, [pc, #8]	; (182c <config_encoder+0x10>)
    1824:	4798      	blx	r3
}
    1826:	bd10      	pop	{r4, pc}
    1828:	0000173d 	.word	0x0000173d
    182c:	000017f5 	.word	0x000017f5

00001830 <configure_encoder>:
void config_encoder_modules()
{
	config_encoder();
}
void configure_encoder()
{
    1830:	b510      	push	{r4, lr}
	config_encoder();
    1832:	4b01      	ldr	r3, [pc, #4]	; (1838 <configure_encoder+0x8>)
    1834:	4798      	blx	r3
	config_encoder_modules();
}
    1836:	bd10      	pop	{r4, pc}
    1838:	0000181d 	.word	0x0000181d

0000183c <config_tc1>:

void config_tc1()
{
    183c:	b500      	push	{lr}
    183e:	b08f      	sub	sp, #60	; 0x3c
	config->clock_source               = GCLK_GENERATOR_0;
    1840:	aa01      	add	r2, sp, #4
    1842:	2300      	movs	r3, #0
    1844:	2100      	movs	r1, #0
    1846:	7013      	strb	r3, [r2, #0]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1848:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    184a:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    184c:	2000      	movs	r0, #0
    184e:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1850:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1852:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1854:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1856:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1858:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    185a:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    185c:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    185e:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1860:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1862:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1864:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    1866:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    1868:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    186a:	8593      	strh	r3, [r2, #44]	; 0x2c
	
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT; //8
    186c:	3304      	adds	r3, #4
    186e:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_0;
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8; //64
    1870:	23c0      	movs	r3, #192	; 0xc0
    1872:	009b      	lsls	r3, r3, #2
    1874:	8093      	strh	r3, [r2, #4]
	config_tc.count_direction = TC_COUNT_DIRECTION_UP;
	config_tc.counter_8_bit.period = 0x55;
    1876:	2155      	movs	r1, #85	; 0x55
    1878:	2329      	movs	r3, #41	; 0x29
    187a:	54d1      	strb	r1, [r2, r3]
	tc_init(&tc_instance1, TC1, &config_tc);
    187c:	4902      	ldr	r1, [pc, #8]	; (1888 <config_tc1+0x4c>)
    187e:	4803      	ldr	r0, [pc, #12]	; (188c <config_tc1+0x50>)
    1880:	4b03      	ldr	r3, [pc, #12]	; (1890 <config_tc1+0x54>)
    1882:	4798      	blx	r3
	//tc_enable(&tc_instance1);
	
	
}
    1884:	b00f      	add	sp, #60	; 0x3c
    1886:	bd00      	pop	{pc}
    1888:	42001800 	.word	0x42001800
    188c:	200002dc 	.word	0x200002dc
    1890:	000010ed 	.word	0x000010ed

00001894 <config_callbacks_tc1>:


void config_callbacks_tc1()
{
    1894:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance1, tc_callback_servo_control ,TC_CALLBACK_OVERFLOW);
    1896:	4c0c      	ldr	r4, [pc, #48]	; (18c8 <config_callbacks_tc1+0x34>)
    1898:	2200      	movs	r2, #0
    189a:	490c      	ldr	r1, [pc, #48]	; (18cc <config_callbacks_tc1+0x38>)
    189c:	0020      	movs	r0, r4
    189e:	4b0c      	ldr	r3, [pc, #48]	; (18d0 <config_callbacks_tc1+0x3c>)
    18a0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    18a2:	6820      	ldr	r0, [r4, #0]
    18a4:	4b0b      	ldr	r3, [pc, #44]	; (18d4 <config_callbacks_tc1+0x40>)
    18a6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    18a8:	4b0b      	ldr	r3, [pc, #44]	; (18d8 <config_callbacks_tc1+0x44>)
    18aa:	5c1a      	ldrb	r2, [r3, r0]
    18ac:	231f      	movs	r3, #31
    18ae:	4013      	ands	r3, r2
    18b0:	2201      	movs	r2, #1
    18b2:	0011      	movs	r1, r2
    18b4:	4099      	lsls	r1, r3
    18b6:	4b09      	ldr	r3, [pc, #36]	; (18dc <config_callbacks_tc1+0x48>)
    18b8:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    18ba:	7e63      	ldrb	r3, [r4, #25]
    18bc:	2101      	movs	r1, #1
    18be:	430b      	orrs	r3, r1
    18c0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    18c2:	6823      	ldr	r3, [r4, #0]
    18c4:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&tc_instance1, TC_CALLBACK_OVERFLOW);
}
    18c6:	bd10      	pop	{r4, pc}
    18c8:	200002dc 	.word	0x200002dc
    18cc:	00001f91 	.word	0x00001f91
    18d0:	0000137b 	.word	0x0000137b
    18d4:	000010c9 	.word	0x000010c9
    18d8:	00002a40 	.word	0x00002a40
    18dc:	e000e100 	.word	0xe000e100

000018e0 <configure_pid_servo_control>:


void configure_pid_servo_control()
{
    18e0:	b510      	push	{r4, lr}
	config_tc1();
    18e2:	4b02      	ldr	r3, [pc, #8]	; (18ec <configure_pid_servo_control+0xc>)
    18e4:	4798      	blx	r3
	config_callbacks_tc1();
    18e6:	4b02      	ldr	r3, [pc, #8]	; (18f0 <configure_pid_servo_control+0x10>)
    18e8:	4798      	blx	r3
}
    18ea:	bd10      	pop	{r4, pc}
    18ec:	0000183d 	.word	0x0000183d
    18f0:	00001895 	.word	0x00001895

000018f4 <configure_enable_pins>:

void configure_enable_pins()
{
    18f4:	b530      	push	{r4, r5, lr}
    18f6:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    18f8:	ac01      	add	r4, sp, #4
    18fa:	2301      	movs	r3, #1
    18fc:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    18fe:	2200      	movs	r2, #0
    1900:	70a2      	strb	r2, [r4, #2]
	
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    1902:	7023      	strb	r3, [r4, #0]
		
	port_pin_set_config(ENABLE_MOTOR_1, &config_port_pin);
    1904:	0021      	movs	r1, r4
    1906:	2019      	movs	r0, #25
    1908:	4d09      	ldr	r5, [pc, #36]	; (1930 <configure_enable_pins+0x3c>)
    190a:	47a8      	blx	r5
	port_pin_set_config(ENABLE_MOTOR_2, &config_port_pin);
    190c:	0021      	movs	r1, r4
    190e:	2018      	movs	r0, #24
    1910:	47a8      	blx	r5
	port_pin_set_config(SLEEP_PIN, &config_port_pin);
    1912:	0021      	movs	r1, r4
    1914:	2008      	movs	r0, #8
    1916:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1918:	4b06      	ldr	r3, [pc, #24]	; (1934 <configure_enable_pins+0x40>)
    191a:	2280      	movs	r2, #128	; 0x80
    191c:	0492      	lsls	r2, r2, #18
    191e:	619a      	str	r2, [r3, #24]
    1920:	2280      	movs	r2, #128	; 0x80
    1922:	0452      	lsls	r2, r2, #17
    1924:	619a      	str	r2, [r3, #24]
    1926:	2280      	movs	r2, #128	; 0x80
    1928:	0052      	lsls	r2, r2, #1
    192a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(ENABLE_MOTOR_1,true);
	port_pin_set_output_level(ENABLE_MOTOR_2,true);
	port_pin_set_output_level(SLEEP_PIN,DONT_SLEEP);
	
	
}
    192c:	b003      	add	sp, #12
    192e:	bd30      	pop	{r4, r5, pc}
    1930:	000002bd 	.word	0x000002bd
    1934:	41004400 	.word	0x41004400

00001938 <config_motors>:


void config_motors(void)
{
    1938:	b570      	push	{r4, r5, r6, lr}
    193a:	b0aa      	sub	sp, #168	; 0xa8
	
	struct tcc_config config_tcc;
	tcc_get_config_defaults(&config_tcc, TCC0);
    193c:	4e17      	ldr	r6, [pc, #92]	; (199c <config_motors+0x64>)
    193e:	ac01      	add	r4, sp, #4
    1940:	0031      	movs	r1, r6
    1942:	0020      	movs	r0, r4
    1944:	4b16      	ldr	r3, [pc, #88]	; (19a0 <config_motors+0x68>)
    1946:	4798      	blx	r3
	config_tcc.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV256;
    1948:	2306      	movs	r3, #6
    194a:	72e3      	strb	r3, [r4, #11]
	config_tcc.counter.period = 0x00FF;
    194c:	33f9      	adds	r3, #249	; 0xf9
    194e:	6063      	str	r3, [r4, #4]
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    1950:	3bfd      	subs	r3, #253	; 0xfd
    1952:	7623      	strb	r3, [r4, #24]
	
	
	//
	//
	config_tcc.compare.wave_polarity[MOTOR_CH_1]  = TCC_WAVE_POLARITY_0;
    1954:	2300      	movs	r3, #0
    1956:	7523      	strb	r3, [r4, #20]
	config_tcc.compare.wave_polarity[MOTOR_CH_2]  = TCC_WAVE_POLARITY_0;
    1958:	7563      	strb	r3, [r4, #21]
	
	//
	//
	config_tcc.compare.match[MOTOR_CH_1]			 = 0;
    195a:	61e3      	str	r3, [r4, #28]
	config_tcc.pins.enable_wave_out_pin[MOTOR_WO_1] = true;
    195c:	2201      	movs	r2, #1
    195e:	2198      	movs	r1, #152	; 0x98
    1960:	5462      	strb	r2, [r4, r1]
	
	///
	config_tcc.pins.wave_out_pin[MOTOR_WO_1]        = PIN_PA04F_TCC0_WO0; 
    1962:	3994      	subs	r1, #148	; 0x94
    1964:	65a1      	str	r1, [r4, #88]	; 0x58
	config_tcc.pins.wave_out_pin_mux[MOTOR_WO_1]    = PINMUX_PA04F_TCC0_WO0;
    1966:	490f      	ldr	r1, [pc, #60]	; (19a4 <config_motors+0x6c>)
    1968:	67a1      	str	r1, [r4, #120]	; 0x78
	
	///
	config_tcc.compare.match[MOTOR_CH_2] = 0;
    196a:	6223      	str	r3, [r4, #32]
	config_tcc.pins.enable_wave_out_pin[MOTOR_WO_2] = true;
    196c:	3399      	adds	r3, #153	; 0x99
    196e:	54e2      	strb	r2, [r4, r3]
	config_tcc.pins.wave_out_pin[MOTOR_WO_2]        = PIN_PA05F_TCC0_WO1; 
    1970:	3b94      	subs	r3, #148	; 0x94
    1972:	65e3      	str	r3, [r4, #92]	; 0x5c
	config_tcc.pins.wave_out_pin_mux[MOTOR_WO_2]    = PINMUX_PA05F_TCC0_WO1; 
    1974:	4b0c      	ldr	r3, [pc, #48]	; (19a8 <config_motors+0x70>)
    1976:	67e3      	str	r3, [r4, #124]	; 0x7c
	

	tcc_init(&tcc_instance0, TCC0, &config_tcc);
    1978:	4d0c      	ldr	r5, [pc, #48]	; (19ac <config_motors+0x74>)
    197a:	0022      	movs	r2, r4
    197c:	0031      	movs	r1, r6
    197e:	0028      	movs	r0, r5
    1980:	4b0b      	ldr	r3, [pc, #44]	; (19b0 <config_motors+0x78>)
    1982:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    1984:	682a      	ldr	r2, [r5, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    1986:	2102      	movs	r1, #2
    1988:	6893      	ldr	r3, [r2, #8]
    198a:	4219      	tst	r1, r3
    198c:	d1fc      	bne.n	1988 <config_motors+0x50>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    198e:	6813      	ldr	r3, [r2, #0]
    1990:	2102      	movs	r1, #2
    1992:	430b      	orrs	r3, r1
    1994:	6013      	str	r3, [r2, #0]
	tcc_enable(&tcc_instance0);
}
    1996:	b02a      	add	sp, #168	; 0xa8
    1998:	bd70      	pop	{r4, r5, r6, pc}
    199a:	46c0      	nop			; (mov r8, r8)
    199c:	42001400 	.word	0x42001400
    19a0:	00000b99 	.word	0x00000b99
    19a4:	00040005 	.word	0x00040005
    19a8:	00050005 	.word	0x00050005
    19ac:	2000029c 	.word	0x2000029c
    19b0:	00000cd5 	.word	0x00000cd5

000019b4 <enable_motor>:
{
	configure_enable_pins();
}

void enable_motor()
{
    19b4:	b510      	push	{r4, lr}
	configure_enable_pins();
    19b6:	4b02      	ldr	r3, [pc, #8]	; (19c0 <enable_motor+0xc>)
    19b8:	4798      	blx	r3
	configure_pins();
	config_motors();
    19ba:	4b02      	ldr	r3, [pc, #8]	; (19c4 <enable_motor+0x10>)
    19bc:	4798      	blx	r3
}
    19be:	bd10      	pop	{r4, pc}
    19c0:	000018f5 	.word	0x000018f5
    19c4:	00001939 	.word	0x00001939

000019c8 <set_motor>:

// PWM is on AIN1/AIN2 - PA12 and PA20
void set_motor(uint8_t dir, uint8_t speed)
{
    19c8:	b570      	push	{r4, r5, r6, lr}
    19ca:	000c      	movs	r4, r1
	if(dir == 0)
    19cc:	2800      	cmp	r0, #0
    19ce:	d00a      	beq.n	19e6 <set_motor+0x1e>
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_1, speed);
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_2, 0);
	}
	else
	{
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_1, 0);
    19d0:	4e0a      	ldr	r6, [pc, #40]	; (19fc <set_motor+0x34>)
    19d2:	2200      	movs	r2, #0
    19d4:	2100      	movs	r1, #0
    19d6:	0030      	movs	r0, r6
    19d8:	4d09      	ldr	r5, [pc, #36]	; (1a00 <set_motor+0x38>)
    19da:	47a8      	blx	r5
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_2, speed);	 
    19dc:	0022      	movs	r2, r4
    19de:	2101      	movs	r1, #1
    19e0:	0030      	movs	r0, r6
    19e2:	47a8      	blx	r5
	}
	
}
    19e4:	bd70      	pop	{r4, r5, r6, pc}
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_1, speed);
    19e6:	4d05      	ldr	r5, [pc, #20]	; (19fc <set_motor+0x34>)
    19e8:	000a      	movs	r2, r1
    19ea:	2100      	movs	r1, #0
    19ec:	0028      	movs	r0, r5
    19ee:	4c04      	ldr	r4, [pc, #16]	; (1a00 <set_motor+0x38>)
    19f0:	47a0      	blx	r4
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_2, 0);
    19f2:	2200      	movs	r2, #0
    19f4:	2101      	movs	r1, #1
    19f6:	0028      	movs	r0, r5
    19f8:	47a0      	blx	r4
    19fa:	e7f3      	b.n	19e4 <set_motor+0x1c>
    19fc:	2000029c 	.word	0x2000029c
    1a00:	0000105d 	.word	0x0000105d

00001a04 <find_mode>:
}

*/

int find_mode(uint32_t* input)
{
    1a04:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a06:	46d6      	mov	lr, sl
    1a08:	464f      	mov	r7, r9
    1a0a:	4646      	mov	r6, r8
    1a0c:	b5c0      	push	{r6, r7, lr}
    1a0e:	b0ae      	sub	sp, #184	; 0xb8
    1a10:	4681      	mov	r9, r0
	int temp_max = 0;
	
	volatile static int j=0;
	volatile uint32_t temp_bin[20];
	volatile uint32_t count_bin[20];
	volatile uint32_t test_samples=0;
    1a12:	2300      	movs	r3, #0
    1a14:	9305      	str	r3, [sp, #20]
	volatile uint32_t max_index=0;
    1a16:	9304      	str	r3, [sp, #16]
	volatile uint32_t output= 0;
    1a18:	9303      	str	r3, [sp, #12]
	bool create_bin = true;
	
	for(j=0;j<NO_OF_SAMPLES;j++)
    1a1a:	4a3b      	ldr	r2, [pc, #236]	; (1b08 <find_mode+0x104>)
    1a1c:	6013      	str	r3, [r2, #0]
    1a1e:	6813      	ldr	r3, [r2, #0]
    1a20:	2b04      	cmp	r3, #4
    1a22:	dc0f      	bgt.n	1a44 <find_mode+0x40>
	{
		temp_bin[j]  = 0;
    1a24:	0013      	movs	r3, r2
    1a26:	a81a      	add	r0, sp, #104	; 0x68
    1a28:	2400      	movs	r4, #0
		count_bin[j] = 0;
    1a2a:	a906      	add	r1, sp, #24
		temp_bin[j]  = 0;
    1a2c:	681a      	ldr	r2, [r3, #0]
    1a2e:	0092      	lsls	r2, r2, #2
    1a30:	5014      	str	r4, [r2, r0]
		count_bin[j] = 0;
    1a32:	681a      	ldr	r2, [r3, #0]
    1a34:	0092      	lsls	r2, r2, #2
    1a36:	5054      	str	r4, [r2, r1]
	for(j=0;j<NO_OF_SAMPLES;j++)
    1a38:	681a      	ldr	r2, [r3, #0]
    1a3a:	3201      	adds	r2, #1
    1a3c:	601a      	str	r2, [r3, #0]
    1a3e:	681a      	ldr	r2, [r3, #0]
    1a40:	2a04      	cmp	r2, #4
    1a42:	ddf3      	ble.n	1a2c <find_mode+0x28>
{
    1a44:	2300      	movs	r3, #0
    1a46:	469c      	mov	ip, r3
	}
	
	for(i=0;i<NO_OF_SAMPLES;i++)
	{
		for(j=0;j<test_samples;j++)
    1a48:	4b2f      	ldr	r3, [pc, #188]	; (1b08 <find_mode+0x104>)
    1a4a:	4698      	mov	r8, r3
		{
			if(input[i] == temp_bin[j])
    1a4c:	001c      	movs	r4, r3
			{
				create_bin = false;
				count_bin[j] = count_bin[j] + 1;
    1a4e:	0018      	movs	r0, r3
    1a50:	ad06      	add	r5, sp, #24
		for(j=0;j<test_samples;j++)
    1a52:	001a      	movs	r2, r3
    1a54:	e01e      	b.n	1a94 <find_mode+0x90>
    1a56:	6813      	ldr	r3, [r2, #0]
    1a58:	3301      	adds	r3, #1
    1a5a:	6013      	str	r3, [r2, #0]
    1a5c:	6816      	ldr	r6, [r2, #0]
    1a5e:	9b05      	ldr	r3, [sp, #20]
    1a60:	429e      	cmp	r6, r3
    1a62:	d20e      	bcs.n	1a82 <find_mode+0x7e>
			if(input[i] == temp_bin[j])
    1a64:	6823      	ldr	r3, [r4, #0]
    1a66:	009b      	lsls	r3, r3, #2
    1a68:	585b      	ldr	r3, [r3, r1]
    1a6a:	429f      	cmp	r7, r3
    1a6c:	d1f3      	bne.n	1a56 <find_mode+0x52>
				count_bin[j] = count_bin[j] + 1;
    1a6e:	6803      	ldr	r3, [r0, #0]
    1a70:	6806      	ldr	r6, [r0, #0]
    1a72:	00b6      	lsls	r6, r6, #2
    1a74:	5976      	ldr	r6, [r6, r5]
    1a76:	3601      	adds	r6, #1
    1a78:	009b      	lsls	r3, r3, #2
    1a7a:	515e      	str	r6, [r3, r5]
				create_bin = false;
    1a7c:	2300      	movs	r3, #0
    1a7e:	9301      	str	r3, [sp, #4]
    1a80:	e7e9      	b.n	1a56 <find_mode+0x52>
			}
		}
		if(create_bin == true)
    1a82:	9b01      	ldr	r3, [sp, #4]
    1a84:	2b00      	cmp	r3, #0
    1a86:	d114      	bne.n	1ab2 <find_mode+0xae>
	for(i=0;i<NO_OF_SAMPLES;i++)
    1a88:	2301      	movs	r3, #1
    1a8a:	469a      	mov	sl, r3
    1a8c:	44d4      	add	ip, sl
    1a8e:	4663      	mov	r3, ip
    1a90:	2b05      	cmp	r3, #5
    1a92:	d01a      	beq.n	1aca <find_mode+0xc6>
		for(j=0;j<test_samples;j++)
    1a94:	4643      	mov	r3, r8
    1a96:	2100      	movs	r1, #0
    1a98:	6019      	str	r1, [r3, #0]
    1a9a:	6819      	ldr	r1, [r3, #0]
    1a9c:	9b05      	ldr	r3, [sp, #20]
    1a9e:	4299      	cmp	r1, r3
    1aa0:	d207      	bcs.n	1ab2 <find_mode+0xae>
			if(input[i] == temp_bin[j])
    1aa2:	4663      	mov	r3, ip
    1aa4:	009b      	lsls	r3, r3, #2
    1aa6:	4649      	mov	r1, r9
    1aa8:	58cf      	ldr	r7, [r1, r3]
    1aaa:	2301      	movs	r3, #1
    1aac:	9301      	str	r3, [sp, #4]
    1aae:	a91a      	add	r1, sp, #104	; 0x68
    1ab0:	e7d8      	b.n	1a64 <find_mode+0x60>
		{
			temp_bin[i] = input[test_samples] ;
    1ab2:	9b05      	ldr	r3, [sp, #20]
    1ab4:	009b      	lsls	r3, r3, #2
    1ab6:	4649      	mov	r1, r9
    1ab8:	585e      	ldr	r6, [r3, r1]
    1aba:	4663      	mov	r3, ip
    1abc:	009b      	lsls	r3, r3, #2
    1abe:	a91a      	add	r1, sp, #104	; 0x68
    1ac0:	505e      	str	r6, [r3, r1]
			test_samples++;
    1ac2:	9b05      	ldr	r3, [sp, #20]
    1ac4:	3301      	adds	r3, #1
    1ac6:	9305      	str	r3, [sp, #20]
    1ac8:	e7de      	b.n	1a88 <find_mode+0x84>
		}
		create_bin = true;
		
	}
	for(k=0;k<test_samples;k++)
    1aca:	9b05      	ldr	r3, [sp, #20]
    1acc:	2b00      	cmp	r3, #0
    1ace:	d00f      	beq.n	1af0 <find_mode+0xec>
    1ad0:	2000      	movs	r0, #0
    1ad2:	2300      	movs	r3, #0
	{
		if( count_bin[k] >= temp_max)
    1ad4:	a906      	add	r1, sp, #24
    1ad6:	e003      	b.n	1ae0 <find_mode+0xdc>
	for(k=0;k<test_samples;k++)
    1ad8:	3301      	adds	r3, #1
    1ada:	9a05      	ldr	r2, [sp, #20]
    1adc:	4293      	cmp	r3, r2
    1ade:	d207      	bcs.n	1af0 <find_mode+0xec>
		if( count_bin[k] >= temp_max)
    1ae0:	009a      	lsls	r2, r3, #2
    1ae2:	5852      	ldr	r2, [r2, r1]
    1ae4:	4282      	cmp	r2, r0
    1ae6:	d3f7      	bcc.n	1ad8 <find_mode+0xd4>
		{
			max_index = k;
    1ae8:	9304      	str	r3, [sp, #16]
			temp_max  =  count_bin[k];
    1aea:	009a      	lsls	r2, r3, #2
    1aec:	5850      	ldr	r0, [r2, r1]
    1aee:	e7f3      	b.n	1ad8 <find_mode+0xd4>
		}
	}
	output = temp_bin[max_index];
    1af0:	9b04      	ldr	r3, [sp, #16]
    1af2:	009b      	lsls	r3, r3, #2
    1af4:	aa1a      	add	r2, sp, #104	; 0x68
    1af6:	589b      	ldr	r3, [r3, r2]
    1af8:	9303      	str	r3, [sp, #12]
	return output;
    1afa:	9803      	ldr	r0, [sp, #12]
}
    1afc:	b02e      	add	sp, #184	; 0xb8
    1afe:	bc1c      	pop	{r2, r3, r4}
    1b00:	4690      	mov	r8, r2
    1b02:	4699      	mov	r9, r3
    1b04:	46a2      	mov	sl, r4
    1b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b08:	20000158 	.word	0x20000158

00001b0c <convert2degree>:
*/



int  convert2degree(volatile int x , volatile int y)
{
    1b0c:	b082      	sub	sp, #8
    1b0e:	9001      	str	r0, [sp, #4]
    1b10:	9100      	str	r1, [sp, #0]
	volatile static int pos_x[10];
	static int count = 0;
	count++;
    1b12:	4a22      	ldr	r2, [pc, #136]	; (1b9c <convert2degree+0x90>)
    1b14:	6813      	ldr	r3, [r2, #0]
    1b16:	3301      	adds	r3, #1
    1b18:	6013      	str	r3, [r2, #0]
	if(x >= 0  && y < 0 )
    1b1a:	9a01      	ldr	r2, [sp, #4]
    1b1c:	2a00      	cmp	r2, #0
    1b1e:	db02      	blt.n	1b26 <convert2degree+0x1a>
    1b20:	9a00      	ldr	r2, [sp, #0]
    1b22:	2a00      	cmp	r2, #0
    1b24:	db15      	blt.n	1b52 <convert2degree+0x46>
	{
	//1st Quad
		pos_x[count] =  x ;	
	}
	
	else if(x >= 0  && y >= 0 )
    1b26:	9a01      	ldr	r2, [sp, #4]
    1b28:	2a00      	cmp	r2, #0
    1b2a:	db17      	blt.n	1b5c <convert2degree+0x50>
    1b2c:	9a00      	ldr	r2, [sp, #0]
    1b2e:	2a00      	cmp	r2, #0
    1b30:	db14      	blt.n	1b5c <convert2degree+0x50>
	{
	//2nd Quad
		pos_x[count] = 2*X_POS_LIMIT - x;
    1b32:	9a01      	ldr	r2, [sp, #4]
    1b34:	218f      	movs	r1, #143	; 0x8f
    1b36:	0049      	lsls	r1, r1, #1
    1b38:	1a89      	subs	r1, r1, r2
    1b3a:	009a      	lsls	r2, r3, #2
    1b3c:	4818      	ldr	r0, [pc, #96]	; (1ba0 <convert2degree+0x94>)
    1b3e:	5011      	str	r1, [r2, r0]
	
	//if(count == 360)
	//{
	//	set_motor(0,0) ;
	//}
	if(count == 5)
    1b40:	2b05      	cmp	r3, #5
    1b42:	d026      	beq.n	1b92 <convert2degree+0x86>
	{
		count = 0;
		//set_motor(0,200) ;
	}
	return pos_x[count];
    1b44:	4b15      	ldr	r3, [pc, #84]	; (1b9c <convert2degree+0x90>)
    1b46:	681b      	ldr	r3, [r3, #0]
    1b48:	009b      	lsls	r3, r3, #2
    1b4a:	4a15      	ldr	r2, [pc, #84]	; (1ba0 <convert2degree+0x94>)
    1b4c:	5898      	ldr	r0, [r3, r2]
	
}
    1b4e:	b002      	add	sp, #8
    1b50:	4770      	bx	lr
		pos_x[count] =  x ;	
    1b52:	9801      	ldr	r0, [sp, #4]
    1b54:	009a      	lsls	r2, r3, #2
    1b56:	4912      	ldr	r1, [pc, #72]	; (1ba0 <convert2degree+0x94>)
    1b58:	5050      	str	r0, [r2, r1]
    1b5a:	e7f1      	b.n	1b40 <convert2degree+0x34>
	else if(x< 0 && y>=0)
    1b5c:	9a01      	ldr	r2, [sp, #4]
    1b5e:	2a00      	cmp	r2, #0
    1b60:	db0a      	blt.n	1b78 <convert2degree+0x6c>
		pos_x[count] = 4*X_POS_LIMIT - abs(x);
    1b62:	9a01      	ldr	r2, [sp, #4]
    1b64:	17d1      	asrs	r1, r2, #31
    1b66:	1852      	adds	r2, r2, r1
    1b68:	404a      	eors	r2, r1
    1b6a:	218f      	movs	r1, #143	; 0x8f
    1b6c:	0089      	lsls	r1, r1, #2
    1b6e:	1a89      	subs	r1, r1, r2
    1b70:	009a      	lsls	r2, r3, #2
    1b72:	480b      	ldr	r0, [pc, #44]	; (1ba0 <convert2degree+0x94>)
    1b74:	5011      	str	r1, [r2, r0]
    1b76:	e7e3      	b.n	1b40 <convert2degree+0x34>
	else if(x< 0 && y>=0)
    1b78:	9a00      	ldr	r2, [sp, #0]
    1b7a:	2a00      	cmp	r2, #0
    1b7c:	dbf1      	blt.n	1b62 <convert2degree+0x56>
		pos_x[count] = 2*X_POS_LIMIT + abs(x);
    1b7e:	9a01      	ldr	r2, [sp, #4]
    1b80:	17d1      	asrs	r1, r2, #31
    1b82:	1852      	adds	r2, r2, r1
    1b84:	404a      	eors	r2, r1
    1b86:	321f      	adds	r2, #31
    1b88:	32ff      	adds	r2, #255	; 0xff
    1b8a:	0099      	lsls	r1, r3, #2
    1b8c:	4804      	ldr	r0, [pc, #16]	; (1ba0 <convert2degree+0x94>)
    1b8e:	500a      	str	r2, [r1, r0]
    1b90:	e7d6      	b.n	1b40 <convert2degree+0x34>
		count = 0;
    1b92:	2200      	movs	r2, #0
    1b94:	4b01      	ldr	r3, [pc, #4]	; (1b9c <convert2degree+0x90>)
    1b96:	601a      	str	r2, [r3, #0]
    1b98:	e7d4      	b.n	1b44 <convert2degree+0x38>
    1b9a:	46c0      	nop			; (mov r8, r8)
    1b9c:	20000148 	.word	0x20000148
    1ba0:	20000160 	.word	0x20000160

00001ba4 <check>:
//Check
void check(uint32_t pwm_value)
{
    1ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ba6:	0004      	movs	r4, r0
	static bool initialization = false;
	
	temp_x =  x_left_a[0];
	temp_y =  y_left_a[0];
	
	if(filter_enable == true)
    1ba8:	4b64      	ldr	r3, [pc, #400]	; (1d3c <check+0x198>)
    1baa:	681b      	ldr	r3, [r3, #0]
    1bac:	2b01      	cmp	r3, #1
    1bae:	d000      	beq.n	1bb2 <check+0xe>
			
			
		}
		
	}
}
    1bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	temp_x =  x_left_a[0];
    1bb2:	4b63      	ldr	r3, [pc, #396]	; (1d40 <check+0x19c>)
    1bb4:	2700      	movs	r7, #0
    1bb6:	5fdf      	ldrsh	r7, [r3, r7]
	temp_y =  y_left_a[0];
    1bb8:	4b62      	ldr	r3, [pc, #392]	; (1d44 <check+0x1a0>)
    1bba:	2200      	movs	r2, #0
    1bbc:	5e9a      	ldrsh	r2, [r3, r2]
    1bbe:	4694      	mov	ip, r2
		filter_enable = false;
    1bc0:	2200      	movs	r2, #0
    1bc2:	4b5e      	ldr	r3, [pc, #376]	; (1d3c <check+0x198>)
    1bc4:	601a      	str	r2, [r3, #0]
    1bc6:	2308      	movs	r3, #8
			storage_array_x[i] = storage_array_x[i-1];	
    1bc8:	485f      	ldr	r0, [pc, #380]	; (1d48 <check+0x1a4>)
			storage_array_y[i] = storage_array_y[i-1];	
    1bca:	4960      	ldr	r1, [pc, #384]	; (1d4c <check+0x1a8>)
			storage_array_x[i] = storage_array_x[i-1];	
    1bcc:	1e9a      	subs	r2, r3, #2
    1bce:	5e85      	ldrsh	r5, [r0, r2]
    1bd0:	521d      	strh	r5, [r3, r0]
			storage_array_y[i] = storage_array_y[i-1];	
    1bd2:	5e8d      	ldrsh	r5, [r1, r2]
    1bd4:	525d      	strh	r5, [r3, r1]
    1bd6:	1e13      	subs	r3, r2, #0
		for(i=NO_OF_SAMPLES-1;i>=1;i--)
    1bd8:	d1f8      	bne.n	1bcc <check+0x28>
		if(initialization == true)
    1bda:	4b5d      	ldr	r3, [pc, #372]	; (1d50 <check+0x1ac>)
    1bdc:	781b      	ldrb	r3, [r3, #0]
    1bde:	2b00      	cmp	r3, #0
    1be0:	d020      	beq.n	1c24 <check+0x80>
			if(abs(abs(temp_x) - abs(storage_array_x[0])) < MARGIN)
    1be2:	17fa      	asrs	r2, r7, #31
    1be4:	18bb      	adds	r3, r7, r2
    1be6:	4053      	eors	r3, r2
    1be8:	4a57      	ldr	r2, [pc, #348]	; (1d48 <check+0x1a4>)
    1bea:	2100      	movs	r1, #0
    1bec:	5e52      	ldrsh	r2, [r2, r1]
    1bee:	17d1      	asrs	r1, r2, #31
    1bf0:	1852      	adds	r2, r2, r1
    1bf2:	404a      	eors	r2, r1
    1bf4:	1a9b      	subs	r3, r3, r2
    1bf6:	3309      	adds	r3, #9
    1bf8:	2b12      	cmp	r3, #18
    1bfa:	d801      	bhi.n	1c00 <check+0x5c>
					storage_array_x[0] = temp_x ; 
    1bfc:	4b52      	ldr	r3, [pc, #328]	; (1d48 <check+0x1a4>)
    1bfe:	801f      	strh	r7, [r3, #0]
			if(abs(abs(temp_y) - abs(storage_array_y[0])) < MARGIN)
    1c00:	4663      	mov	r3, ip
    1c02:	17da      	asrs	r2, r3, #31
    1c04:	189b      	adds	r3, r3, r2
    1c06:	4053      	eors	r3, r2
    1c08:	4a50      	ldr	r2, [pc, #320]	; (1d4c <check+0x1a8>)
    1c0a:	2100      	movs	r1, #0
    1c0c:	5e52      	ldrsh	r2, [r2, r1]
    1c0e:	17d1      	asrs	r1, r2, #31
    1c10:	1852      	adds	r2, r2, r1
    1c12:	404a      	eors	r2, r1
    1c14:	1a9b      	subs	r3, r3, r2
    1c16:	3309      	adds	r3, #9
    1c18:	2b12      	cmp	r3, #18
    1c1a:	d808      	bhi.n	1c2e <check+0x8a>
				storage_array_y[0] = temp_y ;
    1c1c:	4b4b      	ldr	r3, [pc, #300]	; (1d4c <check+0x1a8>)
    1c1e:	4662      	mov	r2, ip
    1c20:	801a      	strh	r2, [r3, #0]
    1c22:	e004      	b.n	1c2e <check+0x8a>
			storage_array_x[0] = temp_x ; 
    1c24:	4b48      	ldr	r3, [pc, #288]	; (1d48 <check+0x1a4>)
    1c26:	801f      	strh	r7, [r3, #0]
			storage_array_y[0] = temp_y ; 
    1c28:	4b48      	ldr	r3, [pc, #288]	; (1d4c <check+0x1a8>)
    1c2a:	4662      	mov	r2, ip
    1c2c:	801a      	strh	r2, [r3, #0]
		avg_x[count_i] = (storage_array_x[4]*10 + storage_array_x[3]*15 + storage_array_x[2]*20 + storage_array_x[1]*25 + storage_array_x[0]*30)/100;
    1c2e:	4b49      	ldr	r3, [pc, #292]	; (1d54 <check+0x1b0>)
    1c30:	681d      	ldr	r5, [r3, #0]
    1c32:	4a45      	ldr	r2, [pc, #276]	; (1d48 <check+0x1a4>)
    1c34:	2108      	movs	r1, #8
    1c36:	5e53      	ldrsh	r3, [r2, r1]
    1c38:	0098      	lsls	r0, r3, #2
    1c3a:	18c0      	adds	r0, r0, r3
    1c3c:	0040      	lsls	r0, r0, #1
    1c3e:	2306      	movs	r3, #6
    1c40:	5ed1      	ldrsh	r1, [r2, r3]
    1c42:	010b      	lsls	r3, r1, #4
    1c44:	1a5b      	subs	r3, r3, r1
    1c46:	18c0      	adds	r0, r0, r3
    1c48:	2304      	movs	r3, #4
    1c4a:	5ed1      	ldrsh	r1, [r2, r3]
    1c4c:	008b      	lsls	r3, r1, #2
    1c4e:	185b      	adds	r3, r3, r1
    1c50:	009b      	lsls	r3, r3, #2
    1c52:	18c0      	adds	r0, r0, r3
    1c54:	2302      	movs	r3, #2
    1c56:	5ed1      	ldrsh	r1, [r2, r3]
    1c58:	008b      	lsls	r3, r1, #2
    1c5a:	185b      	adds	r3, r3, r1
    1c5c:	0099      	lsls	r1, r3, #2
    1c5e:	185b      	adds	r3, r3, r1
    1c60:	18c0      	adds	r0, r0, r3
    1c62:	2300      	movs	r3, #0
    1c64:	5ed2      	ldrsh	r2, [r2, r3]
    1c66:	0113      	lsls	r3, r2, #4
    1c68:	1a9b      	subs	r3, r3, r2
    1c6a:	005b      	lsls	r3, r3, #1
    1c6c:	18c0      	adds	r0, r0, r3
    1c6e:	4f3a      	ldr	r7, [pc, #232]	; (1d58 <check+0x1b4>)
    1c70:	2164      	movs	r1, #100	; 0x64
    1c72:	47b8      	blx	r7
    1c74:	00ae      	lsls	r6, r5, #2
    1c76:	4b39      	ldr	r3, [pc, #228]	; (1d5c <check+0x1b8>)
    1c78:	50f0      	str	r0, [r6, r3]
		avg_y[count_i] = (storage_array_y[4]*10 + storage_array_y[3]*15 + storage_array_y[2]*20 + storage_array_y[1]*25 + storage_array_y[0]*30)/100;
    1c7a:	4a34      	ldr	r2, [pc, #208]	; (1d4c <check+0x1a8>)
    1c7c:	2108      	movs	r1, #8
    1c7e:	5e53      	ldrsh	r3, [r2, r1]
    1c80:	0098      	lsls	r0, r3, #2
    1c82:	18c0      	adds	r0, r0, r3
    1c84:	0040      	lsls	r0, r0, #1
    1c86:	2306      	movs	r3, #6
    1c88:	5ed1      	ldrsh	r1, [r2, r3]
    1c8a:	010b      	lsls	r3, r1, #4
    1c8c:	1a5b      	subs	r3, r3, r1
    1c8e:	18c0      	adds	r0, r0, r3
    1c90:	2304      	movs	r3, #4
    1c92:	5ed1      	ldrsh	r1, [r2, r3]
    1c94:	008b      	lsls	r3, r1, #2
    1c96:	185b      	adds	r3, r3, r1
    1c98:	009b      	lsls	r3, r3, #2
    1c9a:	18c0      	adds	r0, r0, r3
    1c9c:	2302      	movs	r3, #2
    1c9e:	5ed1      	ldrsh	r1, [r2, r3]
    1ca0:	008b      	lsls	r3, r1, #2
    1ca2:	185b      	adds	r3, r3, r1
    1ca4:	0099      	lsls	r1, r3, #2
    1ca6:	185b      	adds	r3, r3, r1
    1ca8:	18c0      	adds	r0, r0, r3
    1caa:	2300      	movs	r3, #0
    1cac:	5ed2      	ldrsh	r2, [r2, r3]
    1cae:	0113      	lsls	r3, r2, #4
    1cb0:	1a9b      	subs	r3, r3, r2
    1cb2:	005b      	lsls	r3, r3, #1
    1cb4:	18c0      	adds	r0, r0, r3
    1cb6:	2164      	movs	r1, #100	; 0x64
    1cb8:	47b8      	blx	r7
    1cba:	4b29      	ldr	r3, [pc, #164]	; (1d60 <check+0x1bc>)
    1cbc:	50f0      	str	r0, [r6, r3]
		if(initialization == true)
    1cbe:	4b24      	ldr	r3, [pc, #144]	; (1d50 <check+0x1ac>)
    1cc0:	781b      	ldrb	r3, [r3, #0]
    1cc2:	2b00      	cmp	r3, #0
    1cc4:	d01a      	beq.n	1cfc <check+0x158>
			 position = convert2degree(avg_x[count_i],avg_y[count_i]);
    1cc6:	4b25      	ldr	r3, [pc, #148]	; (1d5c <check+0x1b8>)
    1cc8:	58f0      	ldr	r0, [r6, r3]
    1cca:	4b25      	ldr	r3, [pc, #148]	; (1d60 <check+0x1bc>)
    1ccc:	58f1      	ldr	r1, [r6, r3]
    1cce:	4b25      	ldr	r3, [pc, #148]	; (1d64 <check+0x1c0>)
    1cd0:	4798      	blx	r3
    1cd2:	4b25      	ldr	r3, [pc, #148]	; (1d68 <check+0x1c4>)
    1cd4:	6018      	str	r0, [r3, #0]
			 if(abs(position-pwm_value) < 2)
    1cd6:	681b      	ldr	r3, [r3, #0]
    1cd8:	1b1c      	subs	r4, r3, r4
    1cda:	17e3      	asrs	r3, r4, #31
    1cdc:	18e4      	adds	r4, r4, r3
    1cde:	405c      	eors	r4, r3
    1ce0:	2c01      	cmp	r4, #1
    1ce2:	dd00      	ble.n	1ce6 <check+0x142>
    1ce4:	e764      	b.n	1bb0 <check+0xc>
				 stop_flag = true;
    1ce6:	2201      	movs	r2, #1
    1ce8:	4b20      	ldr	r3, [pc, #128]	; (1d6c <check+0x1c8>)
    1cea:	601a      	str	r2, [r3, #0]
				 initialization = false;
    1cec:	2200      	movs	r2, #0
    1cee:	4b18      	ldr	r3, [pc, #96]	; (1d50 <check+0x1ac>)
    1cf0:	701a      	strb	r2, [r3, #0]
				 set_motor(0,0);
    1cf2:	2100      	movs	r1, #0
    1cf4:	2000      	movs	r0, #0
    1cf6:	4b1e      	ldr	r3, [pc, #120]	; (1d70 <check+0x1cc>)
    1cf8:	4798      	blx	r3
    1cfa:	e759      	b.n	1bb0 <check+0xc>
			position = convert2degree(avg_x[count_i],avg_y[count_i]);
    1cfc:	00ab      	lsls	r3, r5, #2
    1cfe:	4a17      	ldr	r2, [pc, #92]	; (1d5c <check+0x1b8>)
    1d00:	5898      	ldr	r0, [r3, r2]
    1d02:	4a17      	ldr	r2, [pc, #92]	; (1d60 <check+0x1bc>)
    1d04:	5899      	ldr	r1, [r3, r2]
    1d06:	4b17      	ldr	r3, [pc, #92]	; (1d64 <check+0x1c0>)
    1d08:	4798      	blx	r3
    1d0a:	4b17      	ldr	r3, [pc, #92]	; (1d68 <check+0x1c4>)
    1d0c:	6018      	str	r0, [r3, #0]
			count_i++;
    1d0e:	3501      	adds	r5, #1
    1d10:	4b10      	ldr	r3, [pc, #64]	; (1d54 <check+0x1b0>)
    1d12:	601d      	str	r5, [r3, #0]
			if(count_i == 6 )
    1d14:	2d06      	cmp	r5, #6
    1d16:	d000      	beq.n	1d1a <check+0x176>
    1d18:	e74a      	b.n	1bb0 <check+0xc>
				initialization = true;
    1d1a:	2201      	movs	r2, #1
    1d1c:	4b0c      	ldr	r3, [pc, #48]	; (1d50 <check+0x1ac>)
    1d1e:	701a      	strb	r2, [r3, #0]
				count_i = 0;
    1d20:	2200      	movs	r2, #0
    1d22:	4b0c      	ldr	r3, [pc, #48]	; (1d54 <check+0x1b0>)
    1d24:	601a      	str	r2, [r3, #0]
				if(position != pwm_value)
    1d26:	4b10      	ldr	r3, [pc, #64]	; (1d68 <check+0x1c4>)
    1d28:	681b      	ldr	r3, [r3, #0]
    1d2a:	429c      	cmp	r4, r3
    1d2c:	d100      	bne.n	1d30 <check+0x18c>
    1d2e:	e73f      	b.n	1bb0 <check+0xc>
					set_motor(0,50);
    1d30:	2132      	movs	r1, #50	; 0x32
    1d32:	2000      	movs	r0, #0
    1d34:	4b0e      	ldr	r3, [pc, #56]	; (1d70 <check+0x1cc>)
    1d36:	4798      	blx	r3
}
    1d38:	e73a      	b.n	1bb0 <check+0xc>
    1d3a:	46c0      	nop			; (mov r8, r8)
    1d3c:	20000150 	.word	0x20000150
    1d40:	2000034c 	.word	0x2000034c
    1d44:	20000374 	.word	0x20000374
    1d48:	200001d4 	.word	0x200001d4
    1d4c:	200001e8 	.word	0x200001e8
    1d50:	20000154 	.word	0x20000154
    1d54:	2000014c 	.word	0x2000014c
    1d58:	000027f1 	.word	0x000027f1
    1d5c:	20000030 	.word	0x20000030
    1d60:	200000bc 	.word	0x200000bc
    1d64:	00001b0d 	.word	0x00001b0d
    1d68:	20000188 	.word	0x20000188
    1d6c:	200001d0 	.word	0x200001d0
    1d70:	000019c9 	.word	0x000019c9

00001d74 <check_pwm>:

uint32_t check_pwm()
{
    1d74:	b510      	push	{r4, lr}
	static uint32_t mode= 0;
	if(pwm_available == true)
    1d76:	4b08      	ldr	r3, [pc, #32]	; (1d98 <check_pwm+0x24>)
    1d78:	781b      	ldrb	r3, [r3, #0]
    1d7a:	2b00      	cmp	r3, #0
    1d7c:	d102      	bne.n	1d84 <check_pwm+0x10>
	{
		pwm_available = false;
		mode = find_mode(pwm_rawvalue);
	}
	return mode;
    1d7e:	4b07      	ldr	r3, [pc, #28]	; (1d9c <check_pwm+0x28>)
    1d80:	6818      	ldr	r0, [r3, #0]
}
    1d82:	bd10      	pop	{r4, pc}
		pwm_available = false;
    1d84:	2200      	movs	r2, #0
    1d86:	4b04      	ldr	r3, [pc, #16]	; (1d98 <check_pwm+0x24>)
    1d88:	701a      	strb	r2, [r3, #0]
		mode = find_mode(pwm_rawvalue);
    1d8a:	4805      	ldr	r0, [pc, #20]	; (1da0 <check_pwm+0x2c>)
    1d8c:	4b05      	ldr	r3, [pc, #20]	; (1da4 <check_pwm+0x30>)
    1d8e:	4798      	blx	r3
    1d90:	4b02      	ldr	r3, [pc, #8]	; (1d9c <check_pwm+0x28>)
    1d92:	6018      	str	r0, [r3, #0]
    1d94:	e7f3      	b.n	1d7e <check_pwm+0xa>
    1d96:	46c0      	nop			; (mov r8, r8)
    1d98:	20000190 	.word	0x20000190
    1d9c:	2000015c 	.word	0x2000015c
    1da0:	20000194 	.word	0x20000194
    1da4:	00001a05 	.word	0x00001a05

00001da8 <check_motor>:

void check_motor(uint32_t present_pwm_value)
{
    1da8:	b570      	push	{r4, r5, r6, lr}
    1daa:	0004      	movs	r4, r0
	static uint32_t prev_pwm_value = 0;
	int temp = 0;
	if(abs(present_pwm_value - prev_pwm_value) > 2  )//not equal to previous
    1dac:	4b23      	ldr	r3, [pc, #140]	; (1e3c <check_motor+0x94>)
    1dae:	681b      	ldr	r3, [r3, #0]
    1db0:	1ac3      	subs	r3, r0, r3
    1db2:	17da      	asrs	r2, r3, #31
    1db4:	189b      	adds	r3, r3, r2
    1db6:	4053      	eors	r3, r2
    1db8:	2b02      	cmp	r3, #2
    1dba:	dc00      	bgt.n	1dbe <check_motor+0x16>
			tc_disable(&tc_instance1);
			extint_chan_enable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);

		}
	
}
    1dbc:	bd70      	pop	{r4, r5, r6, pc}
			extint_chan_disable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1dbe:	2100      	movs	r1, #0
    1dc0:	2007      	movs	r0, #7
    1dc2:	4b1f      	ldr	r3, [pc, #124]	; (1e40 <check_motor+0x98>)
    1dc4:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1dc6:	4b1f      	ldr	r3, [pc, #124]	; (1e44 <check_motor+0x9c>)
    1dc8:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1dca:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1dcc:	b25b      	sxtb	r3, r3
    1dce:	2b00      	cmp	r3, #0
    1dd0:	dbfb      	blt.n	1dca <check_motor+0x22>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1dd2:	8813      	ldrh	r3, [r2, #0]
    1dd4:	2102      	movs	r1, #2
    1dd6:	430b      	orrs	r3, r1
    1dd8:	8013      	strh	r3, [r2, #0]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1dda:	4d1a      	ldr	r5, [pc, #104]	; (1e44 <check_motor+0x9c>)
    1ddc:	6828      	ldr	r0, [r5, #0]
    1dde:	4b1a      	ldr	r3, [pc, #104]	; (1e48 <check_motor+0xa0>)
    1de0:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1de2:	4b1a      	ldr	r3, [pc, #104]	; (1e4c <check_motor+0xa4>)
    1de4:	5c1a      	ldrb	r2, [r3, r0]
    1de6:	231f      	movs	r3, #31
    1de8:	4013      	ands	r3, r2
    1dea:	2201      	movs	r2, #1
    1dec:	0011      	movs	r1, r2
    1dee:	4099      	lsls	r1, r3
    1df0:	4b17      	ldr	r3, [pc, #92]	; (1e50 <check_motor+0xa8>)
    1df2:	6019      	str	r1, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    1df4:	7e6b      	ldrb	r3, [r5, #25]
    1df6:	2101      	movs	r1, #1
    1df8:	430b      	orrs	r3, r1
    1dfa:	766b      	strb	r3, [r5, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1dfc:	682b      	ldr	r3, [r5, #0]
    1dfe:	735a      	strb	r2, [r3, #13]
			stop_flag = false;
    1e00:	2200      	movs	r2, #0
    1e02:	4b14      	ldr	r3, [pc, #80]	; (1e54 <check_motor+0xac>)
    1e04:	601a      	str	r2, [r3, #0]
			prev_pwm_value = present_pwm_value ;
    1e06:	4b0d      	ldr	r3, [pc, #52]	; (1e3c <check_motor+0x94>)
    1e08:	601c      	str	r4, [r3, #0]
				check(temp);
    1e0a:	4e13      	ldr	r6, [pc, #76]	; (1e58 <check_motor+0xb0>)
			while(stop_flag == false )
    1e0c:	4d11      	ldr	r5, [pc, #68]	; (1e54 <check_motor+0xac>)
				check(temp);
    1e0e:	0020      	movs	r0, r4
    1e10:	47b0      	blx	r6
			while(stop_flag == false )
    1e12:	682b      	ldr	r3, [r5, #0]
    1e14:	2b00      	cmp	r3, #0
    1e16:	d0fa      	beq.n	1e0e <check_motor+0x66>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e18:	4b0a      	ldr	r3, [pc, #40]	; (1e44 <check_motor+0x9c>)
    1e1a:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e1c:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1e1e:	b25b      	sxtb	r3, r3
    1e20:	2b00      	cmp	r3, #0
    1e22:	dbfb      	blt.n	1e1c <check_motor+0x74>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    1e24:	233b      	movs	r3, #59	; 0x3b
    1e26:	7313      	strb	r3, [r2, #12]
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    1e28:	7393      	strb	r3, [r2, #14]

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    1e2a:	8813      	ldrh	r3, [r2, #0]
    1e2c:	2102      	movs	r1, #2
    1e2e:	438b      	bics	r3, r1
    1e30:	8013      	strh	r3, [r2, #0]
			extint_chan_enable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1e32:	2100      	movs	r1, #0
    1e34:	2007      	movs	r0, #7
    1e36:	4b09      	ldr	r3, [pc, #36]	; (1e5c <check_motor+0xb4>)
    1e38:	4798      	blx	r3
}
    1e3a:	e7bf      	b.n	1dbc <check_motor+0x14>
    1e3c:	2000018c 	.word	0x2000018c
    1e40:	00000139 	.word	0x00000139
    1e44:	200002dc 	.word	0x200002dc
    1e48:	000010c9 	.word	0x000010c9
    1e4c:	00002a44 	.word	0x00002a44
    1e50:	e000e100 	.word	0xe000e100
    1e54:	200001d0 	.word	0x200001d0
    1e58:	00001ba5 	.word	0x00001ba5
    1e5c:	00000119 	.word	0x00000119

00001e60 <main>:
int main (void)
{	
    1e60:	b570      	push	{r4, r5, r6, lr}
	//
	uint32_t present_pwm_value = 0;
	
	system_init();
    1e62:	4b0a      	ldr	r3, [pc, #40]	; (1e8c <main+0x2c>)
    1e64:	4798      	blx	r3
	enable_motor();
    1e66:	4b0a      	ldr	r3, [pc, #40]	; (1e90 <main+0x30>)
    1e68:	4798      	blx	r3
	configure_encoder();
    1e6a:	4b0a      	ldr	r3, [pc, #40]	; (1e94 <main+0x34>)
    1e6c:	4798      	blx	r3
	configure_pid_servo_control();
    1e6e:	4b0a      	ldr	r3, [pc, #40]	; (1e98 <main+0x38>)
    1e70:	4798      	blx	r3
	irq_initialize_vectors();
	cpu_irq_enable();
    1e72:	2201      	movs	r2, #1
    1e74:	4b09      	ldr	r3, [pc, #36]	; (1e9c <main+0x3c>)
    1e76:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1e78:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1e7c:	b662      	cpsie	i
	//initialize_xyz();
	//set_motor(0,200) ;
	/* Insert application code here, after the board has been initialized. */
	initialize_find_pwm();
    1e7e:	4b08      	ldr	r3, [pc, #32]	; (1ea0 <main+0x40>)
    1e80:	4798      	blx	r3
	while(1)
	{
		present_pwm_value = check_pwm();
    1e82:	4d08      	ldr	r5, [pc, #32]	; (1ea4 <main+0x44>)
		check_motor(present_pwm_value);
    1e84:	4c08      	ldr	r4, [pc, #32]	; (1ea8 <main+0x48>)
		present_pwm_value = check_pwm();
    1e86:	47a8      	blx	r5
		check_motor(present_pwm_value);
    1e88:	47a0      	blx	r4
    1e8a:	e7fc      	b.n	1e86 <main+0x26>
    1e8c:	000025dd 	.word	0x000025dd
    1e90:	000019b5 	.word	0x000019b5
    1e94:	00001831 	.word	0x00001831
    1e98:	000018e1 	.word	0x000018e1
    1e9c:	20000001 	.word	0x20000001
    1ea0:	000016ed 	.word	0x000016ed
    1ea4:	00001d75 	.word	0x00001d75
    1ea8:	00001da9 	.word	0x00001da9

00001eac <get_data_encoders>:


	

void get_data_encoders(struct i2c_master_module instance)
{
    1eac:	b084      	sub	sp, #16
    1eae:	b510      	push	{r4, lr}
    1eb0:	b084      	sub	sp, #16
    1eb2:	9006      	str	r0, [sp, #24]
    1eb4:	9107      	str	r1, [sp, #28]
    1eb6:	9208      	str	r2, [sp, #32]
    1eb8:	9309      	str	r3, [sp, #36]	; 0x24
	struct i2c_master_packet packet = {
    1eba:	aa01      	add	r2, sp, #4
    1ebc:	4b06      	ldr	r3, [pc, #24]	; (1ed8 <get_data_encoders+0x2c>)
    1ebe:	cb13      	ldmia	r3!, {r0, r1, r4}
    1ec0:	c213      	stmia	r2!, {r0, r1, r4}
		.high_speed = false,
		.hs_master_code  = 0x0,
	};
	
	// Read all the registers of the encoder
	while(i2c_master_read_packet_wait(&instance, &packet) != STATUS_OK)
    1ec2:	4c06      	ldr	r4, [pc, #24]	; (1edc <get_data_encoders+0x30>)
    1ec4:	a901      	add	r1, sp, #4
    1ec6:	a806      	add	r0, sp, #24
    1ec8:	47a0      	blx	r4
    1eca:	2800      	cmp	r0, #0
    1ecc:	d1fa      	bne.n	1ec4 <get_data_encoders+0x18>
	{
		
	};
	
}
    1ece:	b004      	add	sp, #16
    1ed0:	bc10      	pop	{r4}
    1ed2:	bc08      	pop	{r3}
    1ed4:	b004      	add	sp, #16
    1ed6:	4718      	bx	r3
    1ed8:	00002a48 	.word	0x00002a48
    1edc:	00000839 	.word	0x00000839

00001ee0 <read_encoders>:




uint16_t read_encoders()
{
    1ee0:	b530      	push	{r4, r5, lr}
    1ee2:	b087      	sub	sp, #28
	 uint16_t y_pos;
	
	x_left = 0;
	y_left = 0;
	z_left = 0;
	get_data_encoders(i2c_master_encoder);
    1ee4:	4c22      	ldr	r4, [pc, #136]	; (1f70 <read_encoders+0x90>)
    1ee6:	0023      	movs	r3, r4
    1ee8:	3310      	adds	r3, #16
    1eea:	466a      	mov	r2, sp
    1eec:	cb23      	ldmia	r3!, {r0, r1, r5}
    1eee:	c223      	stmia	r2!, {r0, r1, r5}
    1ef0:	cb23      	ldmia	r3!, {r0, r1, r5}
    1ef2:	c223      	stmia	r2!, {r0, r1, r5}
    1ef4:	6820      	ldr	r0, [r4, #0]
    1ef6:	6861      	ldr	r1, [r4, #4]
    1ef8:	68a2      	ldr	r2, [r4, #8]
    1efa:	68e3      	ldr	r3, [r4, #12]
    1efc:	4c1d      	ldr	r4, [pc, #116]	; (1f74 <read_encoders+0x94>)
    1efe:	47a0      	blx	r4
	
	temp = bufferReceive_encoder[5] & 0x0010;
    1f00:	4b1d      	ldr	r3, [pc, #116]	; (1f78 <read_encoders+0x98>)
    1f02:	795c      	ldrb	r4, [r3, #5]
	conversion_complete = temp<<5;
	
	if(conversion_complete == 0 )
    1f04:	06e3      	lsls	r3, r4, #27
    1f06:	d42f      	bmi.n	1f68 <read_encoders+0x88>
	{
		x_left = bufferReceive_encoder[0];
		x_left = x_left << 4 ;
		temp = bufferReceive_encoder[4] & 0x00F0;
    1f08:	4b1b      	ldr	r3, [pc, #108]	; (1f78 <read_encoders+0x98>)
    1f0a:	791d      	ldrb	r5, [r3, #4]
		x_left = x_left << 4 ;
    1f0c:	7819      	ldrb	r1, [r3, #0]
    1f0e:	0109      	lsls	r1, r1, #4
		temp = temp >> 4;
    1f10:	092b      	lsrs	r3, r5, #4
		x_left = x_left + temp ;
    1f12:	18c9      	adds	r1, r1, r3
		temp  = x_left & 0x0800;
		x_left = x_left & 0x07FF;
    1f14:	0548      	lsls	r0, r1, #21
    1f16:	0d40      	lsrs	r0, r0, #21
		if(temp > 0 )
    1f18:	050b      	lsls	r3, r1, #20
    1f1a:	d502      	bpl.n	1f22 <read_encoders+0x42>
		{
			x_left = x_left- 2048;
    1f1c:	4b17      	ldr	r3, [pc, #92]	; (1f7c <read_encoders+0x9c>)
    1f1e:	469c      	mov	ip, r3
    1f20:	4460      	add	r0, ip
		}
		x_left_a[i_count] = x_left;
    1f22:	4b17      	ldr	r3, [pc, #92]	; (1f80 <read_encoders+0xa0>)
    1f24:	8018      	strh	r0, [r3, #0]
		y_left = bufferReceive_encoder[1];
    1f26:	4b14      	ldr	r3, [pc, #80]	; (1f78 <read_encoders+0x98>)
		y_left = y_left << 4 ;
    1f28:	785b      	ldrb	r3, [r3, #1]
    1f2a:	011b      	lsls	r3, r3, #4
		temp   = bufferReceive_encoder[4] & 0x000F;
		y_left = y_left + temp ;
    1f2c:	220f      	movs	r2, #15
    1f2e:	402a      	ands	r2, r5
    1f30:	18d2      	adds	r2, r2, r3
		temp   = y_left & 0x0800;
		y_left = y_left & 0x07FF;
    1f32:	0551      	lsls	r1, r2, #21
    1f34:	0d49      	lsrs	r1, r1, #21
		if(temp > 0 )
    1f36:	0513      	lsls	r3, r2, #20
    1f38:	d502      	bpl.n	1f40 <read_encoders+0x60>
		{
			y_left = y_left- 2048;
    1f3a:	4b10      	ldr	r3, [pc, #64]	; (1f7c <read_encoders+0x9c>)
    1f3c:	469c      	mov	ip, r3
    1f3e:	4461      	add	r1, ip
		}
		y_left_a[i_count] = y_left;
    1f40:	4b10      	ldr	r3, [pc, #64]	; (1f84 <read_encoders+0xa4>)
    1f42:	8019      	strh	r1, [r3, #0]
		
		z_left = bufferReceive_encoder[2];
    1f44:	4b0c      	ldr	r3, [pc, #48]	; (1f78 <read_encoders+0x98>)
		z_left = z_left << 4 ;
    1f46:	789a      	ldrb	r2, [r3, #2]
    1f48:	0112      	lsls	r2, r2, #4
		temp = bufferReceive_encoder[5] & 0x000F;
		z_left = z_left + temp ;
    1f4a:	230f      	movs	r3, #15
    1f4c:	4023      	ands	r3, r4
    1f4e:	189b      	adds	r3, r3, r2
		
		temp  = z_left & 0x0800;
		z_left = z_left & 0x07FF;
    1f50:	055a      	lsls	r2, r3, #21
    1f52:	0d52      	lsrs	r2, r2, #21
		if(temp > 0 )
    1f54:	051b      	lsls	r3, r3, #20
    1f56:	d502      	bpl.n	1f5e <read_encoders+0x7e>
		{
			z_left = z_left- 2048;
    1f58:	4b08      	ldr	r3, [pc, #32]	; (1f7c <read_encoders+0x9c>)
    1f5a:	469c      	mov	ip, r3
    1f5c:	4462      	add	r2, ip
		}
		z_left_a[i_count] = z_left;
    1f5e:	4b0a      	ldr	r3, [pc, #40]	; (1f88 <read_encoders+0xa8>)
    1f60:	801a      	strh	r2, [r3, #0]
		
		//i_count = i_count + 1;
		
		filter_enable = 1;
    1f62:	2201      	movs	r2, #1
    1f64:	4b09      	ldr	r3, [pc, #36]	; (1f8c <read_encoders+0xac>)
    1f66:	601a      	str	r2, [r3, #0]
		//}
		
	}
	//y_pos = 360 - y_pos;
	return y_pos;
}
    1f68:	2000      	movs	r0, #0
    1f6a:	b007      	add	sp, #28
    1f6c:	bd30      	pop	{r4, r5, pc}
    1f6e:	46c0      	nop			; (mov r8, r8)
    1f70:	200002f8 	.word	0x200002f8
    1f74:	00001ead 	.word	0x00001ead
    1f78:	200001fc 	.word	0x200001fc
    1f7c:	fffff800 	.word	0xfffff800
    1f80:	2000034c 	.word	0x2000034c
    1f84:	20000374 	.word	0x20000374
    1f88:	20000324 	.word	0x20000324
    1f8c:	20000150 	.word	0x20000150

00001f90 <tc_callback_servo_control>:
{
    1f90:	b570      	push	{r4, r5, r6, lr}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    1f92:	4c13      	ldr	r4, [pc, #76]	; (1fe0 <tc_callback_servo_control+0x50>)
    1f94:	2501      	movs	r5, #1
    1f96:	6823      	ldr	r3, [r4, #0]
    1f98:	731d      	strb	r5, [r3, #12]
		module->enable_callback_mask &= ~(1 << callback_type);
    1f9a:	7e63      	ldrb	r3, [r4, #25]
    1f9c:	43ab      	bics	r3, r5
    1f9e:	7663      	strb	r3, [r4, #25]
	servo_pos = read_encoders();
    1fa0:	4b10      	ldr	r3, [pc, #64]	; (1fe4 <tc_callback_servo_control+0x54>)
    1fa2:	4798      	blx	r3
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1fa4:	6820      	ldr	r0, [r4, #0]
    1fa6:	4b10      	ldr	r3, [pc, #64]	; (1fe8 <tc_callback_servo_control+0x58>)
    1fa8:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1faa:	4b10      	ldr	r3, [pc, #64]	; (1fec <tc_callback_servo_control+0x5c>)
    1fac:	5c1a      	ldrb	r2, [r3, r0]
    1fae:	231f      	movs	r3, #31
    1fb0:	4013      	ands	r3, r2
    1fb2:	002a      	movs	r2, r5
    1fb4:	409a      	lsls	r2, r3
    1fb6:	4b0e      	ldr	r3, [pc, #56]	; (1ff0 <tc_callback_servo_control+0x60>)
    1fb8:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    1fba:	7e63      	ldrb	r3, [r4, #25]
    1fbc:	2201      	movs	r2, #1
    1fbe:	4313      	orrs	r3, r2
    1fc0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1fc2:	6823      	ldr	r3, [r4, #0]
    1fc4:	735d      	strb	r5, [r3, #13]
	i = i + 1;
    1fc6:	4b0b      	ldr	r3, [pc, #44]	; (1ff4 <tc_callback_servo_control+0x64>)
    1fc8:	881b      	ldrh	r3, [r3, #0]
    1fca:	3301      	adds	r3, #1
    1fcc:	b29b      	uxth	r3, r3
	if(i == 255)
    1fce:	2bff      	cmp	r3, #255	; 0xff
    1fd0:	d002      	beq.n	1fd8 <tc_callback_servo_control+0x48>
	i = i + 1;
    1fd2:	4a08      	ldr	r2, [pc, #32]	; (1ff4 <tc_callback_servo_control+0x64>)
    1fd4:	8013      	strh	r3, [r2, #0]
}
    1fd6:	bd70      	pop	{r4, r5, r6, pc}
		i=0;
    1fd8:	2200      	movs	r2, #0
    1fda:	4b06      	ldr	r3, [pc, #24]	; (1ff4 <tc_callback_servo_control+0x64>)
    1fdc:	801a      	strh	r2, [r3, #0]
}
    1fde:	e7fa      	b.n	1fd6 <tc_callback_servo_control+0x46>
    1fe0:	200002dc 	.word	0x200002dc
    1fe4:	00001ee1 	.word	0x00001ee1
    1fe8:	000010c9 	.word	0x000010c9
    1fec:	00002a54 	.word	0x00002a54
    1ff0:	e000e100 	.word	0xe000e100
    1ff4:	20000204 	.word	0x20000204

00001ff8 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1ff8:	4770      	bx	lr
	...

00001ffc <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1ffc:	4b0c      	ldr	r3, [pc, #48]	; (2030 <cpu_irq_enter_critical+0x34>)
    1ffe:	681b      	ldr	r3, [r3, #0]
    2000:	2b00      	cmp	r3, #0
    2002:	d106      	bne.n	2012 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2004:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2008:	2b00      	cmp	r3, #0
    200a:	d007      	beq.n	201c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    200c:	2200      	movs	r2, #0
    200e:	4b09      	ldr	r3, [pc, #36]	; (2034 <cpu_irq_enter_critical+0x38>)
    2010:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2012:	4a07      	ldr	r2, [pc, #28]	; (2030 <cpu_irq_enter_critical+0x34>)
    2014:	6813      	ldr	r3, [r2, #0]
    2016:	3301      	adds	r3, #1
    2018:	6013      	str	r3, [r2, #0]
}
    201a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    201c:	b672      	cpsid	i
    201e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2022:	2200      	movs	r2, #0
    2024:	4b04      	ldr	r3, [pc, #16]	; (2038 <cpu_irq_enter_critical+0x3c>)
    2026:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2028:	3201      	adds	r2, #1
    202a:	4b02      	ldr	r3, [pc, #8]	; (2034 <cpu_irq_enter_critical+0x38>)
    202c:	701a      	strb	r2, [r3, #0]
    202e:	e7f0      	b.n	2012 <cpu_irq_enter_critical+0x16>
    2030:	20000208 	.word	0x20000208
    2034:	2000020c 	.word	0x2000020c
    2038:	20000001 	.word	0x20000001

0000203c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    203c:	4b08      	ldr	r3, [pc, #32]	; (2060 <cpu_irq_leave_critical+0x24>)
    203e:	681a      	ldr	r2, [r3, #0]
    2040:	3a01      	subs	r2, #1
    2042:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2044:	681b      	ldr	r3, [r3, #0]
    2046:	2b00      	cmp	r3, #0
    2048:	d109      	bne.n	205e <cpu_irq_leave_critical+0x22>
    204a:	4b06      	ldr	r3, [pc, #24]	; (2064 <cpu_irq_leave_critical+0x28>)
    204c:	781b      	ldrb	r3, [r3, #0]
    204e:	2b00      	cmp	r3, #0
    2050:	d005      	beq.n	205e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2052:	2201      	movs	r2, #1
    2054:	4b04      	ldr	r3, [pc, #16]	; (2068 <cpu_irq_leave_critical+0x2c>)
    2056:	701a      	strb	r2, [r3, #0]
    2058:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    205c:	b662      	cpsie	i
	}
}
    205e:	4770      	bx	lr
    2060:	20000208 	.word	0x20000208
    2064:	2000020c 	.word	0x2000020c
    2068:	20000001 	.word	0x20000001

0000206c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    206c:	b510      	push	{r4, lr}
	switch (clock_source) {
    206e:	2808      	cmp	r0, #8
    2070:	d803      	bhi.n	207a <system_clock_source_get_hz+0xe>
    2072:	0080      	lsls	r0, r0, #2
    2074:	4b1b      	ldr	r3, [pc, #108]	; (20e4 <system_clock_source_get_hz+0x78>)
    2076:	581b      	ldr	r3, [r3, r0]
    2078:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    207a:	2000      	movs	r0, #0
    207c:	e030      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    207e:	4b1a      	ldr	r3, [pc, #104]	; (20e8 <system_clock_source_get_hz+0x7c>)
    2080:	6918      	ldr	r0, [r3, #16]
    2082:	e02d      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2084:	4b19      	ldr	r3, [pc, #100]	; (20ec <system_clock_source_get_hz+0x80>)
    2086:	6a1b      	ldr	r3, [r3, #32]
    2088:	059b      	lsls	r3, r3, #22
    208a:	0f9b      	lsrs	r3, r3, #30
    208c:	4818      	ldr	r0, [pc, #96]	; (20f0 <system_clock_source_get_hz+0x84>)
    208e:	40d8      	lsrs	r0, r3
    2090:	e026      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2092:	4b15      	ldr	r3, [pc, #84]	; (20e8 <system_clock_source_get_hz+0x7c>)
    2094:	6958      	ldr	r0, [r3, #20]
    2096:	e023      	b.n	20e0 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2098:	4b13      	ldr	r3, [pc, #76]	; (20e8 <system_clock_source_get_hz+0x7c>)
    209a:	681b      	ldr	r3, [r3, #0]
			return 0;
    209c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    209e:	079b      	lsls	r3, r3, #30
    20a0:	d51e      	bpl.n	20e0 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    20a2:	4912      	ldr	r1, [pc, #72]	; (20ec <system_clock_source_get_hz+0x80>)
    20a4:	2210      	movs	r2, #16
    20a6:	68cb      	ldr	r3, [r1, #12]
    20a8:	421a      	tst	r2, r3
    20aa:	d0fc      	beq.n	20a6 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    20ac:	4b0e      	ldr	r3, [pc, #56]	; (20e8 <system_clock_source_get_hz+0x7c>)
    20ae:	681b      	ldr	r3, [r3, #0]
    20b0:	075b      	lsls	r3, r3, #29
    20b2:	d401      	bmi.n	20b8 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    20b4:	480f      	ldr	r0, [pc, #60]	; (20f4 <system_clock_source_get_hz+0x88>)
    20b6:	e013      	b.n	20e0 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    20b8:	2000      	movs	r0, #0
    20ba:	4b0f      	ldr	r3, [pc, #60]	; (20f8 <system_clock_source_get_hz+0x8c>)
    20bc:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    20be:	4b0a      	ldr	r3, [pc, #40]	; (20e8 <system_clock_source_get_hz+0x7c>)
    20c0:	689b      	ldr	r3, [r3, #8]
    20c2:	041b      	lsls	r3, r3, #16
    20c4:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    20c6:	4358      	muls	r0, r3
    20c8:	e00a      	b.n	20e0 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    20ca:	2350      	movs	r3, #80	; 0x50
    20cc:	4a07      	ldr	r2, [pc, #28]	; (20ec <system_clock_source_get_hz+0x80>)
    20ce:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    20d0:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    20d2:	075b      	lsls	r3, r3, #29
    20d4:	d504      	bpl.n	20e0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    20d6:	4b04      	ldr	r3, [pc, #16]	; (20e8 <system_clock_source_get_hz+0x7c>)
    20d8:	68d8      	ldr	r0, [r3, #12]
    20da:	e001      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return 32768UL;
    20dc:	2080      	movs	r0, #128	; 0x80
    20de:	0200      	lsls	r0, r0, #8
	}
}
    20e0:	bd10      	pop	{r4, pc}
    20e2:	46c0      	nop			; (mov r8, r8)
    20e4:	00002a58 	.word	0x00002a58
    20e8:	20000210 	.word	0x20000210
    20ec:	40000800 	.word	0x40000800
    20f0:	007a1200 	.word	0x007a1200
    20f4:	02dc6c00 	.word	0x02dc6c00
    20f8:	000024cd 	.word	0x000024cd

000020fc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    20fc:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    20fe:	490c      	ldr	r1, [pc, #48]	; (2130 <system_clock_source_osc8m_set_config+0x34>)
    2100:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2102:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2104:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2106:	7840      	ldrb	r0, [r0, #1]
    2108:	2201      	movs	r2, #1
    210a:	4010      	ands	r0, r2
    210c:	0180      	lsls	r0, r0, #6
    210e:	2640      	movs	r6, #64	; 0x40
    2110:	43b3      	bics	r3, r6
    2112:	4303      	orrs	r3, r0
    2114:	402a      	ands	r2, r5
    2116:	01d2      	lsls	r2, r2, #7
    2118:	2080      	movs	r0, #128	; 0x80
    211a:	4383      	bics	r3, r0
    211c:	4313      	orrs	r3, r2
    211e:	2203      	movs	r2, #3
    2120:	4022      	ands	r2, r4
    2122:	0212      	lsls	r2, r2, #8
    2124:	4803      	ldr	r0, [pc, #12]	; (2134 <system_clock_source_osc8m_set_config+0x38>)
    2126:	4003      	ands	r3, r0
    2128:	4313      	orrs	r3, r2
    212a:	620b      	str	r3, [r1, #32]
}
    212c:	bd70      	pop	{r4, r5, r6, pc}
    212e:	46c0      	nop			; (mov r8, r8)
    2130:	40000800 	.word	0x40000800
    2134:	fffffcff 	.word	0xfffffcff

00002138 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2138:	2808      	cmp	r0, #8
    213a:	d803      	bhi.n	2144 <system_clock_source_enable+0xc>
    213c:	0080      	lsls	r0, r0, #2
    213e:	4b25      	ldr	r3, [pc, #148]	; (21d4 <system_clock_source_enable+0x9c>)
    2140:	581b      	ldr	r3, [r3, r0]
    2142:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2144:	2017      	movs	r0, #23
    2146:	e044      	b.n	21d2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2148:	4a23      	ldr	r2, [pc, #140]	; (21d8 <system_clock_source_enable+0xa0>)
    214a:	6a13      	ldr	r3, [r2, #32]
    214c:	2102      	movs	r1, #2
    214e:	430b      	orrs	r3, r1
    2150:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2152:	2000      	movs	r0, #0
    2154:	e03d      	b.n	21d2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2156:	4a20      	ldr	r2, [pc, #128]	; (21d8 <system_clock_source_enable+0xa0>)
    2158:	6993      	ldr	r3, [r2, #24]
    215a:	2102      	movs	r1, #2
    215c:	430b      	orrs	r3, r1
    215e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2160:	2000      	movs	r0, #0
		break;
    2162:	e036      	b.n	21d2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2164:	4a1c      	ldr	r2, [pc, #112]	; (21d8 <system_clock_source_enable+0xa0>)
    2166:	8a13      	ldrh	r3, [r2, #16]
    2168:	2102      	movs	r1, #2
    216a:	430b      	orrs	r3, r1
    216c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    216e:	2000      	movs	r0, #0
		break;
    2170:	e02f      	b.n	21d2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2172:	4a19      	ldr	r2, [pc, #100]	; (21d8 <system_clock_source_enable+0xa0>)
    2174:	8a93      	ldrh	r3, [r2, #20]
    2176:	2102      	movs	r1, #2
    2178:	430b      	orrs	r3, r1
    217a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    217c:	2000      	movs	r0, #0
		break;
    217e:	e028      	b.n	21d2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2180:	4916      	ldr	r1, [pc, #88]	; (21dc <system_clock_source_enable+0xa4>)
    2182:	680b      	ldr	r3, [r1, #0]
    2184:	2202      	movs	r2, #2
    2186:	4313      	orrs	r3, r2
    2188:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    218a:	4b13      	ldr	r3, [pc, #76]	; (21d8 <system_clock_source_enable+0xa0>)
    218c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    218e:	0019      	movs	r1, r3
    2190:	320e      	adds	r2, #14
    2192:	68cb      	ldr	r3, [r1, #12]
    2194:	421a      	tst	r2, r3
    2196:	d0fc      	beq.n	2192 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2198:	4a10      	ldr	r2, [pc, #64]	; (21dc <system_clock_source_enable+0xa4>)
    219a:	6891      	ldr	r1, [r2, #8]
    219c:	4b0e      	ldr	r3, [pc, #56]	; (21d8 <system_clock_source_enable+0xa0>)
    219e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    21a0:	6852      	ldr	r2, [r2, #4]
    21a2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    21a4:	2200      	movs	r2, #0
    21a6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    21a8:	0019      	movs	r1, r3
    21aa:	3210      	adds	r2, #16
    21ac:	68cb      	ldr	r3, [r1, #12]
    21ae:	421a      	tst	r2, r3
    21b0:	d0fc      	beq.n	21ac <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    21b2:	4b0a      	ldr	r3, [pc, #40]	; (21dc <system_clock_source_enable+0xa4>)
    21b4:	681b      	ldr	r3, [r3, #0]
    21b6:	b29b      	uxth	r3, r3
    21b8:	4a07      	ldr	r2, [pc, #28]	; (21d8 <system_clock_source_enable+0xa0>)
    21ba:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    21bc:	2000      	movs	r0, #0
    21be:	e008      	b.n	21d2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    21c0:	4905      	ldr	r1, [pc, #20]	; (21d8 <system_clock_source_enable+0xa0>)
    21c2:	2244      	movs	r2, #68	; 0x44
    21c4:	5c8b      	ldrb	r3, [r1, r2]
    21c6:	2002      	movs	r0, #2
    21c8:	4303      	orrs	r3, r0
    21ca:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    21cc:	2000      	movs	r0, #0
		break;
    21ce:	e000      	b.n	21d2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    21d0:	2000      	movs	r0, #0
}
    21d2:	4770      	bx	lr
    21d4:	00002a7c 	.word	0x00002a7c
    21d8:	40000800 	.word	0x40000800
    21dc:	20000210 	.word	0x20000210

000021e0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    21e0:	b530      	push	{r4, r5, lr}
    21e2:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    21e4:	22c2      	movs	r2, #194	; 0xc2
    21e6:	00d2      	lsls	r2, r2, #3
    21e8:	4b1a      	ldr	r3, [pc, #104]	; (2254 <system_clock_init+0x74>)
    21ea:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    21ec:	4a1a      	ldr	r2, [pc, #104]	; (2258 <system_clock_init+0x78>)
    21ee:	6853      	ldr	r3, [r2, #4]
    21f0:	211e      	movs	r1, #30
    21f2:	438b      	bics	r3, r1
    21f4:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    21f6:	2301      	movs	r3, #1
    21f8:	466a      	mov	r2, sp
    21fa:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    21fc:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    21fe:	4d17      	ldr	r5, [pc, #92]	; (225c <system_clock_init+0x7c>)
    2200:	b2e0      	uxtb	r0, r4
    2202:	4669      	mov	r1, sp
    2204:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2206:	3401      	adds	r4, #1
    2208:	2c18      	cmp	r4, #24
    220a:	d1f9      	bne.n	2200 <system_clock_init+0x20>
	config->run_in_standby  = false;
    220c:	a803      	add	r0, sp, #12
    220e:	2400      	movs	r4, #0
    2210:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2212:	2501      	movs	r5, #1
    2214:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2216:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2218:	4b11      	ldr	r3, [pc, #68]	; (2260 <system_clock_init+0x80>)
    221a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    221c:	2006      	movs	r0, #6
    221e:	4b11      	ldr	r3, [pc, #68]	; (2264 <system_clock_init+0x84>)
    2220:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2222:	4b11      	ldr	r3, [pc, #68]	; (2268 <system_clock_init+0x88>)
    2224:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    2226:	4b11      	ldr	r3, [pc, #68]	; (226c <system_clock_init+0x8c>)
    2228:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    222a:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    222c:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    222e:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    2230:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2232:	466b      	mov	r3, sp
    2234:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2236:	2306      	movs	r3, #6
    2238:	466a      	mov	r2, sp
    223a:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    223c:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    223e:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2240:	4669      	mov	r1, sp
    2242:	2000      	movs	r0, #0
    2244:	4b0a      	ldr	r3, [pc, #40]	; (2270 <system_clock_init+0x90>)
    2246:	4798      	blx	r3
    2248:	2000      	movs	r0, #0
    224a:	4b0a      	ldr	r3, [pc, #40]	; (2274 <system_clock_init+0x94>)
    224c:	4798      	blx	r3
#endif
}
    224e:	b005      	add	sp, #20
    2250:	bd30      	pop	{r4, r5, pc}
    2252:	46c0      	nop			; (mov r8, r8)
    2254:	40000800 	.word	0x40000800
    2258:	41004000 	.word	0x41004000
    225c:	000024b1 	.word	0x000024b1
    2260:	000020fd 	.word	0x000020fd
    2264:	00002139 	.word	0x00002139
    2268:	00002279 	.word	0x00002279
    226c:	40000400 	.word	0x40000400
    2270:	0000229d 	.word	0x0000229d
    2274:	00002355 	.word	0x00002355

00002278 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2278:	4a06      	ldr	r2, [pc, #24]	; (2294 <system_gclk_init+0x1c>)
    227a:	6993      	ldr	r3, [r2, #24]
    227c:	2108      	movs	r1, #8
    227e:	430b      	orrs	r3, r1
    2280:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2282:	2201      	movs	r2, #1
    2284:	4b04      	ldr	r3, [pc, #16]	; (2298 <system_gclk_init+0x20>)
    2286:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2288:	0019      	movs	r1, r3
    228a:	780b      	ldrb	r3, [r1, #0]
    228c:	4213      	tst	r3, r2
    228e:	d1fc      	bne.n	228a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2290:	4770      	bx	lr
    2292:	46c0      	nop			; (mov r8, r8)
    2294:	40000400 	.word	0x40000400
    2298:	40000c00 	.word	0x40000c00

0000229c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    229c:	b570      	push	{r4, r5, r6, lr}
    229e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    22a0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    22a2:	780d      	ldrb	r5, [r1, #0]
    22a4:	022d      	lsls	r5, r5, #8
    22a6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    22a8:	784b      	ldrb	r3, [r1, #1]
    22aa:	2b00      	cmp	r3, #0
    22ac:	d002      	beq.n	22b4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    22ae:	2380      	movs	r3, #128	; 0x80
    22b0:	02db      	lsls	r3, r3, #11
    22b2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    22b4:	7a4b      	ldrb	r3, [r1, #9]
    22b6:	2b00      	cmp	r3, #0
    22b8:	d002      	beq.n	22c0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    22ba:	2380      	movs	r3, #128	; 0x80
    22bc:	031b      	lsls	r3, r3, #12
    22be:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    22c0:	6848      	ldr	r0, [r1, #4]
    22c2:	2801      	cmp	r0, #1
    22c4:	d910      	bls.n	22e8 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    22c6:	1e43      	subs	r3, r0, #1
    22c8:	4218      	tst	r0, r3
    22ca:	d134      	bne.n	2336 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    22cc:	2802      	cmp	r0, #2
    22ce:	d930      	bls.n	2332 <system_gclk_gen_set_config+0x96>
    22d0:	2302      	movs	r3, #2
    22d2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    22d4:	3201      	adds	r2, #1
						mask <<= 1) {
    22d6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    22d8:	4298      	cmp	r0, r3
    22da:	d8fb      	bhi.n	22d4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    22dc:	0212      	lsls	r2, r2, #8
    22de:	4332      	orrs	r2, r6
    22e0:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    22e2:	2380      	movs	r3, #128	; 0x80
    22e4:	035b      	lsls	r3, r3, #13
    22e6:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    22e8:	7a0b      	ldrb	r3, [r1, #8]
    22ea:	2b00      	cmp	r3, #0
    22ec:	d002      	beq.n	22f4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    22ee:	2380      	movs	r3, #128	; 0x80
    22f0:	039b      	lsls	r3, r3, #14
    22f2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    22f4:	4a13      	ldr	r2, [pc, #76]	; (2344 <system_gclk_gen_set_config+0xa8>)
    22f6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    22f8:	b25b      	sxtb	r3, r3
    22fa:	2b00      	cmp	r3, #0
    22fc:	dbfb      	blt.n	22f6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    22fe:	4b12      	ldr	r3, [pc, #72]	; (2348 <system_gclk_gen_set_config+0xac>)
    2300:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2302:	4b12      	ldr	r3, [pc, #72]	; (234c <system_gclk_gen_set_config+0xb0>)
    2304:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2306:	4a0f      	ldr	r2, [pc, #60]	; (2344 <system_gclk_gen_set_config+0xa8>)
    2308:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    230a:	b25b      	sxtb	r3, r3
    230c:	2b00      	cmp	r3, #0
    230e:	dbfb      	blt.n	2308 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2310:	4b0c      	ldr	r3, [pc, #48]	; (2344 <system_gclk_gen_set_config+0xa8>)
    2312:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2314:	001a      	movs	r2, r3
    2316:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2318:	b25b      	sxtb	r3, r3
    231a:	2b00      	cmp	r3, #0
    231c:	dbfb      	blt.n	2316 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    231e:	4a09      	ldr	r2, [pc, #36]	; (2344 <system_gclk_gen_set_config+0xa8>)
    2320:	6853      	ldr	r3, [r2, #4]
    2322:	2180      	movs	r1, #128	; 0x80
    2324:	0249      	lsls	r1, r1, #9
    2326:	400b      	ands	r3, r1
    2328:	431d      	orrs	r5, r3
    232a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    232c:	4b08      	ldr	r3, [pc, #32]	; (2350 <system_gclk_gen_set_config+0xb4>)
    232e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2330:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2332:	2200      	movs	r2, #0
    2334:	e7d2      	b.n	22dc <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2336:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2338:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    233a:	2380      	movs	r3, #128	; 0x80
    233c:	029b      	lsls	r3, r3, #10
    233e:	431d      	orrs	r5, r3
    2340:	e7d2      	b.n	22e8 <system_gclk_gen_set_config+0x4c>
    2342:	46c0      	nop			; (mov r8, r8)
    2344:	40000c00 	.word	0x40000c00
    2348:	00001ffd 	.word	0x00001ffd
    234c:	40000c08 	.word	0x40000c08
    2350:	0000203d 	.word	0x0000203d

00002354 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2354:	b510      	push	{r4, lr}
    2356:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2358:	4a0b      	ldr	r2, [pc, #44]	; (2388 <system_gclk_gen_enable+0x34>)
    235a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    235c:	b25b      	sxtb	r3, r3
    235e:	2b00      	cmp	r3, #0
    2360:	dbfb      	blt.n	235a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2362:	4b0a      	ldr	r3, [pc, #40]	; (238c <system_gclk_gen_enable+0x38>)
    2364:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2366:	4b0a      	ldr	r3, [pc, #40]	; (2390 <system_gclk_gen_enable+0x3c>)
    2368:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    236a:	4a07      	ldr	r2, [pc, #28]	; (2388 <system_gclk_gen_enable+0x34>)
    236c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    236e:	b25b      	sxtb	r3, r3
    2370:	2b00      	cmp	r3, #0
    2372:	dbfb      	blt.n	236c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2374:	4a04      	ldr	r2, [pc, #16]	; (2388 <system_gclk_gen_enable+0x34>)
    2376:	6851      	ldr	r1, [r2, #4]
    2378:	2380      	movs	r3, #128	; 0x80
    237a:	025b      	lsls	r3, r3, #9
    237c:	430b      	orrs	r3, r1
    237e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2380:	4b04      	ldr	r3, [pc, #16]	; (2394 <system_gclk_gen_enable+0x40>)
    2382:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2384:	bd10      	pop	{r4, pc}
    2386:	46c0      	nop			; (mov r8, r8)
    2388:	40000c00 	.word	0x40000c00
    238c:	00001ffd 	.word	0x00001ffd
    2390:	40000c04 	.word	0x40000c04
    2394:	0000203d 	.word	0x0000203d

00002398 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2398:	b570      	push	{r4, r5, r6, lr}
    239a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    239c:	4a1a      	ldr	r2, [pc, #104]	; (2408 <system_gclk_gen_get_hz+0x70>)
    239e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    23a0:	b25b      	sxtb	r3, r3
    23a2:	2b00      	cmp	r3, #0
    23a4:	dbfb      	blt.n	239e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    23a6:	4b19      	ldr	r3, [pc, #100]	; (240c <system_gclk_gen_get_hz+0x74>)
    23a8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    23aa:	4b19      	ldr	r3, [pc, #100]	; (2410 <system_gclk_gen_get_hz+0x78>)
    23ac:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    23ae:	4a16      	ldr	r2, [pc, #88]	; (2408 <system_gclk_gen_get_hz+0x70>)
    23b0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    23b2:	b25b      	sxtb	r3, r3
    23b4:	2b00      	cmp	r3, #0
    23b6:	dbfb      	blt.n	23b0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    23b8:	4e13      	ldr	r6, [pc, #76]	; (2408 <system_gclk_gen_get_hz+0x70>)
    23ba:	6870      	ldr	r0, [r6, #4]
    23bc:	04c0      	lsls	r0, r0, #19
    23be:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    23c0:	4b14      	ldr	r3, [pc, #80]	; (2414 <system_gclk_gen_get_hz+0x7c>)
    23c2:	4798      	blx	r3
    23c4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    23c6:	4b12      	ldr	r3, [pc, #72]	; (2410 <system_gclk_gen_get_hz+0x78>)
    23c8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    23ca:	6876      	ldr	r6, [r6, #4]
    23cc:	02f6      	lsls	r6, r6, #11
    23ce:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    23d0:	4b11      	ldr	r3, [pc, #68]	; (2418 <system_gclk_gen_get_hz+0x80>)
    23d2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    23d4:	4a0c      	ldr	r2, [pc, #48]	; (2408 <system_gclk_gen_get_hz+0x70>)
    23d6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    23d8:	b25b      	sxtb	r3, r3
    23da:	2b00      	cmp	r3, #0
    23dc:	dbfb      	blt.n	23d6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    23de:	4b0a      	ldr	r3, [pc, #40]	; (2408 <system_gclk_gen_get_hz+0x70>)
    23e0:	689c      	ldr	r4, [r3, #8]
    23e2:	0224      	lsls	r4, r4, #8
    23e4:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    23e6:	4b0d      	ldr	r3, [pc, #52]	; (241c <system_gclk_gen_get_hz+0x84>)
    23e8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    23ea:	2e00      	cmp	r6, #0
    23ec:	d107      	bne.n	23fe <system_gclk_gen_get_hz+0x66>
    23ee:	2c01      	cmp	r4, #1
    23f0:	d907      	bls.n	2402 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    23f2:	0021      	movs	r1, r4
    23f4:	0028      	movs	r0, r5
    23f6:	4b0a      	ldr	r3, [pc, #40]	; (2420 <system_gclk_gen_get_hz+0x88>)
    23f8:	4798      	blx	r3
    23fa:	0005      	movs	r5, r0
    23fc:	e001      	b.n	2402 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    23fe:	3401      	adds	r4, #1
    2400:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2402:	0028      	movs	r0, r5
    2404:	bd70      	pop	{r4, r5, r6, pc}
    2406:	46c0      	nop			; (mov r8, r8)
    2408:	40000c00 	.word	0x40000c00
    240c:	00001ffd 	.word	0x00001ffd
    2410:	40000c04 	.word	0x40000c04
    2414:	0000206d 	.word	0x0000206d
    2418:	40000c08 	.word	0x40000c08
    241c:	0000203d 	.word	0x0000203d
    2420:	000026dd 	.word	0x000026dd

00002424 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2424:	b510      	push	{r4, lr}
    2426:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2428:	4b06      	ldr	r3, [pc, #24]	; (2444 <system_gclk_chan_enable+0x20>)
    242a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    242c:	4b06      	ldr	r3, [pc, #24]	; (2448 <system_gclk_chan_enable+0x24>)
    242e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2430:	4a06      	ldr	r2, [pc, #24]	; (244c <system_gclk_chan_enable+0x28>)
    2432:	8853      	ldrh	r3, [r2, #2]
    2434:	2180      	movs	r1, #128	; 0x80
    2436:	01c9      	lsls	r1, r1, #7
    2438:	430b      	orrs	r3, r1
    243a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    243c:	4b04      	ldr	r3, [pc, #16]	; (2450 <system_gclk_chan_enable+0x2c>)
    243e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2440:	bd10      	pop	{r4, pc}
    2442:	46c0      	nop			; (mov r8, r8)
    2444:	00001ffd 	.word	0x00001ffd
    2448:	40000c02 	.word	0x40000c02
    244c:	40000c00 	.word	0x40000c00
    2450:	0000203d 	.word	0x0000203d

00002454 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2454:	b510      	push	{r4, lr}
    2456:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2458:	4b0f      	ldr	r3, [pc, #60]	; (2498 <system_gclk_chan_disable+0x44>)
    245a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    245c:	4b0f      	ldr	r3, [pc, #60]	; (249c <system_gclk_chan_disable+0x48>)
    245e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2460:	4a0f      	ldr	r2, [pc, #60]	; (24a0 <system_gclk_chan_disable+0x4c>)
    2462:	8853      	ldrh	r3, [r2, #2]
    2464:	051b      	lsls	r3, r3, #20
    2466:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2468:	8853      	ldrh	r3, [r2, #2]
    246a:	490e      	ldr	r1, [pc, #56]	; (24a4 <system_gclk_chan_disable+0x50>)
    246c:	400b      	ands	r3, r1
    246e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2470:	8853      	ldrh	r3, [r2, #2]
    2472:	490d      	ldr	r1, [pc, #52]	; (24a8 <system_gclk_chan_disable+0x54>)
    2474:	400b      	ands	r3, r1
    2476:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2478:	0011      	movs	r1, r2
    247a:	2280      	movs	r2, #128	; 0x80
    247c:	01d2      	lsls	r2, r2, #7
    247e:	884b      	ldrh	r3, [r1, #2]
    2480:	4213      	tst	r3, r2
    2482:	d1fc      	bne.n	247e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2484:	4906      	ldr	r1, [pc, #24]	; (24a0 <system_gclk_chan_disable+0x4c>)
    2486:	884a      	ldrh	r2, [r1, #2]
    2488:	0203      	lsls	r3, r0, #8
    248a:	4806      	ldr	r0, [pc, #24]	; (24a4 <system_gclk_chan_disable+0x50>)
    248c:	4002      	ands	r2, r0
    248e:	4313      	orrs	r3, r2
    2490:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2492:	4b06      	ldr	r3, [pc, #24]	; (24ac <system_gclk_chan_disable+0x58>)
    2494:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2496:	bd10      	pop	{r4, pc}
    2498:	00001ffd 	.word	0x00001ffd
    249c:	40000c02 	.word	0x40000c02
    24a0:	40000c00 	.word	0x40000c00
    24a4:	fffff0ff 	.word	0xfffff0ff
    24a8:	ffffbfff 	.word	0xffffbfff
    24ac:	0000203d 	.word	0x0000203d

000024b0 <system_gclk_chan_set_config>:
{
    24b0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    24b2:	780c      	ldrb	r4, [r1, #0]
    24b4:	0224      	lsls	r4, r4, #8
    24b6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    24b8:	4b02      	ldr	r3, [pc, #8]	; (24c4 <system_gclk_chan_set_config+0x14>)
    24ba:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    24bc:	b2a4      	uxth	r4, r4
    24be:	4b02      	ldr	r3, [pc, #8]	; (24c8 <system_gclk_chan_set_config+0x18>)
    24c0:	805c      	strh	r4, [r3, #2]
}
    24c2:	bd10      	pop	{r4, pc}
    24c4:	00002455 	.word	0x00002455
    24c8:	40000c00 	.word	0x40000c00

000024cc <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    24cc:	b510      	push	{r4, lr}
    24ce:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    24d0:	4b06      	ldr	r3, [pc, #24]	; (24ec <system_gclk_chan_get_hz+0x20>)
    24d2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    24d4:	4b06      	ldr	r3, [pc, #24]	; (24f0 <system_gclk_chan_get_hz+0x24>)
    24d6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    24d8:	4b06      	ldr	r3, [pc, #24]	; (24f4 <system_gclk_chan_get_hz+0x28>)
    24da:	885c      	ldrh	r4, [r3, #2]
    24dc:	0524      	lsls	r4, r4, #20
    24de:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    24e0:	4b05      	ldr	r3, [pc, #20]	; (24f8 <system_gclk_chan_get_hz+0x2c>)
    24e2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    24e4:	0020      	movs	r0, r4
    24e6:	4b05      	ldr	r3, [pc, #20]	; (24fc <system_gclk_chan_get_hz+0x30>)
    24e8:	4798      	blx	r3
}
    24ea:	bd10      	pop	{r4, pc}
    24ec:	00001ffd 	.word	0x00001ffd
    24f0:	40000c02 	.word	0x40000c02
    24f4:	40000c00 	.word	0x40000c00
    24f8:	0000203d 	.word	0x0000203d
    24fc:	00002399 	.word	0x00002399

00002500 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2500:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2502:	78d3      	ldrb	r3, [r2, #3]
    2504:	2b00      	cmp	r3, #0
    2506:	d135      	bne.n	2574 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2508:	7813      	ldrb	r3, [r2, #0]
    250a:	2b80      	cmp	r3, #128	; 0x80
    250c:	d029      	beq.n	2562 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    250e:	061b      	lsls	r3, r3, #24
    2510:	2480      	movs	r4, #128	; 0x80
    2512:	0264      	lsls	r4, r4, #9
    2514:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2516:	7854      	ldrb	r4, [r2, #1]
    2518:	2502      	movs	r5, #2
    251a:	43ac      	bics	r4, r5
    251c:	d106      	bne.n	252c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    251e:	7894      	ldrb	r4, [r2, #2]
    2520:	2c00      	cmp	r4, #0
    2522:	d120      	bne.n	2566 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2524:	2480      	movs	r4, #128	; 0x80
    2526:	02a4      	lsls	r4, r4, #10
    2528:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    252a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    252c:	7854      	ldrb	r4, [r2, #1]
    252e:	3c01      	subs	r4, #1
    2530:	2c01      	cmp	r4, #1
    2532:	d91c      	bls.n	256e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2534:	040d      	lsls	r5, r1, #16
    2536:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2538:	24a0      	movs	r4, #160	; 0xa0
    253a:	05e4      	lsls	r4, r4, #23
    253c:	432c      	orrs	r4, r5
    253e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2540:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2542:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2544:	24d0      	movs	r4, #208	; 0xd0
    2546:	0624      	lsls	r4, r4, #24
    2548:	432c      	orrs	r4, r5
    254a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    254c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    254e:	78d4      	ldrb	r4, [r2, #3]
    2550:	2c00      	cmp	r4, #0
    2552:	d122      	bne.n	259a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2554:	035b      	lsls	r3, r3, #13
    2556:	d51c      	bpl.n	2592 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2558:	7893      	ldrb	r3, [r2, #2]
    255a:	2b01      	cmp	r3, #1
    255c:	d01e      	beq.n	259c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    255e:	6141      	str	r1, [r0, #20]
    2560:	e017      	b.n	2592 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2562:	2300      	movs	r3, #0
    2564:	e7d7      	b.n	2516 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2566:	24c0      	movs	r4, #192	; 0xc0
    2568:	02e4      	lsls	r4, r4, #11
    256a:	4323      	orrs	r3, r4
    256c:	e7dd      	b.n	252a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    256e:	4c0d      	ldr	r4, [pc, #52]	; (25a4 <_system_pinmux_config+0xa4>)
    2570:	4023      	ands	r3, r4
    2572:	e7df      	b.n	2534 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2574:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2576:	040c      	lsls	r4, r1, #16
    2578:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    257a:	23a0      	movs	r3, #160	; 0xa0
    257c:	05db      	lsls	r3, r3, #23
    257e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2580:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2582:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2584:	23d0      	movs	r3, #208	; 0xd0
    2586:	061b      	lsls	r3, r3, #24
    2588:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    258a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    258c:	78d3      	ldrb	r3, [r2, #3]
    258e:	2b00      	cmp	r3, #0
    2590:	d103      	bne.n	259a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2592:	7853      	ldrb	r3, [r2, #1]
    2594:	3b01      	subs	r3, #1
    2596:	2b01      	cmp	r3, #1
    2598:	d902      	bls.n	25a0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    259a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    259c:	6181      	str	r1, [r0, #24]
    259e:	e7f8      	b.n	2592 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    25a0:	6081      	str	r1, [r0, #8]
}
    25a2:	e7fa      	b.n	259a <_system_pinmux_config+0x9a>
    25a4:	fffbffff 	.word	0xfffbffff

000025a8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    25a8:	b510      	push	{r4, lr}
    25aa:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25ac:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    25ae:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    25b0:	2900      	cmp	r1, #0
    25b2:	d104      	bne.n	25be <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    25b4:	0943      	lsrs	r3, r0, #5
    25b6:	01db      	lsls	r3, r3, #7
    25b8:	4905      	ldr	r1, [pc, #20]	; (25d0 <system_pinmux_pin_set_config+0x28>)
    25ba:	468c      	mov	ip, r1
    25bc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    25be:	241f      	movs	r4, #31
    25c0:	4020      	ands	r0, r4
    25c2:	2101      	movs	r1, #1
    25c4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    25c6:	0018      	movs	r0, r3
    25c8:	4b02      	ldr	r3, [pc, #8]	; (25d4 <system_pinmux_pin_set_config+0x2c>)
    25ca:	4798      	blx	r3
}
    25cc:	bd10      	pop	{r4, pc}
    25ce:	46c0      	nop			; (mov r8, r8)
    25d0:	41004400 	.word	0x41004400
    25d4:	00002501 	.word	0x00002501

000025d8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    25d8:	4770      	bx	lr
	...

000025dc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    25dc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    25de:	4b05      	ldr	r3, [pc, #20]	; (25f4 <system_init+0x18>)
    25e0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    25e2:	4b05      	ldr	r3, [pc, #20]	; (25f8 <system_init+0x1c>)
    25e4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    25e6:	4b05      	ldr	r3, [pc, #20]	; (25fc <system_init+0x20>)
    25e8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    25ea:	4b05      	ldr	r3, [pc, #20]	; (2600 <system_init+0x24>)
    25ec:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    25ee:	4b05      	ldr	r3, [pc, #20]	; (2604 <system_init+0x28>)
    25f0:	4798      	blx	r3
}
    25f2:	bd10      	pop	{r4, pc}
    25f4:	000021e1 	.word	0x000021e1
    25f8:	00001ff9 	.word	0x00001ff9
    25fc:	000025d9 	.word	0x000025d9
    2600:	000001c5 	.word	0x000001c5
    2604:	000025d9 	.word	0x000025d9

00002608 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2608:	e7fe      	b.n	2608 <Dummy_Handler>
	...

0000260c <Reset_Handler>:
{
    260c:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    260e:	4a26      	ldr	r2, [pc, #152]	; (26a8 <Reset_Handler+0x9c>)
    2610:	4b26      	ldr	r3, [pc, #152]	; (26ac <Reset_Handler+0xa0>)
    2612:	429a      	cmp	r2, r3
    2614:	d011      	beq.n	263a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2616:	001a      	movs	r2, r3
    2618:	4b25      	ldr	r3, [pc, #148]	; (26b0 <Reset_Handler+0xa4>)
    261a:	429a      	cmp	r2, r3
    261c:	d20d      	bcs.n	263a <Reset_Handler+0x2e>
    261e:	4a25      	ldr	r2, [pc, #148]	; (26b4 <Reset_Handler+0xa8>)
    2620:	3303      	adds	r3, #3
    2622:	1a9b      	subs	r3, r3, r2
    2624:	089b      	lsrs	r3, r3, #2
    2626:	3301      	adds	r3, #1
    2628:	009b      	lsls	r3, r3, #2
    262a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    262c:	481f      	ldr	r0, [pc, #124]	; (26ac <Reset_Handler+0xa0>)
    262e:	491e      	ldr	r1, [pc, #120]	; (26a8 <Reset_Handler+0x9c>)
    2630:	588c      	ldr	r4, [r1, r2]
    2632:	5084      	str	r4, [r0, r2]
    2634:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2636:	429a      	cmp	r2, r3
    2638:	d1fa      	bne.n	2630 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    263a:	4a1f      	ldr	r2, [pc, #124]	; (26b8 <Reset_Handler+0xac>)
    263c:	4b1f      	ldr	r3, [pc, #124]	; (26bc <Reset_Handler+0xb0>)
    263e:	429a      	cmp	r2, r3
    2640:	d20a      	bcs.n	2658 <Reset_Handler+0x4c>
    2642:	43d3      	mvns	r3, r2
    2644:	491d      	ldr	r1, [pc, #116]	; (26bc <Reset_Handler+0xb0>)
    2646:	185b      	adds	r3, r3, r1
    2648:	2103      	movs	r1, #3
    264a:	438b      	bics	r3, r1
    264c:	3304      	adds	r3, #4
    264e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2650:	2100      	movs	r1, #0
    2652:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2654:	4293      	cmp	r3, r2
    2656:	d1fc      	bne.n	2652 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2658:	4a19      	ldr	r2, [pc, #100]	; (26c0 <Reset_Handler+0xb4>)
    265a:	21ff      	movs	r1, #255	; 0xff
    265c:	4b19      	ldr	r3, [pc, #100]	; (26c4 <Reset_Handler+0xb8>)
    265e:	438b      	bics	r3, r1
    2660:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2662:	39fd      	subs	r1, #253	; 0xfd
    2664:	2390      	movs	r3, #144	; 0x90
    2666:	005b      	lsls	r3, r3, #1
    2668:	4a17      	ldr	r2, [pc, #92]	; (26c8 <Reset_Handler+0xbc>)
    266a:	50d1      	str	r1, [r2, r3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    266c:	4b17      	ldr	r3, [pc, #92]	; (26cc <Reset_Handler+0xc0>)
    266e:	7b9a      	ldrb	r2, [r3, #14]
    2670:	312e      	adds	r1, #46	; 0x2e
    2672:	438a      	bics	r2, r1
    2674:	2120      	movs	r1, #32
    2676:	430a      	orrs	r2, r1
    2678:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    267a:	7b9a      	ldrb	r2, [r3, #14]
    267c:	210c      	movs	r1, #12
    267e:	438a      	bics	r2, r1
    2680:	2108      	movs	r1, #8
    2682:	430a      	orrs	r2, r1
    2684:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2686:	7b9a      	ldrb	r2, [r3, #14]
    2688:	2103      	movs	r1, #3
    268a:	438a      	bics	r2, r1
    268c:	2102      	movs	r1, #2
    268e:	430a      	orrs	r2, r1
    2690:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2692:	4a0f      	ldr	r2, [pc, #60]	; (26d0 <Reset_Handler+0xc4>)
    2694:	6853      	ldr	r3, [r2, #4]
    2696:	2180      	movs	r1, #128	; 0x80
    2698:	430b      	orrs	r3, r1
    269a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    269c:	4b0d      	ldr	r3, [pc, #52]	; (26d4 <Reset_Handler+0xc8>)
    269e:	4798      	blx	r3
        main();
    26a0:	4b0d      	ldr	r3, [pc, #52]	; (26d8 <Reset_Handler+0xcc>)
    26a2:	4798      	blx	r3
    26a4:	e7fe      	b.n	26a4 <Reset_Handler+0x98>
    26a6:	46c0      	nop			; (mov r8, r8)
    26a8:	00002ac0 	.word	0x00002ac0
    26ac:	20000000 	.word	0x20000000
    26b0:	20000004 	.word	0x20000004
    26b4:	20000004 	.word	0x20000004
    26b8:	20000004 	.word	0x20000004
    26bc:	2000039c 	.word	0x2000039c
    26c0:	e000ed00 	.word	0xe000ed00
    26c4:	00000000 	.word	0x00000000
    26c8:	41007000 	.word	0x41007000
    26cc:	41004800 	.word	0x41004800
    26d0:	41004000 	.word	0x41004000
    26d4:	000029c9 	.word	0x000029c9
    26d8:	00001e61 	.word	0x00001e61

000026dc <__udivsi3>:
    26dc:	2200      	movs	r2, #0
    26de:	0843      	lsrs	r3, r0, #1
    26e0:	428b      	cmp	r3, r1
    26e2:	d374      	bcc.n	27ce <__udivsi3+0xf2>
    26e4:	0903      	lsrs	r3, r0, #4
    26e6:	428b      	cmp	r3, r1
    26e8:	d35f      	bcc.n	27aa <__udivsi3+0xce>
    26ea:	0a03      	lsrs	r3, r0, #8
    26ec:	428b      	cmp	r3, r1
    26ee:	d344      	bcc.n	277a <__udivsi3+0x9e>
    26f0:	0b03      	lsrs	r3, r0, #12
    26f2:	428b      	cmp	r3, r1
    26f4:	d328      	bcc.n	2748 <__udivsi3+0x6c>
    26f6:	0c03      	lsrs	r3, r0, #16
    26f8:	428b      	cmp	r3, r1
    26fa:	d30d      	bcc.n	2718 <__udivsi3+0x3c>
    26fc:	22ff      	movs	r2, #255	; 0xff
    26fe:	0209      	lsls	r1, r1, #8
    2700:	ba12      	rev	r2, r2
    2702:	0c03      	lsrs	r3, r0, #16
    2704:	428b      	cmp	r3, r1
    2706:	d302      	bcc.n	270e <__udivsi3+0x32>
    2708:	1212      	asrs	r2, r2, #8
    270a:	0209      	lsls	r1, r1, #8
    270c:	d065      	beq.n	27da <__udivsi3+0xfe>
    270e:	0b03      	lsrs	r3, r0, #12
    2710:	428b      	cmp	r3, r1
    2712:	d319      	bcc.n	2748 <__udivsi3+0x6c>
    2714:	e000      	b.n	2718 <__udivsi3+0x3c>
    2716:	0a09      	lsrs	r1, r1, #8
    2718:	0bc3      	lsrs	r3, r0, #15
    271a:	428b      	cmp	r3, r1
    271c:	d301      	bcc.n	2722 <__udivsi3+0x46>
    271e:	03cb      	lsls	r3, r1, #15
    2720:	1ac0      	subs	r0, r0, r3
    2722:	4152      	adcs	r2, r2
    2724:	0b83      	lsrs	r3, r0, #14
    2726:	428b      	cmp	r3, r1
    2728:	d301      	bcc.n	272e <__udivsi3+0x52>
    272a:	038b      	lsls	r3, r1, #14
    272c:	1ac0      	subs	r0, r0, r3
    272e:	4152      	adcs	r2, r2
    2730:	0b43      	lsrs	r3, r0, #13
    2732:	428b      	cmp	r3, r1
    2734:	d301      	bcc.n	273a <__udivsi3+0x5e>
    2736:	034b      	lsls	r3, r1, #13
    2738:	1ac0      	subs	r0, r0, r3
    273a:	4152      	adcs	r2, r2
    273c:	0b03      	lsrs	r3, r0, #12
    273e:	428b      	cmp	r3, r1
    2740:	d301      	bcc.n	2746 <__udivsi3+0x6a>
    2742:	030b      	lsls	r3, r1, #12
    2744:	1ac0      	subs	r0, r0, r3
    2746:	4152      	adcs	r2, r2
    2748:	0ac3      	lsrs	r3, r0, #11
    274a:	428b      	cmp	r3, r1
    274c:	d301      	bcc.n	2752 <__udivsi3+0x76>
    274e:	02cb      	lsls	r3, r1, #11
    2750:	1ac0      	subs	r0, r0, r3
    2752:	4152      	adcs	r2, r2
    2754:	0a83      	lsrs	r3, r0, #10
    2756:	428b      	cmp	r3, r1
    2758:	d301      	bcc.n	275e <__udivsi3+0x82>
    275a:	028b      	lsls	r3, r1, #10
    275c:	1ac0      	subs	r0, r0, r3
    275e:	4152      	adcs	r2, r2
    2760:	0a43      	lsrs	r3, r0, #9
    2762:	428b      	cmp	r3, r1
    2764:	d301      	bcc.n	276a <__udivsi3+0x8e>
    2766:	024b      	lsls	r3, r1, #9
    2768:	1ac0      	subs	r0, r0, r3
    276a:	4152      	adcs	r2, r2
    276c:	0a03      	lsrs	r3, r0, #8
    276e:	428b      	cmp	r3, r1
    2770:	d301      	bcc.n	2776 <__udivsi3+0x9a>
    2772:	020b      	lsls	r3, r1, #8
    2774:	1ac0      	subs	r0, r0, r3
    2776:	4152      	adcs	r2, r2
    2778:	d2cd      	bcs.n	2716 <__udivsi3+0x3a>
    277a:	09c3      	lsrs	r3, r0, #7
    277c:	428b      	cmp	r3, r1
    277e:	d301      	bcc.n	2784 <__udivsi3+0xa8>
    2780:	01cb      	lsls	r3, r1, #7
    2782:	1ac0      	subs	r0, r0, r3
    2784:	4152      	adcs	r2, r2
    2786:	0983      	lsrs	r3, r0, #6
    2788:	428b      	cmp	r3, r1
    278a:	d301      	bcc.n	2790 <__udivsi3+0xb4>
    278c:	018b      	lsls	r3, r1, #6
    278e:	1ac0      	subs	r0, r0, r3
    2790:	4152      	adcs	r2, r2
    2792:	0943      	lsrs	r3, r0, #5
    2794:	428b      	cmp	r3, r1
    2796:	d301      	bcc.n	279c <__udivsi3+0xc0>
    2798:	014b      	lsls	r3, r1, #5
    279a:	1ac0      	subs	r0, r0, r3
    279c:	4152      	adcs	r2, r2
    279e:	0903      	lsrs	r3, r0, #4
    27a0:	428b      	cmp	r3, r1
    27a2:	d301      	bcc.n	27a8 <__udivsi3+0xcc>
    27a4:	010b      	lsls	r3, r1, #4
    27a6:	1ac0      	subs	r0, r0, r3
    27a8:	4152      	adcs	r2, r2
    27aa:	08c3      	lsrs	r3, r0, #3
    27ac:	428b      	cmp	r3, r1
    27ae:	d301      	bcc.n	27b4 <__udivsi3+0xd8>
    27b0:	00cb      	lsls	r3, r1, #3
    27b2:	1ac0      	subs	r0, r0, r3
    27b4:	4152      	adcs	r2, r2
    27b6:	0883      	lsrs	r3, r0, #2
    27b8:	428b      	cmp	r3, r1
    27ba:	d301      	bcc.n	27c0 <__udivsi3+0xe4>
    27bc:	008b      	lsls	r3, r1, #2
    27be:	1ac0      	subs	r0, r0, r3
    27c0:	4152      	adcs	r2, r2
    27c2:	0843      	lsrs	r3, r0, #1
    27c4:	428b      	cmp	r3, r1
    27c6:	d301      	bcc.n	27cc <__udivsi3+0xf0>
    27c8:	004b      	lsls	r3, r1, #1
    27ca:	1ac0      	subs	r0, r0, r3
    27cc:	4152      	adcs	r2, r2
    27ce:	1a41      	subs	r1, r0, r1
    27d0:	d200      	bcs.n	27d4 <__udivsi3+0xf8>
    27d2:	4601      	mov	r1, r0
    27d4:	4152      	adcs	r2, r2
    27d6:	4610      	mov	r0, r2
    27d8:	4770      	bx	lr
    27da:	e7ff      	b.n	27dc <__udivsi3+0x100>
    27dc:	b501      	push	{r0, lr}
    27de:	2000      	movs	r0, #0
    27e0:	f000 f8f0 	bl	29c4 <__aeabi_idiv0>
    27e4:	bd02      	pop	{r1, pc}
    27e6:	46c0      	nop			; (mov r8, r8)

000027e8 <__aeabi_uidivmod>:
    27e8:	2900      	cmp	r1, #0
    27ea:	d0f7      	beq.n	27dc <__udivsi3+0x100>
    27ec:	e776      	b.n	26dc <__udivsi3>
    27ee:	4770      	bx	lr

000027f0 <__divsi3>:
    27f0:	4603      	mov	r3, r0
    27f2:	430b      	orrs	r3, r1
    27f4:	d47f      	bmi.n	28f6 <__divsi3+0x106>
    27f6:	2200      	movs	r2, #0
    27f8:	0843      	lsrs	r3, r0, #1
    27fa:	428b      	cmp	r3, r1
    27fc:	d374      	bcc.n	28e8 <__divsi3+0xf8>
    27fe:	0903      	lsrs	r3, r0, #4
    2800:	428b      	cmp	r3, r1
    2802:	d35f      	bcc.n	28c4 <__divsi3+0xd4>
    2804:	0a03      	lsrs	r3, r0, #8
    2806:	428b      	cmp	r3, r1
    2808:	d344      	bcc.n	2894 <__divsi3+0xa4>
    280a:	0b03      	lsrs	r3, r0, #12
    280c:	428b      	cmp	r3, r1
    280e:	d328      	bcc.n	2862 <__divsi3+0x72>
    2810:	0c03      	lsrs	r3, r0, #16
    2812:	428b      	cmp	r3, r1
    2814:	d30d      	bcc.n	2832 <__divsi3+0x42>
    2816:	22ff      	movs	r2, #255	; 0xff
    2818:	0209      	lsls	r1, r1, #8
    281a:	ba12      	rev	r2, r2
    281c:	0c03      	lsrs	r3, r0, #16
    281e:	428b      	cmp	r3, r1
    2820:	d302      	bcc.n	2828 <__divsi3+0x38>
    2822:	1212      	asrs	r2, r2, #8
    2824:	0209      	lsls	r1, r1, #8
    2826:	d065      	beq.n	28f4 <__divsi3+0x104>
    2828:	0b03      	lsrs	r3, r0, #12
    282a:	428b      	cmp	r3, r1
    282c:	d319      	bcc.n	2862 <__divsi3+0x72>
    282e:	e000      	b.n	2832 <__divsi3+0x42>
    2830:	0a09      	lsrs	r1, r1, #8
    2832:	0bc3      	lsrs	r3, r0, #15
    2834:	428b      	cmp	r3, r1
    2836:	d301      	bcc.n	283c <__divsi3+0x4c>
    2838:	03cb      	lsls	r3, r1, #15
    283a:	1ac0      	subs	r0, r0, r3
    283c:	4152      	adcs	r2, r2
    283e:	0b83      	lsrs	r3, r0, #14
    2840:	428b      	cmp	r3, r1
    2842:	d301      	bcc.n	2848 <__divsi3+0x58>
    2844:	038b      	lsls	r3, r1, #14
    2846:	1ac0      	subs	r0, r0, r3
    2848:	4152      	adcs	r2, r2
    284a:	0b43      	lsrs	r3, r0, #13
    284c:	428b      	cmp	r3, r1
    284e:	d301      	bcc.n	2854 <__divsi3+0x64>
    2850:	034b      	lsls	r3, r1, #13
    2852:	1ac0      	subs	r0, r0, r3
    2854:	4152      	adcs	r2, r2
    2856:	0b03      	lsrs	r3, r0, #12
    2858:	428b      	cmp	r3, r1
    285a:	d301      	bcc.n	2860 <__divsi3+0x70>
    285c:	030b      	lsls	r3, r1, #12
    285e:	1ac0      	subs	r0, r0, r3
    2860:	4152      	adcs	r2, r2
    2862:	0ac3      	lsrs	r3, r0, #11
    2864:	428b      	cmp	r3, r1
    2866:	d301      	bcc.n	286c <__divsi3+0x7c>
    2868:	02cb      	lsls	r3, r1, #11
    286a:	1ac0      	subs	r0, r0, r3
    286c:	4152      	adcs	r2, r2
    286e:	0a83      	lsrs	r3, r0, #10
    2870:	428b      	cmp	r3, r1
    2872:	d301      	bcc.n	2878 <__divsi3+0x88>
    2874:	028b      	lsls	r3, r1, #10
    2876:	1ac0      	subs	r0, r0, r3
    2878:	4152      	adcs	r2, r2
    287a:	0a43      	lsrs	r3, r0, #9
    287c:	428b      	cmp	r3, r1
    287e:	d301      	bcc.n	2884 <__divsi3+0x94>
    2880:	024b      	lsls	r3, r1, #9
    2882:	1ac0      	subs	r0, r0, r3
    2884:	4152      	adcs	r2, r2
    2886:	0a03      	lsrs	r3, r0, #8
    2888:	428b      	cmp	r3, r1
    288a:	d301      	bcc.n	2890 <__divsi3+0xa0>
    288c:	020b      	lsls	r3, r1, #8
    288e:	1ac0      	subs	r0, r0, r3
    2890:	4152      	adcs	r2, r2
    2892:	d2cd      	bcs.n	2830 <__divsi3+0x40>
    2894:	09c3      	lsrs	r3, r0, #7
    2896:	428b      	cmp	r3, r1
    2898:	d301      	bcc.n	289e <__divsi3+0xae>
    289a:	01cb      	lsls	r3, r1, #7
    289c:	1ac0      	subs	r0, r0, r3
    289e:	4152      	adcs	r2, r2
    28a0:	0983      	lsrs	r3, r0, #6
    28a2:	428b      	cmp	r3, r1
    28a4:	d301      	bcc.n	28aa <__divsi3+0xba>
    28a6:	018b      	lsls	r3, r1, #6
    28a8:	1ac0      	subs	r0, r0, r3
    28aa:	4152      	adcs	r2, r2
    28ac:	0943      	lsrs	r3, r0, #5
    28ae:	428b      	cmp	r3, r1
    28b0:	d301      	bcc.n	28b6 <__divsi3+0xc6>
    28b2:	014b      	lsls	r3, r1, #5
    28b4:	1ac0      	subs	r0, r0, r3
    28b6:	4152      	adcs	r2, r2
    28b8:	0903      	lsrs	r3, r0, #4
    28ba:	428b      	cmp	r3, r1
    28bc:	d301      	bcc.n	28c2 <__divsi3+0xd2>
    28be:	010b      	lsls	r3, r1, #4
    28c0:	1ac0      	subs	r0, r0, r3
    28c2:	4152      	adcs	r2, r2
    28c4:	08c3      	lsrs	r3, r0, #3
    28c6:	428b      	cmp	r3, r1
    28c8:	d301      	bcc.n	28ce <__divsi3+0xde>
    28ca:	00cb      	lsls	r3, r1, #3
    28cc:	1ac0      	subs	r0, r0, r3
    28ce:	4152      	adcs	r2, r2
    28d0:	0883      	lsrs	r3, r0, #2
    28d2:	428b      	cmp	r3, r1
    28d4:	d301      	bcc.n	28da <__divsi3+0xea>
    28d6:	008b      	lsls	r3, r1, #2
    28d8:	1ac0      	subs	r0, r0, r3
    28da:	4152      	adcs	r2, r2
    28dc:	0843      	lsrs	r3, r0, #1
    28de:	428b      	cmp	r3, r1
    28e0:	d301      	bcc.n	28e6 <__divsi3+0xf6>
    28e2:	004b      	lsls	r3, r1, #1
    28e4:	1ac0      	subs	r0, r0, r3
    28e6:	4152      	adcs	r2, r2
    28e8:	1a41      	subs	r1, r0, r1
    28ea:	d200      	bcs.n	28ee <__divsi3+0xfe>
    28ec:	4601      	mov	r1, r0
    28ee:	4152      	adcs	r2, r2
    28f0:	4610      	mov	r0, r2
    28f2:	4770      	bx	lr
    28f4:	e05d      	b.n	29b2 <__divsi3+0x1c2>
    28f6:	0fca      	lsrs	r2, r1, #31
    28f8:	d000      	beq.n	28fc <__divsi3+0x10c>
    28fa:	4249      	negs	r1, r1
    28fc:	1003      	asrs	r3, r0, #32
    28fe:	d300      	bcc.n	2902 <__divsi3+0x112>
    2900:	4240      	negs	r0, r0
    2902:	4053      	eors	r3, r2
    2904:	2200      	movs	r2, #0
    2906:	469c      	mov	ip, r3
    2908:	0903      	lsrs	r3, r0, #4
    290a:	428b      	cmp	r3, r1
    290c:	d32d      	bcc.n	296a <__divsi3+0x17a>
    290e:	0a03      	lsrs	r3, r0, #8
    2910:	428b      	cmp	r3, r1
    2912:	d312      	bcc.n	293a <__divsi3+0x14a>
    2914:	22fc      	movs	r2, #252	; 0xfc
    2916:	0189      	lsls	r1, r1, #6
    2918:	ba12      	rev	r2, r2
    291a:	0a03      	lsrs	r3, r0, #8
    291c:	428b      	cmp	r3, r1
    291e:	d30c      	bcc.n	293a <__divsi3+0x14a>
    2920:	0189      	lsls	r1, r1, #6
    2922:	1192      	asrs	r2, r2, #6
    2924:	428b      	cmp	r3, r1
    2926:	d308      	bcc.n	293a <__divsi3+0x14a>
    2928:	0189      	lsls	r1, r1, #6
    292a:	1192      	asrs	r2, r2, #6
    292c:	428b      	cmp	r3, r1
    292e:	d304      	bcc.n	293a <__divsi3+0x14a>
    2930:	0189      	lsls	r1, r1, #6
    2932:	d03a      	beq.n	29aa <__divsi3+0x1ba>
    2934:	1192      	asrs	r2, r2, #6
    2936:	e000      	b.n	293a <__divsi3+0x14a>
    2938:	0989      	lsrs	r1, r1, #6
    293a:	09c3      	lsrs	r3, r0, #7
    293c:	428b      	cmp	r3, r1
    293e:	d301      	bcc.n	2944 <__divsi3+0x154>
    2940:	01cb      	lsls	r3, r1, #7
    2942:	1ac0      	subs	r0, r0, r3
    2944:	4152      	adcs	r2, r2
    2946:	0983      	lsrs	r3, r0, #6
    2948:	428b      	cmp	r3, r1
    294a:	d301      	bcc.n	2950 <__divsi3+0x160>
    294c:	018b      	lsls	r3, r1, #6
    294e:	1ac0      	subs	r0, r0, r3
    2950:	4152      	adcs	r2, r2
    2952:	0943      	lsrs	r3, r0, #5
    2954:	428b      	cmp	r3, r1
    2956:	d301      	bcc.n	295c <__divsi3+0x16c>
    2958:	014b      	lsls	r3, r1, #5
    295a:	1ac0      	subs	r0, r0, r3
    295c:	4152      	adcs	r2, r2
    295e:	0903      	lsrs	r3, r0, #4
    2960:	428b      	cmp	r3, r1
    2962:	d301      	bcc.n	2968 <__divsi3+0x178>
    2964:	010b      	lsls	r3, r1, #4
    2966:	1ac0      	subs	r0, r0, r3
    2968:	4152      	adcs	r2, r2
    296a:	08c3      	lsrs	r3, r0, #3
    296c:	428b      	cmp	r3, r1
    296e:	d301      	bcc.n	2974 <__divsi3+0x184>
    2970:	00cb      	lsls	r3, r1, #3
    2972:	1ac0      	subs	r0, r0, r3
    2974:	4152      	adcs	r2, r2
    2976:	0883      	lsrs	r3, r0, #2
    2978:	428b      	cmp	r3, r1
    297a:	d301      	bcc.n	2980 <__divsi3+0x190>
    297c:	008b      	lsls	r3, r1, #2
    297e:	1ac0      	subs	r0, r0, r3
    2980:	4152      	adcs	r2, r2
    2982:	d2d9      	bcs.n	2938 <__divsi3+0x148>
    2984:	0843      	lsrs	r3, r0, #1
    2986:	428b      	cmp	r3, r1
    2988:	d301      	bcc.n	298e <__divsi3+0x19e>
    298a:	004b      	lsls	r3, r1, #1
    298c:	1ac0      	subs	r0, r0, r3
    298e:	4152      	adcs	r2, r2
    2990:	1a41      	subs	r1, r0, r1
    2992:	d200      	bcs.n	2996 <__divsi3+0x1a6>
    2994:	4601      	mov	r1, r0
    2996:	4663      	mov	r3, ip
    2998:	4152      	adcs	r2, r2
    299a:	105b      	asrs	r3, r3, #1
    299c:	4610      	mov	r0, r2
    299e:	d301      	bcc.n	29a4 <__divsi3+0x1b4>
    29a0:	4240      	negs	r0, r0
    29a2:	2b00      	cmp	r3, #0
    29a4:	d500      	bpl.n	29a8 <__divsi3+0x1b8>
    29a6:	4249      	negs	r1, r1
    29a8:	4770      	bx	lr
    29aa:	4663      	mov	r3, ip
    29ac:	105b      	asrs	r3, r3, #1
    29ae:	d300      	bcc.n	29b2 <__divsi3+0x1c2>
    29b0:	4240      	negs	r0, r0
    29b2:	b501      	push	{r0, lr}
    29b4:	2000      	movs	r0, #0
    29b6:	f000 f805 	bl	29c4 <__aeabi_idiv0>
    29ba:	bd02      	pop	{r1, pc}

000029bc <__aeabi_idivmod>:
    29bc:	2900      	cmp	r1, #0
    29be:	d0f8      	beq.n	29b2 <__divsi3+0x1c2>
    29c0:	e716      	b.n	27f0 <__divsi3>
    29c2:	4770      	bx	lr

000029c4 <__aeabi_idiv0>:
    29c4:	4770      	bx	lr
    29c6:	46c0      	nop			; (mov r8, r8)

000029c8 <__libc_init_array>:
    29c8:	b570      	push	{r4, r5, r6, lr}
    29ca:	2600      	movs	r6, #0
    29cc:	4d0c      	ldr	r5, [pc, #48]	; (2a00 <__libc_init_array+0x38>)
    29ce:	4c0d      	ldr	r4, [pc, #52]	; (2a04 <__libc_init_array+0x3c>)
    29d0:	1b64      	subs	r4, r4, r5
    29d2:	10a4      	asrs	r4, r4, #2
    29d4:	42a6      	cmp	r6, r4
    29d6:	d109      	bne.n	29ec <__libc_init_array+0x24>
    29d8:	2600      	movs	r6, #0
    29da:	f000 f861 	bl	2aa0 <_init>
    29de:	4d0a      	ldr	r5, [pc, #40]	; (2a08 <__libc_init_array+0x40>)
    29e0:	4c0a      	ldr	r4, [pc, #40]	; (2a0c <__libc_init_array+0x44>)
    29e2:	1b64      	subs	r4, r4, r5
    29e4:	10a4      	asrs	r4, r4, #2
    29e6:	42a6      	cmp	r6, r4
    29e8:	d105      	bne.n	29f6 <__libc_init_array+0x2e>
    29ea:	bd70      	pop	{r4, r5, r6, pc}
    29ec:	00b3      	lsls	r3, r6, #2
    29ee:	58eb      	ldr	r3, [r5, r3]
    29f0:	4798      	blx	r3
    29f2:	3601      	adds	r6, #1
    29f4:	e7ee      	b.n	29d4 <__libc_init_array+0xc>
    29f6:	00b3      	lsls	r3, r6, #2
    29f8:	58eb      	ldr	r3, [r5, r3]
    29fa:	4798      	blx	r3
    29fc:	3601      	adds	r6, #1
    29fe:	e7f2      	b.n	29e6 <__libc_init_array+0x1e>
    2a00:	00002aac 	.word	0x00002aac
    2a04:	00002aac 	.word	0x00002aac
    2a08:	00002aac 	.word	0x00002aac
    2a0c:	00002ab0 	.word	0x00002ab0

00002a10 <_tcc_intflag>:
    2a10:	00000001 00000002 00000004 00000008     ................
    2a20:	00001000 00002000 00004000 00008000     ..... ...@......
    2a30:	00010000 00020000 00040000 00080000     ................

00002a40 <tc_interrupt_vectors.11549>:
    2a40:	00000e0d                                ....

00002a44 <tc_interrupt_vectors.11549>:
    2a44:	00000e0d 0006005e 200001fc 00000000     ....^...... ....

00002a54 <tc_interrupt_vectors.11549>:
    2a54:	00000e0d 0000207e 0000207a 0000207a     ....~ ..z ..z ..
    2a64:	000020dc 000020dc 00002092 00002084     . ... ... ... ..
    2a74:	00002098 000020ca 00002164 00002144     . ... ..d!..D!..
    2a84:	00002144 000021d0 00002156 00002172     D!...!..V!..r!..
    2a94:	00002148 00002180 000021c0              H!...!...!..

00002aa0 <_init>:
    2aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2aa2:	46c0      	nop			; (mov r8, r8)
    2aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2aa6:	bc08      	pop	{r3}
    2aa8:	469e      	mov	lr, r3
    2aaa:	4770      	bx	lr

00002aac <__init_array_start>:
    2aac:	000000b5 	.word	0x000000b5

00002ab0 <_fini>:
    2ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ab2:	46c0      	nop			; (mov r8, r8)
    2ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2ab6:	bc08      	pop	{r3}
    2ab8:	469e      	mov	lr, r3
    2aba:	4770      	bx	lr

00002abc <__fini_array_start>:
    2abc:	0000008d 	.word	0x0000008d
