Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Feb  8 11:05:27 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 5000 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -66.558    -3029.449                    495                18671        0.016        0.000                      0                18655        3.750        0.000                       0                  5670  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      -66.558    -3029.449                    495                17536        0.016        0.000                      0                17536        3.750        0.000                       0                  5187  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.547        0.000                      0                  928        0.104        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.726        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.664        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        7.123        0.000                      0                   91        0.359        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.988        0.000                      0                  100        0.309        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          495  Failing Endpoints,  Worst Slack      -66.558ns,  Total Violation    -3029.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -66.558ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[62]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.163ns  (logic 23.289ns (31.402%)  route 50.874ns (68.598%))
  Logic Levels:           188  (BUFG=1 LUT1=187)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.043ns
    Computed max time borrow:         5.043ns
    Time borrowed from endpoint:      5.043ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    69.424    design_1_i/top_0/inst/tdc1/genblk2[56].delay/in
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.548 f  design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    69.697    design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.821 r  design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    70.132    design_1_i/top_0/inst/tdc1/genblk2[57].delay/in
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.256 f  design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    70.417    design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.541 r  design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    70.847    design_1_i/top_0/inst/tdc1/genblk2[58].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.971 f  design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    71.136    design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.260 r  design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    71.556    design_1_i/top_0/inst/tdc1/genblk2[59].delay/in
    SLICE_X61Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.680 f  design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    72.080    design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.124    72.204 r  design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    72.364    design_1_i/top_0/inst/tdc1/genblk2[60].delay/in
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.124    72.488 f  design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    72.778    design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    72.902 r  design_1_i/top_0/inst/tdc1/genblk2[60].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    73.069    design_1_i/top_0/inst/tdc1/genblk2[61].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    73.193 f  design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    73.475    design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    73.599 r  design_1_i/top_0/inst/tdc1/genblk2[61].delay/out_INST_0/O
                         net (fo=2, routed)           0.162    73.761    design_1_i/top_0/inst/tdc1/genblk2[62].delay/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    73.885 f  design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    74.039    design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    74.163 r  design_1_i/top_0/inst/tdc1/genblk2[62].delay/out_INST_0/O
                         net (fo=1, routed)           0.000    74.163    design_1_i/top_0/inst/tdc1/delay_bufs[62]
    SLICE_X61Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.537     2.716    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X61Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[62]/G
                         clock pessimism              0.000     2.716    
                         clock uncertainty           -0.154     2.562    
                         time borrowed                5.043     7.605    
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                         -74.163    
  -------------------------------------------------------------------
                         slack                                -66.558    

Slack (VIOLATED) :        -66.490ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[61]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        73.995ns  (logic 23.041ns (31.139%)  route 50.954ns (68.862%))
  Logic Levels:           186  (BUFG=1 LUT1=185)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    69.424    design_1_i/top_0/inst/tdc1/genblk2[56].delay/in
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.548 f  design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    69.697    design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.821 r  design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    70.132    design_1_i/top_0/inst/tdc1/genblk2[57].delay/in
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.256 f  design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    70.417    design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.541 r  design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    70.847    design_1_i/top_0/inst/tdc1/genblk2[58].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.971 f  design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    71.136    design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.260 r  design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    71.556    design_1_i/top_0/inst/tdc1/genblk2[59].delay/in
    SLICE_X61Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.680 f  design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    72.080    design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.124    72.204 r  design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    72.364    design_1_i/top_0/inst/tdc1/genblk2[60].delay/in
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.124    72.488 f  design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    72.778    design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    72.902 r  design_1_i/top_0/inst/tdc1/genblk2[60].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    73.069    design_1_i/top_0/inst/tdc1/genblk2[61].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    73.193 f  design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    73.475    design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    73.599 r  design_1_i/top_0/inst/tdc1/genblk2[61].delay/out_INST_0/O
                         net (fo=2, routed)           0.397    73.995    design_1_i/top_0/inst/tdc1/delay_bufs[61]
    SLICE_X60Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.537     2.716    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                         clock pessimism              0.000     2.716    
                         clock uncertainty           -0.154     2.562    
                         time borrowed                4.944     7.506    
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                         -73.995    
  -------------------------------------------------------------------
                         slack                                -66.490    

Slack (VIOLATED) :        -65.949ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        73.440ns  (logic 22.793ns (31.036%)  route 50.647ns (68.964%))
  Logic Levels:           184  (BUFG=1 LUT1=183)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    69.424    design_1_i/top_0/inst/tdc1/genblk2[56].delay/in
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.548 f  design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    69.697    design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.821 r  design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    70.132    design_1_i/top_0/inst/tdc1/genblk2[57].delay/in
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.256 f  design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    70.417    design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.541 r  design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    70.847    design_1_i/top_0/inst/tdc1/genblk2[58].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.971 f  design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    71.136    design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.260 r  design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    71.556    design_1_i/top_0/inst/tdc1/genblk2[59].delay/in
    SLICE_X61Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.680 f  design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    72.080    design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.124    72.204 r  design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    72.364    design_1_i/top_0/inst/tdc1/genblk2[60].delay/in
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.124    72.488 f  design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    72.778    design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    72.902 r  design_1_i/top_0/inst/tdc1/genblk2[60].delay/out_INST_0/O
                         net (fo=2, routed)           0.538    73.440    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X60Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.536     2.715    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.715    
                         clock uncertainty           -0.154     2.561    
                         time borrowed                4.930     7.491    
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                         -73.440    
  -------------------------------------------------------------------
                         slack                                -65.949    

Slack (VIOLATED) :        -65.038ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        72.543ns  (logic 22.545ns (31.078%)  route 49.998ns (68.922%))
  Logic Levels:           182  (BUFG=1 LUT1=181)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    69.424    design_1_i/top_0/inst/tdc1/genblk2[56].delay/in
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.548 f  design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    69.697    design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.821 r  design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    70.132    design_1_i/top_0/inst/tdc1/genblk2[57].delay/in
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.256 f  design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    70.417    design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.541 r  design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    70.847    design_1_i/top_0/inst/tdc1/genblk2[58].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.971 f  design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    71.136    design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.260 r  design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    71.556    design_1_i/top_0/inst/tdc1/genblk2[59].delay/in
    SLICE_X61Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.680 f  design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    72.080    design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.124    72.204 r  design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0/O
                         net (fo=2, routed)           0.340    72.543    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X60Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.536     2.715    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.715    
                         clock uncertainty           -0.154     2.561    
                         time borrowed                4.944     7.505    
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                         -72.543    
  -------------------------------------------------------------------
                         slack                                -65.038    

Slack (VIOLATED) :        -64.273ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.793ns  (logic 22.297ns (31.057%)  route 49.496ns (68.943%))
  Logic Levels:           180  (BUFG=1 LUT1=179)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    69.424    design_1_i/top_0/inst/tdc1/genblk2[56].delay/in
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.548 f  design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    69.697    design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.821 r  design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    70.132    design_1_i/top_0/inst/tdc1/genblk2[57].delay/in
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.256 f  design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    70.417    design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.541 r  design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    70.847    design_1_i/top_0/inst/tdc1/genblk2[58].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.971 f  design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    71.136    design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    71.260 r  design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0/O
                         net (fo=2, routed)           0.533    71.793    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X62Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.536     2.715    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X62Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.715    
                         clock uncertainty           -0.154     2.561    
                         time borrowed                4.959     7.520    
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                         -71.793    
  -------------------------------------------------------------------
                         slack                                -64.273    

Slack (VIOLATED) :        -63.484ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.018ns  (logic 22.049ns (31.047%)  route 48.969ns (68.953%))
  Logic Levels:           178  (BUFG=1 LUT1=177)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    69.424    design_1_i/top_0/inst/tdc1/genblk2[56].delay/in
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.548 f  design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    69.697    design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.821 r  design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    70.132    design_1_i/top_0/inst/tdc1/genblk2[57].delay/in
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.256 f  design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    70.417    design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp
    SLICE_X60Y87         LUT1 (Prop_lut1_I0_O)        0.124    70.541 r  design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0/O
                         net (fo=2, routed)           0.477    71.018    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X62Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.536     2.715    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X62Y87         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.715    
                         clock uncertainty           -0.154     2.561    
                         time borrowed                4.973     7.534    
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                         -71.018    
  -------------------------------------------------------------------
                         slack                                -63.484    

Slack (VIOLATED) :        -62.723ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        70.213ns  (logic 21.801ns (31.050%)  route 48.412ns (68.950%))
  Logic Levels:           176  (BUFG=1 LUT1=175)
  Clock Path Skew:        2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    69.424    design_1_i/top_0/inst/tdc1/genblk2[56].delay/in
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.548 f  design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    69.697    design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.821 r  design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0/O
                         net (fo=2, routed)           0.392    70.213    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X61Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.535     2.714    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X61Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.714    
                         clock uncertainty           -0.154     2.560    
                         time borrowed                4.930     7.490    
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                         -70.213    
  -------------------------------------------------------------------
                         slack                                -62.723    

Slack (VIOLATED) :        -61.560ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        69.160ns  (logic 21.553ns (31.164%)  route 47.607ns (68.836%))
  Logic Levels:           174  (BUFG=1 LUT1=173)
  Clock Path Skew:        2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.166    68.624    design_1_i/top_0/inst/tdc1/genblk2[55].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.748 f  design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    69.036    design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    69.160 r  design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0/O
                         net (fo=2, routed)           0.000    69.160    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X61Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.535     2.714    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X61Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.714    
                         clock uncertainty           -0.154     2.560    
                         time borrowed                5.040     7.600    
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                         -69.160    
  -------------------------------------------------------------------
                         slack                                -61.560    

Slack (VIOLATED) :        -61.491ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        68.981ns  (logic 21.305ns (30.885%)  route 47.676ns (69.115%))
  Logic Levels:           172  (BUFG=1 LUT1=171)
  Clock Path Skew:        2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.282    68.059    design_1_i/top_0/inst/tdc1/genblk2[54].delay/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.183 f  design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    68.334    design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    68.458 r  design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0/O
                         net (fo=2, routed)           0.523    68.981    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X60Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.535     2.714    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.714    
                         clock uncertainty           -0.154     2.560    
                         time borrowed                4.930     7.490    
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                         -68.981    
  -------------------------------------------------------------------
                         slack                                -61.491    

Slack (VIOLATED) :        -60.177ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        67.776ns  (logic 21.057ns (31.068%)  route 46.719ns (68.932%))
  Logic Levels:           170  (BUFG=1 LUT1=169)
  Clock Path Skew:        2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        2.375     3.669    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     3.793 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     4.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.354    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.478 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     4.743    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.867 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.021    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.145 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     5.433    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.557 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.851    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.975 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.137    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.261 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.432    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     6.860    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X57Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.984 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.324    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.448 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.602    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.726 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.073    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.197 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.355    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.479 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.441     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.044 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.196    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.320 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.474    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X55Y95         LUT1 (Prop_lut1_I0_O)        0.124     9.598 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.906    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.030 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.296    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.713    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X57Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.120    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.244 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.396    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.520 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.673    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.124    11.797 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    12.207    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.331 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.635    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X58Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.759 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.047    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.171 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.435    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.559 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.708    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.832 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.483    14.315    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.439 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.590    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.714 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.868    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    14.992 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.413    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.537 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.875    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    15.999 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    16.151    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.275 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.429    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.124    16.553 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.037    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.161 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.448    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.572 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    17.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.981 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.135    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.259 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.522    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X61Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.646 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.941    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.065 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    19.330    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.454 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.608    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.732 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.027    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.151 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.312    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.436 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.601    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.725 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.008    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.124    21.132 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    21.433    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.557 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.706    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.830 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.984    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X63Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.108 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.697    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.821 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.982    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124    23.106 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    23.590    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    23.714 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.012    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.136 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.287    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.411 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.565    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X63Y91         LUT1 (Prop_lut1_I0_O)        0.124    24.689 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.996    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    25.120 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.420    25.540    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.664 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.835    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    25.959 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.288    26.247    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.371 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.665    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X66Y92         LUT1 (Prop_lut1_I0_O)        0.124    26.789 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.294    27.083    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.207 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.275    27.482    design_1_i/top_0/inst/tdc1/genblk2[1].delay/in
    SLICE_X67Y93         LUT1 (Prop_lut1_I0_O)        0.124    27.606 f  design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    27.898    design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    28.022 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    28.335    design_1_i/top_0/inst/tdc1/genblk2[2].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.459 f  design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.613    design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    28.737 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0/O
                         net (fo=2, routed)           0.275    29.012    design_1_i/top_0/inst/tdc1/genblk2[3].delay/in
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.136 f  design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    29.418    design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    29.542 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0/O
                         net (fo=2, routed)           0.292    29.835    design_1_i/top_0/inst/tdc1/genblk2[4].delay/in
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    29.959 f  design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    30.108    design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.232 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0/O
                         net (fo=2, routed)           0.296    30.528    design_1_i/top_0/inst/tdc1/genblk2[5].delay/in
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.652 f  design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    30.806    design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp
    SLICE_X67Y92         LUT1 (Prop_lut1_I0_O)        0.124    30.930 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0/O
                         net (fo=2, routed)           0.448    31.378    design_1_i/top_0/inst/tdc1/genblk2[6].delay/in
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124    31.502 f  design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    31.804    design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    31.928 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0/O
                         net (fo=2, routed)           0.290    32.219    design_1_i/top_0/inst/tdc1/genblk2[7].delay/in
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.343 f  design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    32.501    design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124    32.625 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0/O
                         net (fo=2, routed)           0.288    32.913    design_1_i/top_0/inst/tdc1/genblk2[8].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.037 f  design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    33.325    design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.449 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0/O
                         net (fo=2, routed)           0.264    33.714    design_1_i/top_0/inst/tdc1/genblk2[9].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    33.838 f  design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    33.987    design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    34.111 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0/O
                         net (fo=2, routed)           0.349    34.459    design_1_i/top_0/inst/tdc1/genblk2[10].delay/in
    SLICE_X62Y91         LUT1 (Prop_lut1_I0_O)        0.124    34.583 f  design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    34.885    design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124    35.009 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0/O
                         net (fo=2, routed)           0.327    35.336    design_1_i/top_0/inst/tdc1/genblk2[11].delay/in
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.460 f  design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    35.746    design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp
    SLICE_X67Y91         LUT1 (Prop_lut1_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    36.173    design_1_i/top_0/inst/tdc1/genblk2[12].delay/in
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.297 f  design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    36.468    design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    36.911    design_1_i/top_0/inst/tdc1/genblk2[13].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    37.035 f  design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.355    37.389    design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.513 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    37.814    design_1_i/top_0/inst/tdc1/genblk2[14].delay/in
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.124    37.938 f  design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    38.232    design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp
    SLICE_X66Y90         LUT1 (Prop_lut1_I0_O)        0.124    38.356 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    38.669    design_1_i/top_0/inst/tdc1/genblk2[15].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    38.793 f  design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    39.093    design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124    39.217 r  design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0/O
                         net (fo=2, routed)           0.324    39.541    design_1_i/top_0/inst/tdc1/genblk2[16].delay/in
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.665 f  design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    39.826    design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp
    SLICE_X66Y89         LUT1 (Prop_lut1_I0_O)        0.124    39.950 r  design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0/O
                         net (fo=2, routed)           0.304    40.254    design_1_i/top_0/inst/tdc1/genblk2[17].delay/in
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.378 f  design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    40.540    design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.124    40.664 r  design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0/O
                         net (fo=2, routed)           0.313    40.977    design_1_i/top_0/inst/tdc1/genblk2[18].delay/in
    SLICE_X67Y90         LUT1 (Prop_lut1_I0_O)        0.124    41.101 f  design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    41.392    design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.516 r  design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    41.680    design_1_i/top_0/inst/tdc1/genblk2[19].delay/in
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    41.804 f  design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    41.958    design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.082 r  design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0/O
                         net (fo=2, routed)           0.293    42.374    design_1_i/top_0/inst/tdc1/genblk2[20].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.498 f  design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    42.647    design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    42.771 r  design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    42.938    design_1_i/top_0/inst/tdc1/genblk2[21].delay/in
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124    43.062 f  design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    43.402    design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.526 r  design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0/O
                         net (fo=2, routed)           0.154    43.680    design_1_i/top_0/inst/tdc1/genblk2[22].delay/in
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    43.804 f  design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    44.067    design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp
    SLICE_X67Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.191 r  design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    44.507    design_1_i/top_0/inst/tdc1/genblk2[23].delay/in
    SLICE_X63Y88         LUT1 (Prop_lut1_I0_O)        0.124    44.631 f  design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    44.922    design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.046 r  design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0/O
                         net (fo=2, routed)           0.173    45.219    design_1_i/top_0/inst/tdc1/genblk2[24].delay/in
    SLICE_X60Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.343 f  design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    45.637    design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp
    SLICE_X62Y88         LUT1 (Prop_lut1_I0_O)        0.124    45.761 r  design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0/O
                         net (fo=2, routed)           0.314    46.075    design_1_i/top_0/inst/tdc1/genblk2[25].delay/in
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.199 f  design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    46.370    design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.124    46.494 r  design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0/O
                         net (fo=2, routed)           0.422    46.916    design_1_i/top_0/inst/tdc1/genblk2[26].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.040 f  design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    47.304    design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.428 r  design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    47.589    design_1_i/top_0/inst/tdc1/genblk2[27].delay/in
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.124    47.713 f  design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    48.023    design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp
    SLICE_X66Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.147 r  design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0/O
                         net (fo=2, routed)           0.303    48.451    design_1_i/top_0/inst/tdc1/genblk2[28].delay/in
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.575 f  design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    48.733    design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124    48.857 r  design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    49.160    design_1_i/top_0/inst/tdc1/genblk2[29].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.284 f  design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.547    design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.671 r  design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0/O
                         net (fo=2, routed)           0.167    49.837    design_1_i/top_0/inst/tdc1/genblk2[30].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    49.961 f  design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    50.301    design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp
    SLICE_X67Y85         LUT1 (Prop_lut1_I0_O)        0.124    50.425 r  design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0/O
                         net (fo=2, routed)           0.306    50.731    design_1_i/top_0/inst/tdc1/genblk2[31].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    50.855 f  design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    51.154    design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124    51.278 r  design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0/O
                         net (fo=2, routed)           0.301    51.579    design_1_i/top_0/inst/tdc1/genblk2[32].delay/in
    SLICE_X67Y86         LUT1 (Prop_lut1_I0_O)        0.124    51.703 f  design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    51.994    design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.118 r  design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0/O
                         net (fo=2, routed)           0.164    52.282    design_1_i/top_0/inst/tdc1/genblk2[33].delay/in
    SLICE_X67Y87         LUT1 (Prop_lut1_I0_O)        0.124    52.406 f  design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    52.706    design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    52.830 r  design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    53.001    design_1_i/top_0/inst/tdc1/genblk2[34].delay/in
    SLICE_X64Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.125 f  design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    53.439    design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    53.563 r  design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0/O
                         net (fo=2, routed)           0.316    53.879    design_1_i/top_0/inst/tdc1/genblk2[35].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.003 f  design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    54.164    design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.288 r  design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0/O
                         net (fo=2, routed)           0.171    54.459    design_1_i/top_0/inst/tdc1/genblk2[36].delay/in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124    54.583 f  design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    54.879    design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124    55.003 r  design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0/O
                         net (fo=2, routed)           0.331    55.334    design_1_i/top_0/inst/tdc1/genblk2[37].delay/in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.458 f  design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    55.620    design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124    55.744 r  design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0/O
                         net (fo=2, routed)           0.298    56.042    design_1_i/top_0/inst/tdc1/genblk2[38].delay/in
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.166 f  design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    56.315    design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.439 r  design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    56.747    design_1_i/top_0/inst/tdc1/genblk2[39].delay/in
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    56.871 f  design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    57.023    design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp
    SLICE_X63Y84         LUT1 (Prop_lut1_I0_O)        0.124    57.147 r  design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0/O
                         net (fo=2, routed)           0.308    57.455    design_1_i/top_0/inst/tdc1/genblk2[40].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    57.579 f  design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.407    57.986    design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.110 r  design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    58.270    design_1_i/top_0/inst/tdc1/genblk2[41].delay/in
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.124    58.394 f  design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    58.698    design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp
    SLICE_X62Y86         LUT1 (Prop_lut1_I0_O)        0.124    58.822 r  design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0/O
                         net (fo=2, routed)           0.311    59.133    design_1_i/top_0/inst/tdc1/genblk2[42].delay/in
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.257 f  design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    59.415    design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp
    SLICE_X60Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.539 r  design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0/O
                         net (fo=2, routed)           0.309    59.848    design_1_i/top_0/inst/tdc1/genblk2[43].delay/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    59.972 f  design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    60.123    design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.247 r  design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    60.546    design_1_i/top_0/inst/tdc1/genblk2[44].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    60.670 f  design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.536    61.206    design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.330 r  design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0/O
                         net (fo=2, routed)           0.174    61.504    design_1_i/top_0/inst/tdc1/genblk2[45].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    61.628 f  design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    61.922    design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.046 r  design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0/O
                         net (fo=2, routed)           0.176    62.222    design_1_i/top_0/inst/tdc1/genblk2[46].delay/in
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.346 f  design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    62.641    design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    62.765 r  design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0/O
                         net (fo=2, routed)           0.299    63.064    design_1_i/top_0/inst/tdc1/genblk2[47].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.188 f  design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    63.491    design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.615 r  design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0/O
                         net (fo=2, routed)           0.161    63.775    design_1_i/top_0/inst/tdc1/genblk2[48].delay/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    63.899 f  design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    64.054    design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.178 r  design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0/O
                         net (fo=2, routed)           0.318    64.496    design_1_i/top_0/inst/tdc1/genblk2[49].delay/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.620 f  design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    64.781    design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    64.905 r  design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0/O
                         net (fo=2, routed)           0.351    65.257    design_1_i/top_0/inst/tdc1/genblk2[50].delay/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.381 f  design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    65.530    design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    65.654 r  design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0/O
                         net (fo=2, routed)           0.302    65.956    design_1_i/top_0/inst/tdc1/genblk2[51].delay/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.080 f  design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    66.231    design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.355 r  design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0/O
                         net (fo=2, routed)           0.295    66.650    design_1_i/top_0/inst/tdc1/genblk2[52].delay/in
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    66.774 f  design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    66.928    design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.052 r  design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0/O
                         net (fo=2, routed)           0.315    67.367    design_1_i/top_0/inst/tdc1/genblk2[53].delay/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.491 f  design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    67.653    design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    67.777 r  design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0/O
                         net (fo=2, routed)           0.000    67.777    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X60Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.535     2.714    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.714    
                         clock uncertainty           -0.154     2.560    
                         time borrowed                5.040     7.600    
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                         -67.776    
  -------------------------------------------------------------------
                         slack                                -60.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.635     0.971    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X49Y110        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.210     1.322    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_do_o[5]
    SLICE_X53Y110        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.904     1.270    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X53Y110        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X53Y110        FDRE (Hold_fdre_C_D)         0.075     1.306    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.052%)  route 0.167ns (52.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.634     0.970    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/out
    SLICE_X50Y104        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.167     1.285    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[2]
    SLICE_X48Y103        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.910     1.276    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X48Y103        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.013     1.250    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.047%)  route 0.107ns (33.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.107     1.263    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.308 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.236%)  route 0.107ns (33.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.639     0.975    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X46Y100        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.107     1.246    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_fff[1]
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.291 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_2
    SLICE_X45Y99         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.825     1.191    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y99         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.355%)  route 0.176ns (43.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.552     0.888    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X51Y93         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/Q
                         net (fo=2, routed)           0.176     1.191    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_reset_addr[4]
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.099     1.290 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[4]_i_1_n_0
    SLICE_X48Y92         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.823     1.189    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X48Y92         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.662%)  route 0.256ns (63.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.556     0.892    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/out
    SLICE_X42Y96         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.256     1.295    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[1]
    SLICE_X46Y103        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.910     1.276    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X46Y103        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.006     1.247    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.293%)  route 0.176ns (51.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.176     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X30Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.309%)  route 0.200ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.200     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.572     0.908    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X54Y86         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.107     1.178    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.885     1.251    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.283     0.968    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.123    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.569     0.905    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X54Y81         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][1]/Q
                         net (fo=1, routed)           0.106     1.175    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[1]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.880     1.246    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.283     0.963    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.118    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y32    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y32    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y118   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_15_15/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_1536_1791_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y85    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y85    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y85    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y85    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y72    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_3_3/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.180ns (20.793%)  route 4.495ns (79.207%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 36.572 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I1_O)        0.326     8.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.497     9.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632    36.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.324    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X50Y117        FDRE (Setup_fdre_C_R)       -0.524    36.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 26.547    

Slack (MET) :             26.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.180ns (20.793%)  route 4.495ns (79.207%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 36.572 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I1_O)        0.326     8.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.497     9.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632    36.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.324    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X50Y117        FDRE (Setup_fdre_C_R)       -0.524    36.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 26.547    

Slack (MET) :             26.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.180ns (20.793%)  route 4.495ns (79.207%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 36.572 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I1_O)        0.326     8.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.497     9.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632    36.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.324    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X50Y117        FDRE (Setup_fdre_C_R)       -0.524    36.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 26.547    

Slack (MET) :             26.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.180ns (20.793%)  route 4.495ns (79.207%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 36.572 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I1_O)        0.326     8.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.497     9.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632    36.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.324    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X51Y117        FDRE (Setup_fdre_C_R)       -0.429    36.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 26.642    

Slack (MET) :             26.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.180ns (20.793%)  route 4.495ns (79.207%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 36.572 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I1_O)        0.326     8.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.497     9.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632    36.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.324    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X51Y117        FDRE (Setup_fdre_C_R)       -0.429    36.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 26.642    

Slack (MET) :             26.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.180ns (20.793%)  route 4.495ns (79.207%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 36.572 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I1_O)        0.326     8.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.497     9.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632    36.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.324    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X51Y117        FDRE (Setup_fdre_C_R)       -0.429    36.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 26.642    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.084ns (20.025%)  route 4.329ns (79.975%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 36.640 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I0_O)        0.354     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.764     9.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700    36.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.324    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.637    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         36.291    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 26.764    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.084ns (20.025%)  route 4.329ns (79.975%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 36.640 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I0_O)        0.354     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.764     9.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700    36.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.324    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.637    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         36.291    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 26.764    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.084ns (20.025%)  route 4.329ns (79.975%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 36.640 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I0_O)        0.354     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.764     9.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700    36.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.324    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.637    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         36.291    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 26.764    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.084ns (20.025%)  route 4.329ns (79.975%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 36.640 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.251     6.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I3_O)        0.150     7.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.354     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y119        LUT4 (Prop_lut4_I0_O)        0.354     8.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.764     9.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700    36.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.324    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.637    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         36.291    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 26.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.656     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDCE (Prop_fdce_C_Q)         0.141     1.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.122     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X58Y112        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.929     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y112        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.382     1.651    
    SLICE_X58Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.659     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X60Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDCE (Prop_fdce_C_Q)         0.141     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.132     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.360     1.675    
    SLICE_X58Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.141     1.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.395     1.642    
    SLICE_X61Y109        FDCE (Hold_fdce_C_D)         0.075     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.141     1.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X63Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.395     1.642    
    SLICE_X63Y109        FDCE (Hold_fdce_C_D)         0.075     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.659     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDCE (Prop_fdce_C_Q)         0.141     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.396     1.641    
    SLICE_X57Y106        FDCE (Hold_fdce_C_D)         0.075     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.932     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.396     1.640    
    SLICE_X59Y107        FDCE (Hold_fdce_C_D)         0.075     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.659     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDCE (Prop_fdce_C_Q)         0.141     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.396     1.641    
    SLICE_X57Y106        FDCE (Hold_fdce_C_D)         0.071     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.932     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.396     1.640    
    SLICE_X59Y107        FDCE (Hold_fdce_C_D)         0.071     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.068     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X55Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                         clock pessimism             -0.394     1.636    
    SLICE_X55Y114        FDRE (Hold_fdre_C_D)         0.078     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.654     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.141     1.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X55Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.393     1.636    
    SLICE_X55Y115        FDRE (Hold_fdre_C_D)         0.078     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y16  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X59Y119   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X54Y119   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y119   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y119   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y112   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y109   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.726ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.582%)  route 0.589ns (58.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y110        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.726    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.397%)  route 0.595ns (56.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y107        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.699%)  route 0.498ns (54.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.498     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y107        FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.153%)  route 0.451ns (51.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X64Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y110        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.351%)  route 0.448ns (51.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y107        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 31.867    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.013ns  (logic 0.518ns (51.111%)  route 0.495ns (48.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X62Y109        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.495     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y110        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.481%)  route 0.447ns (49.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.447     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y110        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.376%)  route 0.449ns (49.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.449     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y107        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 32.002    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.664ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.940%)  route 0.586ns (55.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.586     1.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y107        FDCE (Setup_fdce_C_D)       -0.272     9.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.664    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.471%)  route 0.573ns (52.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.573     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y109        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.428%)  route 0.574ns (52.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.574     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y107        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.090%)  route 0.602ns (56.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X63Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y109        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  8.847    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.925ns  (logic 0.478ns (51.689%)  route 0.447ns (48.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.447     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y109        FDCE (Setup_fdce_C_D)       -0.215     9.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.781%)  route 0.440ns (51.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X57Y107        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y106        FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.093%)  route 0.578ns (55.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X57Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.578     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y106        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.662%)  route 0.447ns (46.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.447     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y109        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  8.988    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.518ns (22.824%)  route 1.752ns (77.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.892     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.518     3.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.752     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.712    12.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.247    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X67Y111        FDCE (Recov_fdce_C_CLR)     -0.405    12.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.518ns (22.824%)  route 1.752ns (77.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.892     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.518     3.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.752     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.712    12.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.247    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X67Y111        FDCE (Recov_fdce_C_CLR)     -0.405    12.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.889%)  route 1.745ns (77.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.892     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.518     3.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.745     5.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.712    12.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.247    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X65Y111        FDCE (Recov_fdce_C_CLR)     -0.405    12.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.518ns (22.824%)  route 1.752ns (77.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.892     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.518     3.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.752     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.712    12.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.247    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X67Y111        FDPE (Recov_fdpe_C_PRE)     -0.359    12.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.518ns (23.665%)  route 1.671ns (76.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.892     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.518     3.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.671     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.711    12.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X67Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.518ns (23.665%)  route 1.671ns (76.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.892     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.518     3.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.671     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.711    12.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X67Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.718ns (32.062%)  route 1.521ns (67.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.907     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.419     3.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y105        LUT2 (Prop_lut2_I1_O)        0.299     4.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.673     5.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.715    12.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X64Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    12.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.718ns (32.062%)  route 1.521ns (67.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.907     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.419     3.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y105        LUT2 (Prop_lut2_I1_O)        0.299     4.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.673     5.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.715    12.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X64Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    12.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.718ns (32.062%)  route 1.521ns (67.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.907     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.419     3.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y105        LUT2 (Prop_lut2_I1_O)        0.299     4.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.673     5.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.715    12.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X64Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    12.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.518ns (24.265%)  route 1.617ns (75.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.892     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.518     3.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.617     5.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        1.711    12.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X64Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  7.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.092     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.997%)  route 0.119ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.660     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDPE (Prop_fdpe_C_Q)         0.164     1.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X64Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.287     1.012    
    SLICE_X64Y109        FDPE (Remov_fdpe_C_PRE)     -0.095     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.656%)  route 0.190ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.661     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X60Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.268     1.031    
    SLICE_X60Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.656%)  route 0.190ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.661     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X60Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5191, routed)        0.933     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.268     1.031    
    SLICE_X60Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.031%)  route 3.523ns (80.969%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.723     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X51Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 27.988    

Slack (MET) :             27.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.031%)  route 3.523ns (80.969%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.723     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X51Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 27.988    

Slack (MET) :             27.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.031%)  route 3.523ns (80.969%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.723     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X51Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 27.988    

Slack (MET) :             27.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.031%)  route 3.523ns (80.969%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.723     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X51Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 27.988    

Slack (MET) :             27.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.828ns (19.031%)  route 3.523ns (80.969%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.723     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X51Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 27.988    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.859%)  route 3.341ns (80.141%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.541     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X52Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.859%)  route 3.341ns (80.141%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.541     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X52Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.859%)  route 3.341ns (80.141%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.541     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X52Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.828ns (19.859%)  route 3.341ns (80.141%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.541     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X52Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.828ns (19.879%)  route 3.337ns (80.121%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 36.569 - 33.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.131     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.882     4.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDRE (Prop_fdre_C_Q)         0.456     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.960     5.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X26Y113        LUT6 (Prop_lut6_I2_O)        0.124     5.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.897     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y116        LUT4 (Prop_lut4_I3_O)        0.124     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.943     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y119        LUT1 (Prop_lut1_I0_O)        0.124     7.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.537     8.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.849    34.849    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.629    36.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.324    36.893    
                         clock uncertainty           -0.035    36.857    
    SLICE_X53Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 28.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.932     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.380     1.656    
    SLICE_X58Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.932     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.380     1.656    
    SLICE_X58Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.932     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.380     1.656    
    SLICE_X58Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y108        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.932     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.380     1.656    
    SLICE_X58Y108        FDPE (Remov_fdpe_C_PRE)     -0.071     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.243%)  route 0.201ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.360     1.677    
    SLICE_X62Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.243%)  route 0.201ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.360     1.677    
    SLICE_X62Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.243%)  route 0.201ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.360     1.677    
    SLICE_X62Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.243%)  route 0.201ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.360     1.677    
    SLICE_X62Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.243%)  route 0.201ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.360     1.677    
    SLICE_X62Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.243%)  route 0.201ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.956     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.201     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.075     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.360     1.677    
    SLICE_X62Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.374    





