<root><simulation><result_generated_time />2023-11-08 22:09:29<layer><layer_spec />{'B': 1, 'K': 12, 'C': 512, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2217984<total_data_size_element />{'W': 6144, 'I': 184832, 'O': 4332}<total_data_reuse />{'W': 361, 'I': 12.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [361, 1, 1], 'O': [361, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 19)], [('OY', 19)]], [], [], []]<I />[[], [[('OX', 19)], [('OY', 19)]], [], []]<O />[[], [[('OX', 19)], [('OY', 19)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 6)], [('C', 512)], []]<I />[[('K', 2), ('K', 6)], [('C', 512)], []]<O />[[('K', 2), ('K', 6), ('C', 512)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [361.0, 1, 1, 1], 'I': [1.0, 12.0, 1.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 49152, 49152], 'I': [8, 1478656, 1478656], 'O': [96, 34656, 34656], 'O_partial': [96, 0, 0], 'O_final': [0, 34656, 34656]}<actual_mem_utilization_individual />{'W': [0.19, 0.0, 0.0], 'I': [0.02, 0.04, 0.0], 'O': [0.19, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.05, 0.0], 'I': [0.02, 0.05, 0.0], 'O': [0.19, 0.05, 0.0]}<effective_mem_size_bit />{'W': [48, 96, 49152], 'I': [8, 2888, 1478656], 'O': [96, 34656, 34656], 'O_partial': [96, 0, 0], 'O_final': [0, 34656, 34656]}<total_unit_count />{'W': [361, 1, 1, 1], 'I': [361, 361, 1, 1], 'O': [361, 361, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [361, 361, 1, 1], 'O': [361, 361, 1, 1]}<duplicate_unit_count />{'W': [361.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6144, 6144], [6144, 6144], [6144, 0]]<I />[[184832, 184832], [184832, 184832], [184832, 0]]<O />[[(2213652, 2217984), (4332, 0)], [(0, 4332), (4332, 0)], [(0, 4332), (0, 0)]]<O_partial />[[(2213652, 2217984), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (4332, 0)], [(0, 4332), (4332, 0)], [(0, 4332), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[768, 768], [96, 96], [24, 0]]<I />[[23104, 23104], [2888, 2888], [722, 0]]<O />[[(276706, 277248), (542, 0)], [(0, 68), (68, 0)], [(0, 17), (0, 0)]]<O_partial />[([276706, 277248], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [542, 0]), ([0, 68], [68, 0]), ([0, 17], [0, 0])]</mem_access_count_word><mac_count><active />2217984<idle />4073472</mac_count></basic_info><energy><total_energy />5054018.5<mem_energy_breakdown><W />[0.5, 19.0, 32.0]<I />[16.2, 572.4, 961.6]<O />[194.2, 13.4, 22.5]</mem_energy_breakdown><MAC_energy><active_MAC />4848513.0<idle_MAC />203673.6<total />5052186.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2372<utilization_without_data_loading />0.3525<utilization_spatial />0.3525<utilization_temporal_with_data_loading />0.6729<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />9130<latency_cycle_without_data_loading />6144<ideal_computing_cycle />6144<data_loading><load_cycle_total />2986<load_cycle_individual />{'W': [2, 96, 0], 'I': [6, 2888, 0]}<load_cycle_combined />{'W': 96, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6143], [-5110, -6132], [-6144, -6144]], 'I': [[-6143], [-6132, -3066], [-6144, -6144]], 'O': [[-6144], [-6142, -6076], [-6076, -6127]]}<mem_stall_cycle_shared />{'W': [[-6143], [-5110, 0], [0, 0]], 'I': [[-6143], [-6132, 0], [0, 0]], 'O': [[-6144], [-6142, -6076], [-6076, -6127]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 49152, 49152], 'I': [8, 1478656, 1478656], 'O': [96, 34656, 34656], 'O_partial': [96, 0, 0], 'O_final': [0, 34656, 34656]}<data_size_each_level_total />{'W': [96, 49152, 49152], 'I': [2888, 1478656, 1478656], 'O': [34656, 34656, 34656]}<loop_cycles_each_level />{'W': [12, 6144, 6144], 'I': [12, 6144, 6144], 'O': [6144, 6144, 6144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [12, 1, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.7], [240.7, 240.7], [240.7, 240.7]], 'O': [[8.0, 0.0], [5.6, 5.6], [5.6, 5.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 8.0], [2888.0, 240.7], [240.7, 240.7]], 'O': [[8.0, 8.0], [2888.0, 5.6], [5.6, 5.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.7], [240.7, 240.7], [240.7, 0]], 'O': [[8.0, 0.0], [5.6, 5.6], [5.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [254.3, 254.3], [248.7, 5.6]], 'I': [[8.0, 0.7], [254.3, 254.3], [248.7, 5.6]], 'O': [[8.0, 0.0], [254.3, 254.3], [248.7, 5.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6144], [12, 12, 512], [6144, 6144, 1]], 'I': [[1, 1, 6144], [12, 12, 512], [6144, 6144, 1]], 'O': [[1, 1, 6144], [6144, 6144, 1], [6144, 6144, 1]]}<trans_time_real />{'W': [[0, 1, 6144], [[2, 12, 512], [0, 12, 512]], [[96, 6144, 1], [24, 6144, 1]]], 'I': [[0, 1, 6144], [[0, 12, 512], [6, 12, 512]], [[2888, 6144, 1], [722, 6144, 1]]], 'O': [[0, 1, 6144], [[2, 6144, 1], [68, 6144, 1]], [[68, 6144, 1], [17, 6144, 1]]]}<single_stall_cycle />{'W': [[-1], [-10, -12], [-6048, -6120]], 'I': [[-1], [-12, -6], [-3256, -5422]], 'O': [[-1], [-6142, -6076], [-6076, -6127]]}<single_stall_count />{'W': [6143, 511, 0], 'I': [6143, 511, 0], 'O': [6144, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1022, 0], 'I': [3066, 0], 'O': [68, 68]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [68, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2056, -6144], [-6076, -6076]], 1: [[-6144, -6144], [-6076, -6144]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.8<mem_area_percentage />99.2 %</area></results><elapsed_time_second />0</simulation></root>