<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a200tfbg676-2" LaunchTime="1603190202">
  <File Type="ROUTE-PWR" Name="soc_lite_top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="soc_lite_top.tcl"/>
  <File Type="BITSTR-BMM" Name="soc_lite_top_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="soc_lite_top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="soc_lite_top_reports.tcl"/>
  <File Type="OPT-DCP" Name="soc_lite_top_opt.dcp"/>
  <File Type="OPT-DRC" Name="soc_lite_top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="soc_lite_top.hwdef"/>
  <File Type="PWROPT-DCP" Name="soc_lite_top_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="soc_lite_top_placed.dcp"/>
  <File Type="PLACE-IO" Name="soc_lite_top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="soc_lite_top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="soc_lite_top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="soc_lite_top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="soc_lite_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="soc_lite_top_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="soc_lite_top.bin"/>
  <File Type="PHYSOPT-DCP" Name="soc_lite_top_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="soc_lite_top.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="soc_lite_top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="soc_lite_top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="soc_lite_top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="soc_lite_top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="soc_lite_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="soc_lite_top_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="soc_lite_top_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="soc_lite_top.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="soc_lite_top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="soc_lite_top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="soc_lite_top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="soc_lite_top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="soc_lite_top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="soc_lite_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="soc_lite_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="soc_lite_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="soc_lite_top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="soc_lite_top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="soc_lite_top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="soc_lite_top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="soc_lite_top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="soc_lite_top_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="soc_lite_top.bit"/>
  <File Type="BITSTR-RBT" Name="soc_lite_top.rbt"/>
  <File Type="BITSTR-NKY" Name="soc_lite_top.nky"/>
  <File Type="PDI-FILE" Name="soc_lite_top.pdi"/>
  <File Type="RCFI_FILE" Name="soc_lite_top.rcfi"/>
  <File Type="CFI_FILE" Name="soc_lite_top.cfi"/>
  <File Type="RNPI_FILE" Name="soc_lite_top.rnpi"/>
  <File Type="NPI_FILE" Name="soc_lite_top.npi"/>
  <File Type="RBD_FILE" Name="soc_lite_top.rbd"/>
  <File Type="BITSTR-LTX" Name="soc_lite_top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="soc_lite_top.sysdef"/>
  <File Type="BG-BGN" Name="soc_lite_top.bgn"/>
  <File Type="BG-DRC" Name="soc_lite_top.drc"/>
  <File Type="RDI-RDI" Name="soc_lite_top.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/signed_divider/signed_divider.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/unsigned_divider/unsigned_divider.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/mycpu.h">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/EXE_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/ID_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/IF_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/MEM_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/WB_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/alu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/BRIDGE/bridge_1x2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/CONFREG/confreg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/mycpu_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/regfile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/myCPU/tools.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/soc_lite_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../soft/func_lab3/obj/inst_ram.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../soft/func_lab4/obj/inst_ram.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../soft/func_lab6/obj/inst_ram.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="soc_lite_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../soc_lite.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_pll"/>
  <BlockFileSet Type="BlockSrcs" Name="data_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="inst_ram"/>
</GenRun>
