vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/f6bd/hdl/myled_controller_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/f6bd/src/gpio.vhd" \
"../../../bd/design_1/ipshared/f6bd/src/gpio_array.vhd" \
"../../../bd/design_1/ipshared/f6bd/hdl/myled_controller_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_myled_controller_0_0/sim/design_1_myled_controller_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_myled_controller_1_0/sim/design_1_myled_controller_1_0.vhd" \
"../../../bd/design_1/ip/design_1_myled_controller_2_0/sim/design_1_myled_controller_2_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
