/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./pixelTMR2/hitSRAML1BufferTMR.v                                                       *
 *                                                                                                  *
 * user    : dataogong                                                                              *
 * host    : 16-11005.local                                                                         *
 * date    : 13/05/2021 11:57:14                                                                    *
 *                                                                                                  *
 * workdir : /Users/dataogong/Documents/Gitlab/ETROCI2C/etroc2_swreadout/rtl/ETROC2Readout          *
 * cmd     : /Users/dataogong/Documents/ActiveDocument/Gitlab/tmrg/bin/tmrg -c tmrgPixel2.cnf       *
 * tmrg rev: e2867c77ccb74667bff8dd6a91891cdefaaa0580                                               *
 *                                                                                                  *
 * src file: hitSRAML1Buffer.v                                                                      *
 *           File is NOT under version control!                                                     *
 *           Modification time : 2021-05-13 01:14:19.249091                                         *
 *           File Size         : 1697                                                               *
 *           MD5 hash          : 90eed83463aa2d66f0cbfd531cb0db29                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`timescale  1ns / 100ps
module hitSRAML1BufferTMR #(
  parameter ADDRWIDTH=7
)(
     input  clk,
     input  dis,
     input  hit,
     input  rden,
     input  wren,
     input [ADDRWIDTH-1:0] rdAddr,
     input [ADDRWIDTH-1:0] wrAddr,
     output  E1A,
     output  E2A,
     output  outHit
);
wire gatedWrClk;
wire gatedRdClk;

gateClockCellTMR gateWrInst (
          .clk(~clk),
          .gate(wren&~dis),
          .enableGate(1'b1),
          .gatedClk(gatedWrClk)
          );

gateClockCellTMR gateRdInst (
          .clk(clk),
          .gate(rden&~dis),
          .enableGate(1'b1),
          .gatedClk(gatedRdClk)
          );

L1_hit_mem_rtl_topTMR hitMem (
          .QA(outHit),
          .E1A(E1A),
          .E2A(E2A),
          .CLKA(gatedRdClk),
          .CENA(~rden),
          .AA(rdAddr),
          .CLKB(gatedWrClk),
          .CENB(~wren),
          .AB(wrAddr),
          .DB(hit),
          .EMAA(3'b010),
          .EMAB(3'b010),
          .RET1N(1'b1),
          .COLLDISN(1'b1)
          );
endmodule

