# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project e155-lab3-test
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv failed with 3 errors.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 2 failed with 5 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv failed with 2 errors.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 2 failed with 4 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv failed with 2 errors.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 2 failed with 4 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv failed with 2 errors.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 2 failed with 4 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv failed with 4 errors.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 2 failed with 6 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
# Load canceled
# reading C:/lscc/radiant/2024.2/questasim/win64/../modelsim.ini
# Loading project e155-lab3-test
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 0 failed with no errors.
# Load canceled
vmap -del work
# Questa Lattice OEM Edition-64 vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap -del work 
# Removing reference to logical library work
# Modifying C:/Users/ekendrick/Documents/GitHub/e155-lab3/e155-lab3-test.mpf
vsim -gui work.testbench_scanner -voptargs=+acc
# vsim -gui work.testbench_scanner -voptargs="+acc" 
# Start time: 15:55:33 on Sep 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/scanner.sv(93): (vopt-7033) Variable 'R_press' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/scanner.sv(41).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 15:55:35 on Sep 13,2025, Elapsed time: 0:00:02
# Errors: 2, Warnings: 19
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_scanner
# vsim -gui -voptargs="+acc" work.testbench_scanner 
# Start time: 16:06:32 on Sep 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
add wave -position insertpoint  \
sim:/testbench_scanner/clk \
sim:/testbench_scanner/reset \
sim:/testbench_scanner/R \
sim:/testbench_scanner/C \
sim:/testbench_scanner/R_press \
sim:/testbench_scanner/key_press
 run 1000
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv failed with 2 errors.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_scanner
# End time: 16:22:23 on Sep 13,2025, Elapsed time: 0:15:51
# Errors: 0, Warnings: 5
# vsim -gui -voptargs="+acc" work.testbench_scanner 
# Start time: 16:22:23 on Sep 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
add wave -position insertpoint  \
sim:/testbench_scanner/clk \
sim:/testbench_scanner/reset \
sim:/testbench_scanner/R \
sim:/testbench_scanner/C \
sim:/testbench_scanner/R_press \
sim:/testbench_scanner/key_press
run 1000
add wave -position insertpoint  \
sim:/testbench_scanner/dut/state \
sim:/testbench_scanner/dut/nextstate
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 1000
# End time: 16:54:57 on Sep 13,2025, Elapsed time: 0:32:34
# Errors: 0, Warnings: 1
