\hypertarget{struct_l_l_w_u___mem_map}{}\section{L\+L\+W\+U\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_l_w_u___mem_map}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_abb0c4dd1142a84dc991e6dda4a8381d6}{P\+E1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a53d86f5153bce17f9927472da4fade5a}{P\+E2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a96a722e1ae66ee87b88407ef622cf243}{P\+E3}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a61ec3534039e161c5c71ea7f290f23d5}{P\+E4}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_ae8dea688fae93c1a5f9dd22b70cdc5cf}{ME}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_acb7ec83bb70ec1313cd2e0682b1ee75c}{F1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a108405432abc40a34ccbb2c0d7ecfdb4}{F2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a47d12785dc2fc2afa376e2398c7619f1}{F3}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a80ad19326e9bf7209c71d7955e4ef044}{F\+I\+L\+T1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a84fdf2d8e40d91c4ad620512aaca152b}{F\+I\+L\+T2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_a95c7e36f114e8ac7f235ad8ef335f1cf}{R\+ST}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_l_l_w_u___mem_map_ac87c6987805ce2ffa553e315e9ac0804}{CS}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+L\+WU -\/ Peripheral register structure 

Definition at line 6942 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!CS@{CS}}
\index{CS@{CS}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CS}{CS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+CS}\hypertarget{struct_l_l_w_u___mem_map_ac87c6987805ce2ffa553e315e9ac0804}{}\label{struct_l_l_w_u___mem_map_ac87c6987805ce2ffa553e315e9ac0804}
L\+L\+WU Control and Status Register, offset\+: 0x8 

Definition at line 7617 of file M\+K20\+D\+Z10.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F1@{F1}}
\index{F1@{F1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{F1}{F1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F1}\hypertarget{struct_l_l_w_u___mem_map_acb7ec83bb70ec1313cd2e0682b1ee75c}{}\label{struct_l_l_w_u___mem_map_acb7ec83bb70ec1313cd2e0682b1ee75c}
L\+L\+WU Flag 1 Register, offset\+: 0x5 

Definition at line 6948 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F2@{F2}}
\index{F2@{F2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{F2}{F2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F2}\hypertarget{struct_l_l_w_u___mem_map_a108405432abc40a34ccbb2c0d7ecfdb4}{}\label{struct_l_l_w_u___mem_map_a108405432abc40a34ccbb2c0d7ecfdb4}
L\+L\+WU Flag 2 Register, offset\+: 0x6 

Definition at line 6949 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F3@{F3}}
\index{F3@{F3}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{F3}{F3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F3}\hypertarget{struct_l_l_w_u___mem_map_a47d12785dc2fc2afa376e2398c7619f1}{}\label{struct_l_l_w_u___mem_map_a47d12785dc2fc2afa376e2398c7619f1}
L\+L\+WU Flag 3 Register, offset\+: 0x7 

Definition at line 6950 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F\+I\+L\+T1@{F\+I\+L\+T1}}
\index{F\+I\+L\+T1@{F\+I\+L\+T1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{F\+I\+L\+T1}{FILT1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F\+I\+L\+T1}\hypertarget{struct_l_l_w_u___mem_map_a80ad19326e9bf7209c71d7955e4ef044}{}\label{struct_l_l_w_u___mem_map_a80ad19326e9bf7209c71d7955e4ef044}
L\+L\+WU Pin Filter 1 Register, offset\+: 0x8 

Definition at line 6951 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F\+I\+L\+T2@{F\+I\+L\+T2}}
\index{F\+I\+L\+T2@{F\+I\+L\+T2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{F\+I\+L\+T2}{FILT2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F\+I\+L\+T2}\hypertarget{struct_l_l_w_u___mem_map_a84fdf2d8e40d91c4ad620512aaca152b}{}\label{struct_l_l_w_u___mem_map_a84fdf2d8e40d91c4ad620512aaca152b}
L\+L\+WU Pin Filter 2 Register, offset\+: 0x9 

Definition at line 6952 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!ME@{ME}}
\index{ME@{ME}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{ME}{ME}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+ME}\hypertarget{struct_l_l_w_u___mem_map_ae8dea688fae93c1a5f9dd22b70cdc5cf}{}\label{struct_l_l_w_u___mem_map_ae8dea688fae93c1a5f9dd22b70cdc5cf}
L\+L\+WU Module Enable Register, offset\+: 0x4 

Definition at line 6947 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E1@{P\+E1}}
\index{P\+E1@{P\+E1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+E1}{PE1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E1}\hypertarget{struct_l_l_w_u___mem_map_abb0c4dd1142a84dc991e6dda4a8381d6}{}\label{struct_l_l_w_u___mem_map_abb0c4dd1142a84dc991e6dda4a8381d6}
L\+L\+WU Pin Enable 1 Register, offset\+: 0x0 

Definition at line 6943 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E2@{P\+E2}}
\index{P\+E2@{P\+E2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+E2}{PE2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E2}\hypertarget{struct_l_l_w_u___mem_map_a53d86f5153bce17f9927472da4fade5a}{}\label{struct_l_l_w_u___mem_map_a53d86f5153bce17f9927472da4fade5a}
L\+L\+WU Pin Enable 2 Register, offset\+: 0x1 

Definition at line 6944 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E3@{P\+E3}}
\index{P\+E3@{P\+E3}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+E3}{PE3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E3}\hypertarget{struct_l_l_w_u___mem_map_a96a722e1ae66ee87b88407ef622cf243}{}\label{struct_l_l_w_u___mem_map_a96a722e1ae66ee87b88407ef622cf243}
L\+L\+WU Pin Enable 3 Register, offset\+: 0x2 

Definition at line 6945 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E4@{P\+E4}}
\index{P\+E4@{P\+E4}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+E4}{PE4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E4}\hypertarget{struct_l_l_w_u___mem_map_a61ec3534039e161c5c71ea7f290f23d5}{}\label{struct_l_l_w_u___mem_map_a61ec3534039e161c5c71ea7f290f23d5}
L\+L\+WU Pin Enable 4 Register, offset\+: 0x3 

Definition at line 6946 of file M\+K20\+D7.\+h.

\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!R\+ST@{R\+ST}}
\index{R\+ST@{R\+ST}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+ST}{RST}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+R\+ST}\hypertarget{struct_l_l_w_u___mem_map_a95c7e36f114e8ac7f235ad8ef335f1cf}{}\label{struct_l_l_w_u___mem_map_a95c7e36f114e8ac7f235ad8ef335f1cf}
L\+L\+WU Reset Enable Register, offset\+: 0xA 

Definition at line 6953 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
