#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 13 20:56:25 2022
# Process ID: 38208
# Current directory: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13388 C:\Users\wty02\Desktop\CPU\single_CPU\code\single_CPU\single_CPU.xpr
# Log file: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/vivado.log
# Journal file: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v w ]
add_files -fileset sim_1 C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sim_1/new/cpu_test.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source CPU_test.tcl
current_wave_config {Untitled 1}
add_wave {{/CPU_test/CPU}} 
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
source CPU_test.tcl
current_wave_config {Untitled 2}
add_wave {{/CPU_test/CPU}} 
close_sim
launch_simulation
source CPU_test.tcl
current_wave_config {Untitled 3}
add_wave {{/CPU_test/CPU/PC}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
current_wave_config {Untitled 5}
add_wave {{/CPU_test/CPU/PC}} 
close_sim
launch_simulation
source CPU_test.tcl
current_wave_config {Untitled 6}
add_wave {{/CPU_test/CPU/NPC}} 
current_wave_config {Untitled 6}
add_wave {{/CPU_test/CPU/PC}} 
current_wave_config {Untitled 6}
log_wave {/CPU_test/CPU/CU} 
current_wave_config {Untitled 6}
add_wave {{/CPU_test/CPU/CU}} 
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
add_bp {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} 42
remove_bps -file {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} -line 42
add_bp {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} 42
remove_bps -file {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v} -line 42
refresh_design
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
close_sim
launch_simulation
source CPU_test.tcl
current_wave_config {Untitled 15}
add_wave {{/CPU_test/CPU/NPC}} 
relaunch_sim
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
set_property xsim.view C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
close_sim
refresh_design
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/imem/douta}} 
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/imem}} 
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/imem/addra}} 
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
update_compile_order -fileset sources_1
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/PC}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/NPC}} 
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/PC}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/PC/inputData}} 
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/PC/outputData}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/PC/outputData}} 
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/PC/inputData}} 
relaunch_sim
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/NPC/in1}} 
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/NPC/in2}} 
relaunch_sim
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/NPC/out}} 
relaunch_sim
relaunch_sim
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM/outp}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
refresh_design
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/CU}} 
relaunch_sim
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM/outp}} 
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM/ROM}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/IMEM/ROM}} 
relaunch_sim
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Coe_File {c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files -ipstatic_source_dir C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/questa} {riviera=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
update_compile_order -fileset sources_1
current_wave_config {CPU_test_behav.wcfg}
add_wave {{/CPU_test/CPU/CU}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
save_wave_config {C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg}
refresh_design
close_sim
launch_simulation
open_wave_config C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/CPU_test_behav.wcfg
source CPU_test.tcl
close_sim
