
mti3_sensor_decoding.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006648  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  080067d8  080067d8  000167d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006ad8  08006ad8  00016ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006ae0  08006ae0  00016ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006ae4  08006ae4  00016ae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000680  20000000  08006ae8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020680  2**0
                  CONTENTS
  8 .bss          00000618  20000680  20000680  00020680  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000c98  20000c98  00020680  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020680  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000fede  00000000  00000000  000206b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000027ba  00000000  00000000  0003058e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000068bf  00000000  00000000  00032d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a80  00000000  00000000  00039608  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c50  00000000  00000000  0003a088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000055b1  00000000  00000000  0003acd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003f47  00000000  00000000  00040289  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000441d0  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002e1c  00000000  00000000  0004424c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000680 	.word	0x20000680
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067c0 	.word	0x080067c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000684 	.word	0x20000684
 80001cc:	080067c0 	.word	0x080067c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f50:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f52:	4a0e      	ldr	r2, [pc, #56]	; (8000f8c <HAL_InitTick+0x3c>)
 8000f54:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <HAL_InitTick+0x40>)
{
 8000f56:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f58:	7818      	ldrb	r0, [r3, #0]
 8000f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f62:	6810      	ldr	r0, [r2, #0]
 8000f64:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f68:	f000 f896 	bl	8001098 <HAL_SYSTICK_Config>
 8000f6c:	4604      	mov	r4, r0
 8000f6e:	b958      	cbnz	r0, 8000f88 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f70:	2d0f      	cmp	r5, #15
 8000f72:	d809      	bhi.n	8000f88 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f74:	4602      	mov	r2, r0
 8000f76:	4629      	mov	r1, r5
 8000f78:	f04f 30ff 	mov.w	r0, #4294967295
 8000f7c:	f000 f84a 	bl	8001014 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <HAL_InitTick+0x44>)
 8000f82:	4620      	mov	r0, r4
 8000f84:	601d      	str	r5, [r3, #0]
 8000f86:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f88:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f8a:	bd38      	pop	{r3, r4, r5, pc}
 8000f8c:	2000000c 	.word	0x2000000c
 8000f90:	20000000 	.word	0x20000000
 8000f94:	20000004 	.word	0x20000004

08000f98 <HAL_Init>:
{
 8000f98:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f9a:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <HAL_Init+0x30>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fa2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000faa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fb2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb4:	2003      	movs	r0, #3
 8000fb6:	f000 f81b 	bl	8000ff0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f7ff ffc8 	bl	8000f50 <HAL_InitTick>
  HAL_MspInit();
 8000fc0:	f001 fc8e 	bl	80028e0 <HAL_MspInit>
}
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	bd08      	pop	{r3, pc}
 8000fc8:	40023c00 	.word	0x40023c00

08000fcc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fcc:	4a03      	ldr	r2, [pc, #12]	; (8000fdc <HAL_IncTick+0x10>)
 8000fce:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <HAL_IncTick+0x14>)
 8000fd0:	6811      	ldr	r1, [r2, #0]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	440b      	add	r3, r1
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	200006e4 	.word	0x200006e4
 8000fe0:	20000000 	.word	0x20000000

08000fe4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fe4:	4b01      	ldr	r3, [pc, #4]	; (8000fec <HAL_GetTick+0x8>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
}
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200006e4 	.word	0x200006e4

08000ff0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff0:	4a07      	ldr	r2, [pc, #28]	; (8001010 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ff2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ff8:	041b      	lsls	r3, r3, #16
 8000ffa:	0c1b      	lsrs	r3, r3, #16
 8000ffc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001000:	0200      	lsls	r0, r0, #8
 8001002:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001006:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800100a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800100c:	60d3      	str	r3, [r2, #12]
 800100e:	4770      	bx	lr
 8001010:	e000ed00 	.word	0xe000ed00

08001014 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001014:	4b17      	ldr	r3, [pc, #92]	; (8001074 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001016:	b530      	push	{r4, r5, lr}
 8001018:	68dc      	ldr	r4, [r3, #12]
 800101a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800101e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001022:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001024:	2b04      	cmp	r3, #4
 8001026:	bf28      	it	cs
 8001028:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	f04f 0501 	mov.w	r5, #1
 8001030:	fa05 f303 	lsl.w	r3, r5, r3
 8001034:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001038:	bf8c      	ite	hi
 800103a:	3c03      	subhi	r4, #3
 800103c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103e:	4019      	ands	r1, r3
 8001040:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001042:	fa05 f404 	lsl.w	r4, r5, r4
 8001046:	3c01      	subs	r4, #1
 8001048:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800104a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800104c:	ea42 0201 	orr.w	r2, r2, r1
 8001050:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001054:	bfad      	iteet	ge
 8001056:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105a:	f000 000f 	andlt.w	r0, r0, #15
 800105e:	4b06      	ldrlt	r3, [pc, #24]	; (8001078 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001060:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001064:	bfb5      	itete	lt
 8001066:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001068:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001070:	bd30      	pop	{r4, r5, pc}
 8001072:	bf00      	nop
 8001074:	e000ed00 	.word	0xe000ed00
 8001078:	e000ed14 	.word	0xe000ed14

0800107c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800107c:	2800      	cmp	r0, #0
 800107e:	db08      	blt.n	8001092 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001080:	0942      	lsrs	r2, r0, #5
 8001082:	2301      	movs	r3, #1
 8001084:	f000 001f 	and.w	r0, r0, #31
 8001088:	fa03 f000 	lsl.w	r0, r3, r0
 800108c:	4b01      	ldr	r3, [pc, #4]	; (8001094 <HAL_NVIC_EnableIRQ+0x18>)
 800108e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001092:	4770      	bx	lr
 8001094:	e000e100 	.word	0xe000e100

08001098 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001098:	3801      	subs	r0, #1
 800109a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800109e:	d20a      	bcs.n	80010b6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a2:	4a07      	ldr	r2, [pc, #28]	; (80010c0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a6:	21f0      	movs	r1, #240	; 0xf0
 80010a8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ac:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ae:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80010b6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000e010 	.word	0xe000e010
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80010c4:	6803      	ldr	r3, [r0, #0]
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80010cc:	f023 0303 	bic.w	r3, r3, #3
 80010d0:	2118      	movs	r1, #24
 80010d2:	3a10      	subs	r2, #16
 80010d4:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80010d8:	4904      	ldr	r1, [pc, #16]	; (80010ec <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80010da:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80010dc:	bf88      	it	hi
 80010de:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80010e0:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80010e2:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80010e4:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80010e6:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	080067d8 	.word	0x080067d8

080010f0 <HAL_DMA_Init>:
{
 80010f0:	b570      	push	{r4, r5, r6, lr}
 80010f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010f4:	f7ff ff76 	bl	8000fe4 <HAL_GetTick>
 80010f8:	4605      	mov	r5, r0
  if(hdma == NULL)
 80010fa:	2c00      	cmp	r4, #0
 80010fc:	d071      	beq.n	80011e2 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80010fe:	2300      	movs	r3, #0
 8001100:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001104:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001106:	2302      	movs	r3, #2
 8001108:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800110c:	6813      	ldr	r3, [r2, #0]
 800110e:	f023 0301 	bic.w	r3, r3, #1
 8001112:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001114:	6821      	ldr	r1, [r4, #0]
 8001116:	680b      	ldr	r3, [r1, #0]
 8001118:	07d8      	lsls	r0, r3, #31
 800111a:	d43c      	bmi.n	8001196 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 800111c:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800111e:	4d32      	ldr	r5, [pc, #200]	; (80011e8 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001120:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001122:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001124:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001126:	68a3      	ldr	r3, [r4, #8]
 8001128:	4313      	orrs	r3, r2
 800112a:	68e2      	ldr	r2, [r4, #12]
 800112c:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800112e:	6922      	ldr	r2, [r4, #16]
 8001130:	4313      	orrs	r3, r2
 8001132:	6962      	ldr	r2, [r4, #20]
 8001134:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001136:	69e2      	ldr	r2, [r4, #28]
 8001138:	4303      	orrs	r3, r0
 800113a:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 800113c:	6a22      	ldr	r2, [r4, #32]
 800113e:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001140:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001142:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001144:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001148:	bf01      	itttt	eq
 800114a:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 800114c:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800114e:	4335      	orreq	r5, r6
 8001150:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001152:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001154:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001156:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001158:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 800115c:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001160:	d10b      	bne.n	800117a <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8001162:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001164:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001166:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001168:	b13d      	cbz	r5, 800117a <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800116a:	b9f8      	cbnz	r0, 80011ac <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 800116c:	2a01      	cmp	r2, #1
 800116e:	d02d      	beq.n	80011cc <HAL_DMA_Init+0xdc>
 8001170:	d301      	bcc.n	8001176 <HAL_DMA_Init+0x86>
 8001172:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001174:	d101      	bne.n	800117a <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001176:	01ea      	lsls	r2, r5, #7
 8001178:	d42b      	bmi.n	80011d2 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800117a:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800117c:	4620      	mov	r0, r4
 800117e:	f7ff ffa1 	bl	80010c4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001182:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001184:	233f      	movs	r3, #63	; 0x3f
 8001186:	4093      	lsls	r3, r2
 8001188:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800118a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800118c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800118e:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001190:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001194:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001196:	f7ff ff25 	bl	8000fe4 <HAL_GetTick>
 800119a:	1b40      	subs	r0, r0, r5
 800119c:	2805      	cmp	r0, #5
 800119e:	d9b9      	bls.n	8001114 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011a0:	2320      	movs	r3, #32
 80011a2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011a4:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80011a6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80011aa:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80011ac:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80011b0:	d113      	bne.n	80011da <HAL_DMA_Init+0xea>
    switch (tmp)
 80011b2:	2a03      	cmp	r2, #3
 80011b4:	d8e1      	bhi.n	800117a <HAL_DMA_Init+0x8a>
 80011b6:	a001      	add	r0, pc, #4	; (adr r0, 80011bc <HAL_DMA_Init+0xcc>)
 80011b8:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80011bc:	080011d3 	.word	0x080011d3
 80011c0:	08001177 	.word	0x08001177
 80011c4:	080011d3 	.word	0x080011d3
 80011c8:	080011cd 	.word	0x080011cd
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80011cc:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80011d0:	d1d3      	bne.n	800117a <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80011d2:	2340      	movs	r3, #64	; 0x40
 80011d4:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80011d6:	2001      	movs	r0, #1
 80011d8:	e7e5      	b.n	80011a6 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80011da:	2a02      	cmp	r2, #2
 80011dc:	d9f9      	bls.n	80011d2 <HAL_DMA_Init+0xe2>
 80011de:	2a03      	cmp	r2, #3
 80011e0:	e7c8      	b.n	8001174 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80011e2:	2001      	movs	r0, #1
 80011e4:	bd70      	pop	{r4, r5, r6, pc}
 80011e6:	bf00      	nop
 80011e8:	f010803f 	.word	0xf010803f

080011ec <HAL_DMA_Start_IT>:
{
 80011ec:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80011ee:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80011f2:	2c01      	cmp	r4, #1
 80011f4:	d036      	beq.n	8001264 <HAL_DMA_Start_IT+0x78>
 80011f6:	2401      	movs	r4, #1
 80011f8:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80011fc:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001200:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8001202:	2c01      	cmp	r4, #1
 8001204:	f04f 0500 	mov.w	r5, #0
 8001208:	f04f 0402 	mov.w	r4, #2
 800120c:	d128      	bne.n	8001260 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 800120e:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001212:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001214:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001216:	6825      	ldr	r5, [r4, #0]
 8001218:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 800121c:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800121e:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001220:	6883      	ldr	r3, [r0, #8]
 8001222:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001224:	bf0e      	itee	eq
 8001226:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001228:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 800122a:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800122c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 800122e:	bf08      	it	eq
 8001230:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001232:	233f      	movs	r3, #63	; 0x3f
 8001234:	4093      	lsls	r3, r2
 8001236:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001238:	6823      	ldr	r3, [r4, #0]
 800123a:	f043 0316 	orr.w	r3, r3, #22
 800123e:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001240:	6963      	ldr	r3, [r4, #20]
 8001242:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001246:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001248:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800124a:	b11b      	cbz	r3, 8001254 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 800124c:	6823      	ldr	r3, [r4, #0]
 800124e:	f043 0308 	orr.w	r3, r3, #8
 8001252:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001254:	6823      	ldr	r3, [r4, #0]
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800125c:	2000      	movs	r0, #0
 800125e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001260:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001264:	2002      	movs	r0, #2
}
 8001266:	bd70      	pop	{r4, r5, r6, pc}

08001268 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001268:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800126c:	2b02      	cmp	r3, #2
 800126e:	d003      	beq.n	8001278 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001270:	2380      	movs	r3, #128	; 0x80
 8001272:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001274:	2001      	movs	r0, #1
 8001276:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001278:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800127a:	2305      	movs	r3, #5
 800127c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001280:	6813      	ldr	r3, [r2, #0]
 8001282:	f023 0301 	bic.w	r3, r3, #1
 8001286:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001288:	2000      	movs	r0, #0
}
 800128a:	4770      	bx	lr

0800128c <HAL_DMA_IRQHandler>:
{
 800128c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 800128e:	2300      	movs	r3, #0
 8001290:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001292:	4b5a      	ldr	r3, [pc, #360]	; (80013fc <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001294:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001296:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001298:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800129a:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800129c:	2208      	movs	r2, #8
 800129e:	409a      	lsls	r2, r3
 80012a0:	4216      	tst	r6, r2
{
 80012a2:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80012a4:	d00c      	beq.n	80012c0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80012a6:	6801      	ldr	r1, [r0, #0]
 80012a8:	6808      	ldr	r0, [r1, #0]
 80012aa:	0740      	lsls	r0, r0, #29
 80012ac:	d508      	bpl.n	80012c0 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80012ae:	6808      	ldr	r0, [r1, #0]
 80012b0:	f020 0004 	bic.w	r0, r0, #4
 80012b4:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80012b6:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80012b8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80012ba:	f042 0201 	orr.w	r2, r2, #1
 80012be:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80012c0:	2201      	movs	r2, #1
 80012c2:	409a      	lsls	r2, r3
 80012c4:	4216      	tst	r6, r2
 80012c6:	d008      	beq.n	80012da <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80012c8:	6821      	ldr	r1, [r4, #0]
 80012ca:	6949      	ldr	r1, [r1, #20]
 80012cc:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80012ce:	bf41      	itttt	mi
 80012d0:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012d2:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80012d4:	f042 0202 	orrmi.w	r2, r2, #2
 80012d8:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80012da:	2204      	movs	r2, #4
 80012dc:	409a      	lsls	r2, r3
 80012de:	4216      	tst	r6, r2
 80012e0:	d008      	beq.n	80012f4 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80012e2:	6821      	ldr	r1, [r4, #0]
 80012e4:	6809      	ldr	r1, [r1, #0]
 80012e6:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012e8:	bf41      	itttt	mi
 80012ea:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80012ec:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80012ee:	f042 0204 	orrmi.w	r2, r2, #4
 80012f2:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80012f4:	2210      	movs	r2, #16
 80012f6:	409a      	lsls	r2, r3
 80012f8:	4216      	tst	r6, r2
 80012fa:	d010      	beq.n	800131e <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80012fc:	6823      	ldr	r3, [r4, #0]
 80012fe:	6819      	ldr	r1, [r3, #0]
 8001300:	0709      	lsls	r1, r1, #28
 8001302:	d50c      	bpl.n	800131e <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001304:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	0350      	lsls	r0, r2, #13
 800130a:	d535      	bpl.n	8001378 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	0319      	lsls	r1, r3, #12
 8001310:	d401      	bmi.n	8001316 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001312:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001314:	e000      	b.n	8001318 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001316:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001318:	b10b      	cbz	r3, 800131e <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 800131a:	4620      	mov	r0, r4
 800131c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800131e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001320:	2220      	movs	r2, #32
 8001322:	408a      	lsls	r2, r1
 8001324:	4216      	tst	r6, r2
 8001326:	d038      	beq.n	800139a <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001328:	6823      	ldr	r3, [r4, #0]
 800132a:	6818      	ldr	r0, [r3, #0]
 800132c:	06c6      	lsls	r6, r0, #27
 800132e:	d534      	bpl.n	800139a <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001330:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001332:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001336:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001338:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800133a:	d125      	bne.n	8001388 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800133c:	f022 0216 	bic.w	r2, r2, #22
 8001340:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001342:	695a      	ldr	r2, [r3, #20]
 8001344:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001348:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800134a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800134c:	b90a      	cbnz	r2, 8001352 <HAL_DMA_IRQHandler+0xc6>
 800134e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001350:	b11a      	cbz	r2, 800135a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	f022 0208 	bic.w	r2, r2, #8
 8001358:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800135a:	233f      	movs	r3, #63	; 0x3f
 800135c:	408b      	lsls	r3, r1
 800135e:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001360:	2300      	movs	r3, #0
 8001362:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001366:	2301      	movs	r3, #1
 8001368:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 800136c:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800136e:	b10b      	cbz	r3, 8001374 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001370:	4620      	mov	r0, r4
 8001372:	4798      	blx	r3
}
 8001374:	b003      	add	sp, #12
 8001376:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800137c:	bf5e      	ittt	pl
 800137e:	681a      	ldrpl	r2, [r3, #0]
 8001380:	f022 0208 	bicpl.w	r2, r2, #8
 8001384:	601a      	strpl	r2, [r3, #0]
 8001386:	e7c4      	b.n	8001312 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001388:	0350      	lsls	r0, r2, #13
 800138a:	d528      	bpl.n	80013de <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	0319      	lsls	r1, r3, #12
 8001390:	d432      	bmi.n	80013f8 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001392:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001394:	b10b      	cbz	r3, 800139a <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001396:	4620      	mov	r0, r4
 8001398:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800139a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800139c:	2b00      	cmp	r3, #0
 800139e:	d0e9      	beq.n	8001374 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80013a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013a2:	07da      	lsls	r2, r3, #31
 80013a4:	d519      	bpl.n	80013da <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80013a6:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80013a8:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80013aa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80013ae:	6813      	ldr	r3, [r2, #0]
 80013b0:	f023 0301 	bic.w	r3, r3, #1
 80013b4:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80013b6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80013ba:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80013be:	9b01      	ldr	r3, [sp, #4]
 80013c0:	3301      	adds	r3, #1
 80013c2:	429f      	cmp	r7, r3
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	d302      	bcc.n	80013ce <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80013c8:	6813      	ldr	r3, [r2, #0]
 80013ca:	07db      	lsls	r3, r3, #31
 80013cc:	d4f7      	bmi.n	80013be <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 80013ce:	2300      	movs	r3, #0
 80013d0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80013d4:	2301      	movs	r3, #1
 80013d6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80013da:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80013dc:	e7c7      	b.n	800136e <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80013e4:	d108      	bne.n	80013f8 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80013e6:	6819      	ldr	r1, [r3, #0]
 80013e8:	f021 0110 	bic.w	r1, r1, #16
 80013ec:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80013ee:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80013f0:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80013f4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80013f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013fa:	e7cb      	b.n	8001394 <HAL_DMA_IRQHandler+0x108>
 80013fc:	2000000c 	.word	0x2000000c

08001400 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001404:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001406:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001408:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80015b8 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800140c:	4a68      	ldr	r2, [pc, #416]	; (80015b0 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800140e:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80015bc <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001412:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001414:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001416:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800141a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800141c:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001420:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001424:	45b6      	cmp	lr, r6
 8001426:	f040 80ae 	bne.w	8001586 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800142a:	684c      	ldr	r4, [r1, #4]
 800142c:	f024 0710 	bic.w	r7, r4, #16
 8001430:	2f02      	cmp	r7, #2
 8001432:	d116      	bne.n	8001462 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001434:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001438:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800143c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001440:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001444:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001448:	f04f 0c0f 	mov.w	ip, #15
 800144c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001450:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001454:	690d      	ldr	r5, [r1, #16]
 8001456:	fa05 f50b 	lsl.w	r5, r5, fp
 800145a:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800145e:	f8ca 5020 	str.w	r5, [sl, #32]
 8001462:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001466:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001468:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800146c:	fa05 f50a 	lsl.w	r5, r5, sl
 8001470:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001472:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001476:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800147a:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800147e:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001480:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001484:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001486:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800148a:	d811      	bhi.n	80014b0 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 800148c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800148e:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001492:	68cf      	ldr	r7, [r1, #12]
 8001494:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001498:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800149c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800149e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014a0:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014a4:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80014a8:	409f      	lsls	r7, r3
 80014aa:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80014ae:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80014b0:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014b2:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014b4:	688f      	ldr	r7, [r1, #8]
 80014b6:	fa07 f70a 	lsl.w	r7, r7, sl
 80014ba:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80014bc:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014be:	00e5      	lsls	r5, r4, #3
 80014c0:	d561      	bpl.n	8001586 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c2:	f04f 0b00 	mov.w	fp, #0
 80014c6:	f8cd b00c 	str.w	fp, [sp, #12]
 80014ca:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ce:	4d39      	ldr	r5, [pc, #228]	; (80015b4 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d0:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80014d4:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80014d8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80014dc:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80014e0:	9703      	str	r7, [sp, #12]
 80014e2:	9f03      	ldr	r7, [sp, #12]
 80014e4:	f023 0703 	bic.w	r7, r3, #3
 80014e8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80014ec:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014f0:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80014f4:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014f8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80014fc:	f04f 0e0f 	mov.w	lr, #15
 8001500:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001504:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001506:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800150a:	d043      	beq.n	8001594 <HAL_GPIO_Init+0x194>
 800150c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001510:	42a8      	cmp	r0, r5
 8001512:	d041      	beq.n	8001598 <HAL_GPIO_Init+0x198>
 8001514:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001518:	42a8      	cmp	r0, r5
 800151a:	d03f      	beq.n	800159c <HAL_GPIO_Init+0x19c>
 800151c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001520:	42a8      	cmp	r0, r5
 8001522:	d03d      	beq.n	80015a0 <HAL_GPIO_Init+0x1a0>
 8001524:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001528:	42a8      	cmp	r0, r5
 800152a:	d03b      	beq.n	80015a4 <HAL_GPIO_Init+0x1a4>
 800152c:	4548      	cmp	r0, r9
 800152e:	d03b      	beq.n	80015a8 <HAL_GPIO_Init+0x1a8>
 8001530:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001534:	42a8      	cmp	r0, r5
 8001536:	d039      	beq.n	80015ac <HAL_GPIO_Init+0x1ac>
 8001538:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800153c:	42a8      	cmp	r0, r5
 800153e:	bf14      	ite	ne
 8001540:	2508      	movne	r5, #8
 8001542:	2507      	moveq	r5, #7
 8001544:	fa05 f50c 	lsl.w	r5, r5, ip
 8001548:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800154c:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800154e:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001550:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001552:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001556:	bf0c      	ite	eq
 8001558:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800155a:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800155c:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800155e:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001560:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001564:	bf0c      	ite	eq
 8001566:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001568:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800156a:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800156c:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800156e:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001572:	bf0c      	ite	eq
 8001574:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001576:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001578:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800157a:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800157c:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800157e:	bf54      	ite	pl
 8001580:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001582:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001584:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001586:	3301      	adds	r3, #1
 8001588:	2b10      	cmp	r3, #16
 800158a:	f47f af44 	bne.w	8001416 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800158e:	b005      	add	sp, #20
 8001590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001594:	465d      	mov	r5, fp
 8001596:	e7d5      	b.n	8001544 <HAL_GPIO_Init+0x144>
 8001598:	2501      	movs	r5, #1
 800159a:	e7d3      	b.n	8001544 <HAL_GPIO_Init+0x144>
 800159c:	2502      	movs	r5, #2
 800159e:	e7d1      	b.n	8001544 <HAL_GPIO_Init+0x144>
 80015a0:	2503      	movs	r5, #3
 80015a2:	e7cf      	b.n	8001544 <HAL_GPIO_Init+0x144>
 80015a4:	2504      	movs	r5, #4
 80015a6:	e7cd      	b.n	8001544 <HAL_GPIO_Init+0x144>
 80015a8:	2505      	movs	r5, #5
 80015aa:	e7cb      	b.n	8001544 <HAL_GPIO_Init+0x144>
 80015ac:	2506      	movs	r5, #6
 80015ae:	e7c9      	b.n	8001544 <HAL_GPIO_Init+0x144>
 80015b0:	40013c00 	.word	0x40013c00
 80015b4:	40020000 	.word	0x40020000
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40021400 	.word	0x40021400

080015c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015c4:	4604      	mov	r4, r0
 80015c6:	b918      	cbnz	r0, 80015d0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80015c8:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80015ca:	b002      	add	sp, #8
 80015cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015d0:	6803      	ldr	r3, [r0, #0]
 80015d2:	07dd      	lsls	r5, r3, #31
 80015d4:	d410      	bmi.n	80015f8 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015d6:	6823      	ldr	r3, [r4, #0]
 80015d8:	0798      	lsls	r0, r3, #30
 80015da:	d458      	bmi.n	800168e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015dc:	6823      	ldr	r3, [r4, #0]
 80015de:	071a      	lsls	r2, r3, #28
 80015e0:	f100 809a 	bmi.w	8001718 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015e4:	6823      	ldr	r3, [r4, #0]
 80015e6:	075b      	lsls	r3, r3, #29
 80015e8:	f100 80b8 	bmi.w	800175c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ec:	69a2      	ldr	r2, [r4, #24]
 80015ee:	2a00      	cmp	r2, #0
 80015f0:	f040 8119 	bne.w	8001826 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80015f4:	2000      	movs	r0, #0
 80015f6:	e7e8      	b.n	80015ca <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015f8:	4ba6      	ldr	r3, [pc, #664]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 80015fa:	689a      	ldr	r2, [r3, #8]
 80015fc:	f002 020c 	and.w	r2, r2, #12
 8001600:	2a04      	cmp	r2, #4
 8001602:	d007      	beq.n	8001614 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800160a:	2a08      	cmp	r2, #8
 800160c:	d10a      	bne.n	8001624 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	0259      	lsls	r1, r3, #9
 8001612:	d507      	bpl.n	8001624 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001614:	4b9f      	ldr	r3, [pc, #636]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	039a      	lsls	r2, r3, #14
 800161a:	d5dc      	bpl.n	80015d6 <HAL_RCC_OscConfig+0x16>
 800161c:	6863      	ldr	r3, [r4, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1d9      	bne.n	80015d6 <HAL_RCC_OscConfig+0x16>
 8001622:	e7d1      	b.n	80015c8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001624:	6863      	ldr	r3, [r4, #4]
 8001626:	4d9b      	ldr	r5, [pc, #620]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 8001628:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800162c:	d111      	bne.n	8001652 <HAL_RCC_OscConfig+0x92>
 800162e:	682b      	ldr	r3, [r5, #0]
 8001630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001634:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001636:	f7ff fcd5 	bl	8000fe4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800163a:	4d96      	ldr	r5, [pc, #600]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800163c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800163e:	682b      	ldr	r3, [r5, #0]
 8001640:	039b      	lsls	r3, r3, #14
 8001642:	d4c8      	bmi.n	80015d6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001644:	f7ff fcce 	bl	8000fe4 <HAL_GetTick>
 8001648:	1b80      	subs	r0, r0, r6
 800164a:	2864      	cmp	r0, #100	; 0x64
 800164c:	d9f7      	bls.n	800163e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800164e:	2003      	movs	r0, #3
 8001650:	e7bb      	b.n	80015ca <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001652:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001656:	d104      	bne.n	8001662 <HAL_RCC_OscConfig+0xa2>
 8001658:	682b      	ldr	r3, [r5, #0]
 800165a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800165e:	602b      	str	r3, [r5, #0]
 8001660:	e7e5      	b.n	800162e <HAL_RCC_OscConfig+0x6e>
 8001662:	682a      	ldr	r2, [r5, #0]
 8001664:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001668:	602a      	str	r2, [r5, #0]
 800166a:	682a      	ldr	r2, [r5, #0]
 800166c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001670:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1df      	bne.n	8001636 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001676:	f7ff fcb5 	bl	8000fe4 <HAL_GetTick>
 800167a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800167c:	682b      	ldr	r3, [r5, #0]
 800167e:	039f      	lsls	r7, r3, #14
 8001680:	d5a9      	bpl.n	80015d6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001682:	f7ff fcaf 	bl	8000fe4 <HAL_GetTick>
 8001686:	1b80      	subs	r0, r0, r6
 8001688:	2864      	cmp	r0, #100	; 0x64
 800168a:	d9f7      	bls.n	800167c <HAL_RCC_OscConfig+0xbc>
 800168c:	e7df      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800168e:	4b81      	ldr	r3, [pc, #516]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 8001690:	689a      	ldr	r2, [r3, #8]
 8001692:	f012 0f0c 	tst.w	r2, #12
 8001696:	d007      	beq.n	80016a8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800169e:	2a08      	cmp	r2, #8
 80016a0:	d111      	bne.n	80016c6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	025e      	lsls	r6, r3, #9
 80016a6:	d40e      	bmi.n	80016c6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016a8:	4b7a      	ldr	r3, [pc, #488]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	0795      	lsls	r5, r2, #30
 80016ae:	d502      	bpl.n	80016b6 <HAL_RCC_OscConfig+0xf6>
 80016b0:	68e2      	ldr	r2, [r4, #12]
 80016b2:	2a01      	cmp	r2, #1
 80016b4:	d188      	bne.n	80015c8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	6921      	ldr	r1, [r4, #16]
 80016ba:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80016be:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80016c2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016c4:	e78a      	b.n	80015dc <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016c6:	68e2      	ldr	r2, [r4, #12]
 80016c8:	4b73      	ldr	r3, [pc, #460]	; (8001898 <HAL_RCC_OscConfig+0x2d8>)
 80016ca:	b1b2      	cbz	r2, 80016fa <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80016cc:	2201      	movs	r2, #1
 80016ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016d0:	f7ff fc88 	bl	8000fe4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d4:	4d6f      	ldr	r5, [pc, #444]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80016d6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d8:	682b      	ldr	r3, [r5, #0]
 80016da:	0798      	lsls	r0, r3, #30
 80016dc:	d507      	bpl.n	80016ee <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016de:	682b      	ldr	r3, [r5, #0]
 80016e0:	6922      	ldr	r2, [r4, #16]
 80016e2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80016e6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80016ea:	602b      	str	r3, [r5, #0]
 80016ec:	e776      	b.n	80015dc <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016ee:	f7ff fc79 	bl	8000fe4 <HAL_GetTick>
 80016f2:	1b80      	subs	r0, r0, r6
 80016f4:	2802      	cmp	r0, #2
 80016f6:	d9ef      	bls.n	80016d8 <HAL_RCC_OscConfig+0x118>
 80016f8:	e7a9      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80016fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016fc:	f7ff fc72 	bl	8000fe4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001700:	4d64      	ldr	r5, [pc, #400]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001702:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001704:	682b      	ldr	r3, [r5, #0]
 8001706:	0799      	lsls	r1, r3, #30
 8001708:	f57f af68 	bpl.w	80015dc <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800170c:	f7ff fc6a 	bl	8000fe4 <HAL_GetTick>
 8001710:	1b80      	subs	r0, r0, r6
 8001712:	2802      	cmp	r0, #2
 8001714:	d9f6      	bls.n	8001704 <HAL_RCC_OscConfig+0x144>
 8001716:	e79a      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001718:	6962      	ldr	r2, [r4, #20]
 800171a:	4b60      	ldr	r3, [pc, #384]	; (800189c <HAL_RCC_OscConfig+0x2dc>)
 800171c:	b17a      	cbz	r2, 800173e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800171e:	2201      	movs	r2, #1
 8001720:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001722:	f7ff fc5f 	bl	8000fe4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001726:	4d5b      	ldr	r5, [pc, #364]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001728:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800172a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800172c:	079f      	lsls	r7, r3, #30
 800172e:	f53f af59 	bmi.w	80015e4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001732:	f7ff fc57 	bl	8000fe4 <HAL_GetTick>
 8001736:	1b80      	subs	r0, r0, r6
 8001738:	2802      	cmp	r0, #2
 800173a:	d9f6      	bls.n	800172a <HAL_RCC_OscConfig+0x16a>
 800173c:	e787      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800173e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001740:	f7ff fc50 	bl	8000fe4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001744:	4d53      	ldr	r5, [pc, #332]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001746:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001748:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800174a:	0798      	lsls	r0, r3, #30
 800174c:	f57f af4a 	bpl.w	80015e4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001750:	f7ff fc48 	bl	8000fe4 <HAL_GetTick>
 8001754:	1b80      	subs	r0, r0, r6
 8001756:	2802      	cmp	r0, #2
 8001758:	d9f6      	bls.n	8001748 <HAL_RCC_OscConfig+0x188>
 800175a:	e778      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800175c:	4b4d      	ldr	r3, [pc, #308]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 800175e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001760:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001764:	d128      	bne.n	80017b8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	9201      	str	r2, [sp, #4]
 8001768:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800176a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800176e:	641a      	str	r2, [r3, #64]	; 0x40
 8001770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001776:	9301      	str	r3, [sp, #4]
 8001778:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800177a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800177c:	4d48      	ldr	r5, [pc, #288]	; (80018a0 <HAL_RCC_OscConfig+0x2e0>)
 800177e:	682b      	ldr	r3, [r5, #0]
 8001780:	05d9      	lsls	r1, r3, #23
 8001782:	d51b      	bpl.n	80017bc <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001784:	68a3      	ldr	r3, [r4, #8]
 8001786:	4d43      	ldr	r5, [pc, #268]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 8001788:	2b01      	cmp	r3, #1
 800178a:	d127      	bne.n	80017dc <HAL_RCC_OscConfig+0x21c>
 800178c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800178e:	f043 0301 	orr.w	r3, r3, #1
 8001792:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001794:	f7ff fc26 	bl	8000fe4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001798:	4d3e      	ldr	r5, [pc, #248]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800179a:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800179c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017a0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80017a2:	079b      	lsls	r3, r3, #30
 80017a4:	d539      	bpl.n	800181a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80017a6:	2e00      	cmp	r6, #0
 80017a8:	f43f af20 	beq.w	80015ec <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ac:	4a39      	ldr	r2, [pc, #228]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 80017ae:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80017b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017b4:	6413      	str	r3, [r2, #64]	; 0x40
 80017b6:	e719      	b.n	80015ec <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80017b8:	2600      	movs	r6, #0
 80017ba:	e7df      	b.n	800177c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017bc:	682b      	ldr	r3, [r5, #0]
 80017be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80017c4:	f7ff fc0e 	bl	8000fe4 <HAL_GetTick>
 80017c8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ca:	682b      	ldr	r3, [r5, #0]
 80017cc:	05da      	lsls	r2, r3, #23
 80017ce:	d4d9      	bmi.n	8001784 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d0:	f7ff fc08 	bl	8000fe4 <HAL_GetTick>
 80017d4:	1bc0      	subs	r0, r0, r7
 80017d6:	2802      	cmp	r0, #2
 80017d8:	d9f7      	bls.n	80017ca <HAL_RCC_OscConfig+0x20a>
 80017da:	e738      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017dc:	2b05      	cmp	r3, #5
 80017de:	d104      	bne.n	80017ea <HAL_RCC_OscConfig+0x22a>
 80017e0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80017e2:	f043 0304 	orr.w	r3, r3, #4
 80017e6:	672b      	str	r3, [r5, #112]	; 0x70
 80017e8:	e7d0      	b.n	800178c <HAL_RCC_OscConfig+0x1cc>
 80017ea:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80017ec:	f022 0201 	bic.w	r2, r2, #1
 80017f0:	672a      	str	r2, [r5, #112]	; 0x70
 80017f2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80017f4:	f022 0204 	bic.w	r2, r2, #4
 80017f8:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1ca      	bne.n	8001794 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80017fe:	f7ff fbf1 	bl	8000fe4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001802:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001806:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001808:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800180a:	0798      	lsls	r0, r3, #30
 800180c:	d5cb      	bpl.n	80017a6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800180e:	f7ff fbe9 	bl	8000fe4 <HAL_GetTick>
 8001812:	1bc0      	subs	r0, r0, r7
 8001814:	4540      	cmp	r0, r8
 8001816:	d9f7      	bls.n	8001808 <HAL_RCC_OscConfig+0x248>
 8001818:	e719      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800181a:	f7ff fbe3 	bl	8000fe4 <HAL_GetTick>
 800181e:	1bc0      	subs	r0, r0, r7
 8001820:	4540      	cmp	r0, r8
 8001822:	d9bd      	bls.n	80017a0 <HAL_RCC_OscConfig+0x1e0>
 8001824:	e713      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001826:	4d1b      	ldr	r5, [pc, #108]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
 8001828:	68ab      	ldr	r3, [r5, #8]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b08      	cmp	r3, #8
 8001830:	f43f aeca 	beq.w	80015c8 <HAL_RCC_OscConfig+0x8>
 8001834:	4e1b      	ldr	r6, [pc, #108]	; (80018a4 <HAL_RCC_OscConfig+0x2e4>)
 8001836:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001838:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800183a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800183c:	d134      	bne.n	80018a8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800183e:	f7ff fbd1 	bl	8000fe4 <HAL_GetTick>
 8001842:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001844:	682b      	ldr	r3, [r5, #0]
 8001846:	0199      	lsls	r1, r3, #6
 8001848:	d41e      	bmi.n	8001888 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800184a:	6a22      	ldr	r2, [r4, #32]
 800184c:	69e3      	ldr	r3, [r4, #28]
 800184e:	4313      	orrs	r3, r2
 8001850:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001852:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001856:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001858:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800185c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185e:	4c0d      	ldr	r4, [pc, #52]	; (8001894 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001860:	0852      	lsrs	r2, r2, #1
 8001862:	3a01      	subs	r2, #1
 8001864:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001868:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800186a:	2301      	movs	r3, #1
 800186c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800186e:	f7ff fbb9 	bl	8000fe4 <HAL_GetTick>
 8001872:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	019a      	lsls	r2, r3, #6
 8001878:	f53f aebc 	bmi.w	80015f4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800187c:	f7ff fbb2 	bl	8000fe4 <HAL_GetTick>
 8001880:	1b40      	subs	r0, r0, r5
 8001882:	2802      	cmp	r0, #2
 8001884:	d9f6      	bls.n	8001874 <HAL_RCC_OscConfig+0x2b4>
 8001886:	e6e2      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001888:	f7ff fbac 	bl	8000fe4 <HAL_GetTick>
 800188c:	1bc0      	subs	r0, r0, r7
 800188e:	2802      	cmp	r0, #2
 8001890:	d9d8      	bls.n	8001844 <HAL_RCC_OscConfig+0x284>
 8001892:	e6dc      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
 8001894:	40023800 	.word	0x40023800
 8001898:	42470000 	.word	0x42470000
 800189c:	42470e80 	.word	0x42470e80
 80018a0:	40007000 	.word	0x40007000
 80018a4:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 80018a8:	f7ff fb9c 	bl	8000fe4 <HAL_GetTick>
 80018ac:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ae:	682b      	ldr	r3, [r5, #0]
 80018b0:	019b      	lsls	r3, r3, #6
 80018b2:	f57f ae9f 	bpl.w	80015f4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018b6:	f7ff fb95 	bl	8000fe4 <HAL_GetTick>
 80018ba:	1b00      	subs	r0, r0, r4
 80018bc:	2802      	cmp	r0, #2
 80018be:	d9f6      	bls.n	80018ae <HAL_RCC_OscConfig+0x2ee>
 80018c0:	e6c5      	b.n	800164e <HAL_RCC_OscConfig+0x8e>
 80018c2:	bf00      	nop

080018c4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018c4:	4913      	ldr	r1, [pc, #76]	; (8001914 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80018c6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018c8:	688b      	ldr	r3, [r1, #8]
 80018ca:	f003 030c 	and.w	r3, r3, #12
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d003      	beq.n	80018da <HAL_RCC_GetSysClockFreq+0x16>
 80018d2:	2b08      	cmp	r3, #8
 80018d4:	d003      	beq.n	80018de <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018d6:	4810      	ldr	r0, [pc, #64]	; (8001918 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80018d8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80018da:	4810      	ldr	r0, [pc, #64]	; (800191c <HAL_RCC_GetSysClockFreq+0x58>)
 80018dc:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018de:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018e0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018e2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018e4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018e8:	bf14      	ite	ne
 80018ea:	480c      	ldrne	r0, [pc, #48]	; (800191c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ec:	480a      	ldreq	r0, [pc, #40]	; (8001918 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ee:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80018f2:	bf18      	it	ne
 80018f4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018f6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018fa:	fba1 0100 	umull	r0, r1, r1, r0
 80018fe:	f7ff f99f 	bl	8000c40 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001902:	4b04      	ldr	r3, [pc, #16]	; (8001914 <HAL_RCC_GetSysClockFreq+0x50>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800190a:	3301      	adds	r3, #1
 800190c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800190e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001912:	bd08      	pop	{r3, pc}
 8001914:	40023800 	.word	0x40023800
 8001918:	00f42400 	.word	0x00f42400
 800191c:	017d7840 	.word	0x017d7840

08001920 <HAL_RCC_ClockConfig>:
{
 8001920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001924:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001926:	4604      	mov	r4, r0
 8001928:	b910      	cbnz	r0, 8001930 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800192a:	2001      	movs	r0, #1
 800192c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001930:	4b44      	ldr	r3, [pc, #272]	; (8001a44 <HAL_RCC_ClockConfig+0x124>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	f002 020f 	and.w	r2, r2, #15
 8001938:	428a      	cmp	r2, r1
 800193a:	d328      	bcc.n	800198e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800193c:	6821      	ldr	r1, [r4, #0]
 800193e:	078f      	lsls	r7, r1, #30
 8001940:	d42d      	bmi.n	800199e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001942:	07c8      	lsls	r0, r1, #31
 8001944:	d440      	bmi.n	80019c8 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001946:	4b3f      	ldr	r3, [pc, #252]	; (8001a44 <HAL_RCC_ClockConfig+0x124>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	f002 020f 	and.w	r2, r2, #15
 800194e:	4295      	cmp	r5, r2
 8001950:	d366      	bcc.n	8001a20 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001952:	6822      	ldr	r2, [r4, #0]
 8001954:	0751      	lsls	r1, r2, #29
 8001956:	d46c      	bmi.n	8001a32 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001958:	0713      	lsls	r3, r2, #28
 800195a:	d507      	bpl.n	800196c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800195c:	4a3a      	ldr	r2, [pc, #232]	; (8001a48 <HAL_RCC_ClockConfig+0x128>)
 800195e:	6921      	ldr	r1, [r4, #16]
 8001960:	6893      	ldr	r3, [r2, #8]
 8001962:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001966:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800196a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800196c:	f7ff ffaa 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 8001970:	4b35      	ldr	r3, [pc, #212]	; (8001a48 <HAL_RCC_ClockConfig+0x128>)
 8001972:	4a36      	ldr	r2, [pc, #216]	; (8001a4c <HAL_RCC_ClockConfig+0x12c>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800197a:	5cd3      	ldrb	r3, [r2, r3]
 800197c:	40d8      	lsrs	r0, r3
 800197e:	4b34      	ldr	r3, [pc, #208]	; (8001a50 <HAL_RCC_ClockConfig+0x130>)
 8001980:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001982:	2000      	movs	r0, #0
 8001984:	f7ff fae4 	bl	8000f50 <HAL_InitTick>
  return HAL_OK;
 8001988:	2000      	movs	r0, #0
 800198a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198e:	b2ca      	uxtb	r2, r1
 8001990:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 030f 	and.w	r3, r3, #15
 8001998:	4299      	cmp	r1, r3
 800199a:	d1c6      	bne.n	800192a <HAL_RCC_ClockConfig+0xa>
 800199c:	e7ce      	b.n	800193c <HAL_RCC_ClockConfig+0x1c>
 800199e:	4b2a      	ldr	r3, [pc, #168]	; (8001a48 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019a4:	bf1e      	ittt	ne
 80019a6:	689a      	ldrne	r2, [r3, #8]
 80019a8:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80019ac:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ae:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019b0:	bf42      	ittt	mi
 80019b2:	689a      	ldrmi	r2, [r3, #8]
 80019b4:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80019b8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	68a0      	ldr	r0, [r4, #8]
 80019be:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80019c2:	4302      	orrs	r2, r0
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	e7bc      	b.n	8001942 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019c8:	6862      	ldr	r2, [r4, #4]
 80019ca:	4b1f      	ldr	r3, [pc, #124]	; (8001a48 <HAL_RCC_ClockConfig+0x128>)
 80019cc:	2a01      	cmp	r2, #1
 80019ce:	d11d      	bne.n	8001a0c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019d6:	d0a8      	beq.n	800192a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019d8:	4e1b      	ldr	r6, [pc, #108]	; (8001a48 <HAL_RCC_ClockConfig+0x128>)
 80019da:	68b3      	ldr	r3, [r6, #8]
 80019dc:	f023 0303 	bic.w	r3, r3, #3
 80019e0:	4313      	orrs	r3, r2
 80019e2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80019e4:	f7ff fafe 	bl	8000fe4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80019ec:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ee:	68b3      	ldr	r3, [r6, #8]
 80019f0:	6862      	ldr	r2, [r4, #4]
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80019fa:	d0a4      	beq.n	8001946 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019fc:	f7ff faf2 	bl	8000fe4 <HAL_GetTick>
 8001a00:	1bc0      	subs	r0, r0, r7
 8001a02:	4540      	cmp	r0, r8
 8001a04:	d9f3      	bls.n	80019ee <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001a06:	2003      	movs	r0, #3
}
 8001a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a0c:	1e91      	subs	r1, r2, #2
 8001a0e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a10:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a12:	d802      	bhi.n	8001a1a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a14:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a18:	e7dd      	b.n	80019d6 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1a:	f013 0f02 	tst.w	r3, #2
 8001a1e:	e7da      	b.n	80019d6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a20:	b2ea      	uxtb	r2, r5
 8001a22:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	429d      	cmp	r5, r3
 8001a2c:	f47f af7d 	bne.w	800192a <HAL_RCC_ClockConfig+0xa>
 8001a30:	e78f      	b.n	8001952 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a32:	4905      	ldr	r1, [pc, #20]	; (8001a48 <HAL_RCC_ClockConfig+0x128>)
 8001a34:	68e0      	ldr	r0, [r4, #12]
 8001a36:	688b      	ldr	r3, [r1, #8]
 8001a38:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001a3c:	4303      	orrs	r3, r0
 8001a3e:	608b      	str	r3, [r1, #8]
 8001a40:	e78a      	b.n	8001958 <HAL_RCC_ClockConfig+0x38>
 8001a42:	bf00      	nop
 8001a44:	40023c00 	.word	0x40023c00
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	080067ec 	.word	0x080067ec
 8001a50:	2000000c 	.word	0x2000000c

08001a54 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a54:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a56:	4a05      	ldr	r2, [pc, #20]	; (8001a6c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001a5e:	5cd3      	ldrb	r3, [r2, r3]
 8001a60:	4a03      	ldr	r2, [pc, #12]	; (8001a70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a62:	6810      	ldr	r0, [r2, #0]
}
 8001a64:	40d8      	lsrs	r0, r3
 8001a66:	4770      	bx	lr
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	080067fc 	.word	0x080067fc
 8001a70:	2000000c 	.word	0x2000000c

08001a74 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a74:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a76:	4a05      	ldr	r2, [pc, #20]	; (8001a8c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001a7e:	5cd3      	ldrb	r3, [r2, r3]
 8001a80:	4a03      	ldr	r2, [pc, #12]	; (8001a90 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a82:	6810      	ldr	r0, [r2, #0]
}
 8001a84:	40d8      	lsrs	r0, r3
 8001a86:	4770      	bx	lr
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	080067fc 	.word	0x080067fc
 8001a90:	2000000c 	.word	0x2000000c

08001a94 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a94:	6803      	ldr	r3, [r0, #0]
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	f042 0201 	orr.w	r2, r2, #1
 8001a9c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001aa4:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8001aa6:	bf1e      	ittt	ne
 8001aa8:	681a      	ldrne	r2, [r3, #0]
 8001aaa:	f042 0201 	orrne.w	r2, r2, #1
 8001aae:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	4770      	bx	lr

08001ab4 <HAL_TIM_OC_DelayElapsedCallback>:
 8001ab4:	4770      	bx	lr

08001ab6 <HAL_TIM_IC_CaptureCallback>:
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001ab8:	4770      	bx	lr

08001aba <HAL_TIM_TriggerCallback>:
 8001aba:	4770      	bx	lr

08001abc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001abc:	6803      	ldr	r3, [r0, #0]
 8001abe:	691a      	ldr	r2, [r3, #16]
 8001ac0:	0791      	lsls	r1, r2, #30
{
 8001ac2:	b510      	push	{r4, lr}
 8001ac4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ac6:	d50e      	bpl.n	8001ae6 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	0792      	lsls	r2, r2, #30
 8001acc:	d50b      	bpl.n	8001ae6 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ace:	f06f 0202 	mvn.w	r2, #2
 8001ad2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ad4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ad6:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ad8:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ada:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001adc:	d077      	beq.n	8001bce <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ade:	f7ff ffea 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ae6:	6823      	ldr	r3, [r4, #0]
 8001ae8:	691a      	ldr	r2, [r3, #16]
 8001aea:	0750      	lsls	r0, r2, #29
 8001aec:	d510      	bpl.n	8001b10 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001aee:	68da      	ldr	r2, [r3, #12]
 8001af0:	0751      	lsls	r1, r2, #29
 8001af2:	d50d      	bpl.n	8001b10 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001af4:	f06f 0204 	mvn.w	r2, #4
 8001af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001afa:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001afc:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001afe:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b02:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b04:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b06:	d068      	beq.n	8001bda <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b08:	f7ff ffd5 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b10:	6823      	ldr	r3, [r4, #0]
 8001b12:	691a      	ldr	r2, [r3, #16]
 8001b14:	0712      	lsls	r2, r2, #28
 8001b16:	d50f      	bpl.n	8001b38 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	0710      	lsls	r0, r2, #28
 8001b1c:	d50c      	bpl.n	8001b38 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b1e:	f06f 0208 	mvn.w	r2, #8
 8001b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b24:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b26:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b28:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b2a:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b2c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b2e:	d05a      	beq.n	8001be6 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b30:	f7ff ffc1 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b34:	2300      	movs	r3, #0
 8001b36:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	691a      	ldr	r2, [r3, #16]
 8001b3c:	06d2      	lsls	r2, r2, #27
 8001b3e:	d510      	bpl.n	8001b62 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b40:	68da      	ldr	r2, [r3, #12]
 8001b42:	06d0      	lsls	r0, r2, #27
 8001b44:	d50d      	bpl.n	8001b62 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b46:	f06f 0210 	mvn.w	r2, #16
 8001b4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b4c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b4e:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b50:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b54:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b56:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b58:	d04b      	beq.n	8001bf2 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b5a:	f7ff ffac 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	691a      	ldr	r2, [r3, #16]
 8001b66:	07d1      	lsls	r1, r2, #31
 8001b68:	d508      	bpl.n	8001b7c <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001b6a:	68da      	ldr	r2, [r3, #12]
 8001b6c:	07d2      	lsls	r2, r2, #31
 8001b6e:	d505      	bpl.n	8001b7c <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b70:	f06f 0201 	mvn.w	r2, #1
 8001b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b76:	4620      	mov	r0, r4
 8001b78:	f000 fcf2 	bl	8002560 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b7c:	6823      	ldr	r3, [r4, #0]
 8001b7e:	691a      	ldr	r2, [r3, #16]
 8001b80:	0610      	lsls	r0, r2, #24
 8001b82:	d508      	bpl.n	8001b96 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b84:	68da      	ldr	r2, [r3, #12]
 8001b86:	0611      	lsls	r1, r2, #24
 8001b88:	d505      	bpl.n	8001b96 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b90:	4620      	mov	r0, r4
 8001b92:	f000 f8d4 	bl	8001d3e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b96:	6823      	ldr	r3, [r4, #0]
 8001b98:	691a      	ldr	r2, [r3, #16]
 8001b9a:	0652      	lsls	r2, r2, #25
 8001b9c:	d508      	bpl.n	8001bb0 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	0650      	lsls	r0, r2, #25
 8001ba2:	d505      	bpl.n	8001bb0 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ba4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001baa:	4620      	mov	r0, r4
 8001bac:	f7ff ff85 	bl	8001aba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001bb0:	6823      	ldr	r3, [r4, #0]
 8001bb2:	691a      	ldr	r2, [r3, #16]
 8001bb4:	0691      	lsls	r1, r2, #26
 8001bb6:	d522      	bpl.n	8001bfe <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001bb8:	68da      	ldr	r2, [r3, #12]
 8001bba:	0692      	lsls	r2, r2, #26
 8001bbc:	d51f      	bpl.n	8001bfe <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001bbe:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001bc2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001bc4:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001bca:	f000 b8b7 	b.w	8001d3c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bce:	f7ff ff71 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd2:	4620      	mov	r0, r4
 8001bd4:	f7ff ff70 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001bd8:	e783      	b.n	8001ae2 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bda:	f7ff ff6b 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bde:	4620      	mov	r0, r4
 8001be0:	f7ff ff6a 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001be4:	e792      	b.n	8001b0c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001be6:	f7ff ff65 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bea:	4620      	mov	r0, r4
 8001bec:	f7ff ff64 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001bf0:	e7a0      	b.n	8001b34 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bf2:	f7ff ff5f 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bf6:	4620      	mov	r0, r4
 8001bf8:	f7ff ff5e 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001bfc:	e7af      	b.n	8001b5e <HAL_TIM_IRQHandler+0xa2>
 8001bfe:	bd10      	pop	{r4, pc}

08001c00 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c00:	4a30      	ldr	r2, [pc, #192]	; (8001cc4 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001c02:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c04:	4290      	cmp	r0, r2
 8001c06:	d012      	beq.n	8001c2e <TIM_Base_SetConfig+0x2e>
 8001c08:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001c0c:	d00f      	beq.n	8001c2e <TIM_Base_SetConfig+0x2e>
 8001c0e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001c12:	4290      	cmp	r0, r2
 8001c14:	d00b      	beq.n	8001c2e <TIM_Base_SetConfig+0x2e>
 8001c16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c1a:	4290      	cmp	r0, r2
 8001c1c:	d007      	beq.n	8001c2e <TIM_Base_SetConfig+0x2e>
 8001c1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c22:	4290      	cmp	r0, r2
 8001c24:	d003      	beq.n	8001c2e <TIM_Base_SetConfig+0x2e>
 8001c26:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001c2a:	4290      	cmp	r0, r2
 8001c2c:	d119      	bne.n	8001c62 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001c2e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001c34:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c36:	4a23      	ldr	r2, [pc, #140]	; (8001cc4 <TIM_Base_SetConfig+0xc4>)
 8001c38:	4290      	cmp	r0, r2
 8001c3a:	d029      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c3c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001c40:	d026      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c42:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001c46:	4290      	cmp	r0, r2
 8001c48:	d022      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c4e:	4290      	cmp	r0, r2
 8001c50:	d01e      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c56:	4290      	cmp	r0, r2
 8001c58:	d01a      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c5a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001c5e:	4290      	cmp	r0, r2
 8001c60:	d016      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c62:	4a19      	ldr	r2, [pc, #100]	; (8001cc8 <TIM_Base_SetConfig+0xc8>)
 8001c64:	4290      	cmp	r0, r2
 8001c66:	d013      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c6c:	4290      	cmp	r0, r2
 8001c6e:	d00f      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c74:	4290      	cmp	r0, r2
 8001c76:	d00b      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c78:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001c7c:	4290      	cmp	r0, r2
 8001c7e:	d007      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c84:	4290      	cmp	r0, r2
 8001c86:	d003      	beq.n	8001c90 <TIM_Base_SetConfig+0x90>
 8001c88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c8c:	4290      	cmp	r0, r2
 8001c8e:	d103      	bne.n	8001c98 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c90:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c96:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c98:	694a      	ldr	r2, [r1, #20]
 8001c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c9e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001ca0:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ca2:	688b      	ldr	r3, [r1, #8]
 8001ca4:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ca6:	680b      	ldr	r3, [r1, #0]
 8001ca8:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001caa:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <TIM_Base_SetConfig+0xc4>)
 8001cac:	4298      	cmp	r0, r3
 8001cae:	d003      	beq.n	8001cb8 <TIM_Base_SetConfig+0xb8>
 8001cb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001cb4:	4298      	cmp	r0, r3
 8001cb6:	d101      	bne.n	8001cbc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cb8:	690b      	ldr	r3, [r1, #16]
 8001cba:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	6143      	str	r3, [r0, #20]
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	40010000 	.word	0x40010000
 8001cc8:	40014000 	.word	0x40014000

08001ccc <HAL_TIM_Base_Init>:
{
 8001ccc:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001cce:	4604      	mov	r4, r0
 8001cd0:	b1a0      	cbz	r0, 8001cfc <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001cd2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001cd6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cda:	b91b      	cbnz	r3, 8001ce4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001cdc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001ce0:	f000 fedc 	bl	8002a9c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cea:	6820      	ldr	r0, [r4, #0]
 8001cec:	1d21      	adds	r1, r4, #4
 8001cee:	f7ff ff87 	bl	8001c00 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cfc:	2001      	movs	r0, #1
}
 8001cfe:	bd10      	pop	{r4, pc}

08001d00 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d00:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001d04:	2b01      	cmp	r3, #1
{
 8001d06:	b530      	push	{r4, r5, lr}
 8001d08:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001d0c:	d014      	beq.n	8001d38 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d0e:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001d10:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001d14:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d16:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d18:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d1a:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d1c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001d20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d24:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d26:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d28:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001d2a:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d32:	2300      	movs	r3, #0
 8001d34:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001d38:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001d3a:	bd30      	pop	{r4, r5, pc}

08001d3c <HAL_TIMEx_CommutCallback>:
 8001d3c:	4770      	bx	lr

08001d3e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d3e:	4770      	bx	lr

08001d40 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d40:	6803      	ldr	r3, [r0, #0]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001d48:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d4a:	695a      	ldr	r2, [r3, #20]
 8001d4c:	f022 0201 	bic.w	r2, r2, #1
 8001d50:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001d52:	2320      	movs	r3, #32
 8001d54:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001d58:	4770      	bx	lr
	...

08001d5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d60:	6806      	ldr	r6, [r0, #0]
 8001d62:	68c2      	ldr	r2, [r0, #12]
 8001d64:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d66:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d68:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	6133      	str	r3, [r6, #16]
{
 8001d70:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d72:	6883      	ldr	r3, [r0, #8]
 8001d74:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001d76:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d78:	4303      	orrs	r3, r0
 8001d7a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001d7c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d80:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8001d82:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d86:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d8c:	6973      	ldr	r3, [r6, #20]
 8001d8e:	69a2      	ldr	r2, [r4, #24]
 8001d90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d94:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d96:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d9a:	6173      	str	r3, [r6, #20]
 8001d9c:	4b7a      	ldr	r3, [pc, #488]	; (8001f88 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d9e:	d17c      	bne.n	8001e9a <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001da0:	429e      	cmp	r6, r3
 8001da2:	d003      	beq.n	8001dac <UART_SetConfig+0x50>
 8001da4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001da8:	429e      	cmp	r6, r3
 8001daa:	d144      	bne.n	8001e36 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001dac:	f7ff fe62 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001db0:	2519      	movs	r5, #25
 8001db2:	fb05 f300 	mul.w	r3, r5, r0
 8001db6:	6860      	ldr	r0, [r4, #4]
 8001db8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001dbc:	0040      	lsls	r0, r0, #1
 8001dbe:	fbb3 f3f0 	udiv	r3, r3, r0
 8001dc2:	fbb3 f3f9 	udiv	r3, r3, r9
 8001dc6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001dca:	f7ff fe53 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001dce:	6863      	ldr	r3, [r4, #4]
 8001dd0:	4368      	muls	r0, r5
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	fbb0 f7f3 	udiv	r7, r0, r3
 8001dd8:	f7ff fe4c 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001ddc:	6863      	ldr	r3, [r4, #4]
 8001dde:	4368      	muls	r0, r5
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001de6:	fbb3 f3f9 	udiv	r3, r3, r9
 8001dea:	fb09 7313 	mls	r3, r9, r3, r7
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	3332      	adds	r3, #50	; 0x32
 8001df2:	fbb3 f3f9 	udiv	r3, r3, r9
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001dfc:	f7ff fe3a 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001e00:	6862      	ldr	r2, [r4, #4]
 8001e02:	4368      	muls	r0, r5
 8001e04:	0052      	lsls	r2, r2, #1
 8001e06:	fbb0 faf2 	udiv	sl, r0, r2
 8001e0a:	f7ff fe33 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001e0e:	6863      	ldr	r3, [r4, #4]
 8001e10:	4368      	muls	r0, r5
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e18:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e1c:	fb09 a313 	mls	r3, r9, r3, sl
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	3332      	adds	r3, #50	; 0x32
 8001e24:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001e2e:	443b      	add	r3, r7
 8001e30:	60b3      	str	r3, [r6, #8]
 8001e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001e36:	f7ff fe0d 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001e3a:	2519      	movs	r5, #25
 8001e3c:	fb05 f300 	mul.w	r3, r5, r0
 8001e40:	6860      	ldr	r0, [r4, #4]
 8001e42:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001e46:	0040      	lsls	r0, r0, #1
 8001e48:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e4c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e50:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001e54:	f7ff fdfe 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001e58:	6863      	ldr	r3, [r4, #4]
 8001e5a:	4368      	muls	r0, r5
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	fbb0 f7f3 	udiv	r7, r0, r3
 8001e62:	f7ff fdf7 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001e66:	6863      	ldr	r3, [r4, #4]
 8001e68:	4368      	muls	r0, r5
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e70:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e74:	fb09 7313 	mls	r3, r9, r3, r7
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	3332      	adds	r3, #50	; 0x32
 8001e7c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001e86:	f7ff fde5 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001e8a:	6862      	ldr	r2, [r4, #4]
 8001e8c:	4368      	muls	r0, r5
 8001e8e:	0052      	lsls	r2, r2, #1
 8001e90:	fbb0 faf2 	udiv	sl, r0, r2
 8001e94:	f7ff fdde 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001e98:	e7b9      	b.n	8001e0e <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e9a:	429e      	cmp	r6, r3
 8001e9c:	d002      	beq.n	8001ea4 <UART_SetConfig+0x148>
 8001e9e:	4b3b      	ldr	r3, [pc, #236]	; (8001f8c <UART_SetConfig+0x230>)
 8001ea0:	429e      	cmp	r6, r3
 8001ea2:	d140      	bne.n	8001f26 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001ea4:	f7ff fde6 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001ea8:	6867      	ldr	r7, [r4, #4]
 8001eaa:	2519      	movs	r5, #25
 8001eac:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001eb0:	fb05 f300 	mul.w	r3, r5, r0
 8001eb4:	00bf      	lsls	r7, r7, #2
 8001eb6:	fbb3 f3f7 	udiv	r3, r3, r7
 8001eba:	fbb3 f3f9 	udiv	r3, r3, r9
 8001ebe:	011f      	lsls	r7, r3, #4
 8001ec0:	f7ff fdd8 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001ec4:	6863      	ldr	r3, [r4, #4]
 8001ec6:	4368      	muls	r0, r5
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	fbb0 f8f3 	udiv	r8, r0, r3
 8001ece:	f7ff fdd1 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001ed2:	6863      	ldr	r3, [r4, #4]
 8001ed4:	4368      	muls	r0, r5
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001edc:	fbb3 f3f9 	udiv	r3, r3, r9
 8001ee0:	fb09 8313 	mls	r3, r9, r3, r8
 8001ee4:	011b      	lsls	r3, r3, #4
 8001ee6:	3332      	adds	r3, #50	; 0x32
 8001ee8:	fbb3 f3f9 	udiv	r3, r3, r9
 8001eec:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001ef0:	f7ff fdc0 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
 8001ef4:	6862      	ldr	r2, [r4, #4]
 8001ef6:	4368      	muls	r0, r5
 8001ef8:	0092      	lsls	r2, r2, #2
 8001efa:	fbb0 faf2 	udiv	sl, r0, r2
 8001efe:	f7ff fdb9 	bl	8001a74 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001f02:	6863      	ldr	r3, [r4, #4]
 8001f04:	4368      	muls	r0, r5
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f0c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001f10:	fb09 a313 	mls	r3, r9, r3, sl
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	3332      	adds	r3, #50	; 0x32
 8001f18:	fbb3 f3f9 	udiv	r3, r3, r9
 8001f1c:	f003 030f 	and.w	r3, r3, #15
 8001f20:	ea43 0308 	orr.w	r3, r3, r8
 8001f24:	e783      	b.n	8001e2e <UART_SetConfig+0xd2>
 8001f26:	f7ff fd95 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001f2a:	6867      	ldr	r7, [r4, #4]
 8001f2c:	2519      	movs	r5, #25
 8001f2e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001f32:	fb05 f300 	mul.w	r3, r5, r0
 8001f36:	00bf      	lsls	r7, r7, #2
 8001f38:	fbb3 f3f7 	udiv	r3, r3, r7
 8001f3c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001f40:	011f      	lsls	r7, r3, #4
 8001f42:	f7ff fd87 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001f46:	6863      	ldr	r3, [r4, #4]
 8001f48:	4368      	muls	r0, r5
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	fbb0 f8f3 	udiv	r8, r0, r3
 8001f50:	f7ff fd80 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001f54:	6863      	ldr	r3, [r4, #4]
 8001f56:	4368      	muls	r0, r5
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f5e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001f62:	fb09 8313 	mls	r3, r9, r3, r8
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	3332      	adds	r3, #50	; 0x32
 8001f6a:	fbb3 f3f9 	udiv	r3, r3, r9
 8001f6e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001f72:	f7ff fd6f 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001f76:	6862      	ldr	r2, [r4, #4]
 8001f78:	4368      	muls	r0, r5
 8001f7a:	0092      	lsls	r2, r2, #2
 8001f7c:	fbb0 faf2 	udiv	sl, r0, r2
 8001f80:	f7ff fd68 	bl	8001a54 <HAL_RCC_GetPCLK1Freq>
 8001f84:	e7bd      	b.n	8001f02 <UART_SetConfig+0x1a6>
 8001f86:	bf00      	nop
 8001f88:	40011000 	.word	0x40011000
 8001f8c:	40011400 	.word	0x40011400

08001f90 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f92:	4604      	mov	r4, r0
 8001f94:	460e      	mov	r6, r1
 8001f96:	4617      	mov	r7, r2
 8001f98:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f9a:	6821      	ldr	r1, [r4, #0]
 8001f9c:	680b      	ldr	r3, [r1, #0]
 8001f9e:	ea36 0303 	bics.w	r3, r6, r3
 8001fa2:	d101      	bne.n	8001fa8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001fa4:	2000      	movs	r0, #0
}
 8001fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001fa8:	1c6b      	adds	r3, r5, #1
 8001faa:	d0f7      	beq.n	8001f9c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001fac:	b995      	cbnz	r5, 8001fd4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fae:	6823      	ldr	r3, [r4, #0]
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001fb6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fb8:	695a      	ldr	r2, [r3, #20]
 8001fba:	f022 0201 	bic.w	r2, r2, #1
 8001fbe:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001fc0:	2320      	movs	r3, #32
 8001fc2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001fc6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001fca:	2300      	movs	r3, #0
 8001fcc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001fd0:	2003      	movs	r0, #3
 8001fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001fd4:	f7ff f806 	bl	8000fe4 <HAL_GetTick>
 8001fd8:	1bc0      	subs	r0, r0, r7
 8001fda:	4285      	cmp	r5, r0
 8001fdc:	d2dd      	bcs.n	8001f9a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001fde:	e7e6      	b.n	8001fae <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001fe0 <HAL_UART_Init>:
{
 8001fe0:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	b340      	cbz	r0, 8002038 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001fe6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001fea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fee:	b91b      	cbnz	r3, 8001ff8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001ff0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001ff4:	f000 fdc0 	bl	8002b78 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001ff8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ffa:	2324      	movs	r3, #36	; 0x24
 8001ffc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002000:	68d3      	ldr	r3, [r2, #12]
 8002002:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002006:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002008:	4620      	mov	r0, r4
 800200a:	f7ff fea7 	bl	8001d5c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800200e:	6823      	ldr	r3, [r4, #0]
 8002010:	691a      	ldr	r2, [r3, #16]
 8002012:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002016:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002018:	695a      	ldr	r2, [r3, #20]
 800201a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800201e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002020:	68da      	ldr	r2, [r3, #12]
 8002022:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002026:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002028:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800202a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800202c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800202e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002032:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002036:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002038:	2001      	movs	r0, #1
}
 800203a:	bd10      	pop	{r4, pc}

0800203c <HAL_UART_Transmit>:
{
 800203c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002040:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002042:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002046:	2b20      	cmp	r3, #32
{
 8002048:	4604      	mov	r4, r0
 800204a:	460d      	mov	r5, r1
 800204c:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800204e:	d14f      	bne.n	80020f0 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8002050:	2900      	cmp	r1, #0
 8002052:	d04a      	beq.n	80020ea <HAL_UART_Transmit+0xae>
 8002054:	2a00      	cmp	r2, #0
 8002056:	d048      	beq.n	80020ea <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8002058:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800205c:	2b01      	cmp	r3, #1
 800205e:	d047      	beq.n	80020f0 <HAL_UART_Transmit+0xb4>
 8002060:	2301      	movs	r3, #1
 8002062:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002066:	2300      	movs	r3, #0
 8002068:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800206a:	2321      	movs	r3, #33	; 0x21
 800206c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002070:	f7fe ffb8 	bl	8000fe4 <HAL_GetTick>
    huart->TxXferSize = Size;
 8002074:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8002078:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800207a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800207e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002080:	b29b      	uxth	r3, r3
 8002082:	b96b      	cbnz	r3, 80020a0 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002084:	463b      	mov	r3, r7
 8002086:	4632      	mov	r2, r6
 8002088:	2140      	movs	r1, #64	; 0x40
 800208a:	4620      	mov	r0, r4
 800208c:	f7ff ff80 	bl	8001f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002090:	b9b0      	cbnz	r0, 80020c0 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8002092:	2320      	movs	r3, #32
 8002094:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002098:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 800209c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80020a0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80020a2:	3b01      	subs	r3, #1
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020a8:	68a3      	ldr	r3, [r4, #8]
 80020aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020ae:	4632      	mov	r2, r6
 80020b0:	463b      	mov	r3, r7
 80020b2:	f04f 0180 	mov.w	r1, #128	; 0x80
 80020b6:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020b8:	d10e      	bne.n	80020d8 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020ba:	f7ff ff69 	bl	8001f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80020be:	b110      	cbz	r0, 80020c6 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80020c0:	2003      	movs	r0, #3
 80020c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80020c6:	882b      	ldrh	r3, [r5, #0]
 80020c8:	6822      	ldr	r2, [r4, #0]
 80020ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020ce:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80020d0:	6923      	ldr	r3, [r4, #16]
 80020d2:	b943      	cbnz	r3, 80020e6 <HAL_UART_Transmit+0xaa>
          pData += 2U;
 80020d4:	3502      	adds	r5, #2
 80020d6:	e7d2      	b.n	800207e <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020d8:	f7ff ff5a 	bl	8001f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80020dc:	2800      	cmp	r0, #0
 80020de:	d1ef      	bne.n	80020c0 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80020e0:	6823      	ldr	r3, [r4, #0]
 80020e2:	782a      	ldrb	r2, [r5, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	3501      	adds	r5, #1
 80020e8:	e7c9      	b.n	800207e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80020ea:	2001      	movs	r0, #1
 80020ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80020f0:	2002      	movs	r0, #2
}
 80020f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080020f8 <HAL_UART_Receive_DMA>:
{
 80020f8:	4613      	mov	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 80020fa:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 80020fe:	2a20      	cmp	r2, #32
{
 8002100:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002102:	4605      	mov	r5, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8002104:	d138      	bne.n	8002178 <HAL_UART_Receive_DMA+0x80>
    if ((pData == NULL) || (Size == 0U))
 8002106:	2900      	cmp	r1, #0
 8002108:	d034      	beq.n	8002174 <HAL_UART_Receive_DMA+0x7c>
 800210a:	2b00      	cmp	r3, #0
 800210c:	d032      	beq.n	8002174 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 800210e:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8002112:	2a01      	cmp	r2, #1
 8002114:	d030      	beq.n	8002178 <HAL_UART_Receive_DMA+0x80>
 8002116:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002118:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 800211a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800211e:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002120:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->pRxBuffPtr = pData;
 8002122:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8002124:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002126:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800212a:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800212c:	4a13      	ldr	r2, [pc, #76]	; (800217c <HAL_UART_Receive_DMA+0x84>)
 800212e:	63c2      	str	r2, [r0, #60]	; 0x3c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002130:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002132:	4a13      	ldr	r2, [pc, #76]	; (8002180 <HAL_UART_Receive_DMA+0x88>)
 8002134:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002136:	4a13      	ldr	r2, [pc, #76]	; (8002184 <HAL_UART_Receive_DMA+0x8c>)
 8002138:	64c2      	str	r2, [r0, #76]	; 0x4c
    huart->hdmarx->XferAbortCallback = NULL;
 800213a:	6504      	str	r4, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800213c:	460a      	mov	r2, r1
 800213e:	1d31      	adds	r1, r6, #4
 8002140:	f7ff f854 	bl	80011ec <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002144:	682b      	ldr	r3, [r5, #0]
 8002146:	9401      	str	r4, [sp, #4]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	9201      	str	r2, [sp, #4]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	9201      	str	r2, [sp, #4]
 8002150:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002152:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 8002154:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002158:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800215c:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800215e:	695a      	ldr	r2, [r3, #20]
 8002160:	f042 0201 	orr.w	r2, r2, #1
 8002164:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002166:	695a      	ldr	r2, [r3, #20]
 8002168:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800216c:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 800216e:	4620      	mov	r0, r4
}
 8002170:	b002      	add	sp, #8
 8002172:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002174:	2001      	movs	r0, #1
 8002176:	e7fb      	b.n	8002170 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8002178:	2002      	movs	r0, #2
 800217a:	e7f9      	b.n	8002170 <HAL_UART_Receive_DMA+0x78>
 800217c:	0800218d 	.word	0x0800218d
 8002180:	08002243 	.word	0x08002243
 8002184:	0800224f 	.word	0x0800224f

08002188 <HAL_UART_TxCpltCallback>:
 8002188:	4770      	bx	lr

0800218a <HAL_UART_RxCpltCallback>:
 800218a:	4770      	bx	lr

0800218c <UART_DMAReceiveCplt>:
{
 800218c:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800218e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002190:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002198:	d110      	bne.n	80021bc <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 800219a:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800219c:	6813      	ldr	r3, [r2, #0]
 800219e:	68d9      	ldr	r1, [r3, #12]
 80021a0:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80021a4:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021a6:	6959      	ldr	r1, [r3, #20]
 80021a8:	f021 0101 	bic.w	r1, r1, #1
 80021ac:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021ae:	6959      	ldr	r1, [r3, #20]
 80021b0:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80021b4:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 80021b6:	2320      	movs	r3, #32
 80021b8:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 80021bc:	4610      	mov	r0, r2
 80021be:	f7ff ffe4 	bl	800218a <HAL_UART_RxCpltCallback>
 80021c2:	bd08      	pop	{r3, pc}

080021c4 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80021c4:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80021c8:	2b22      	cmp	r3, #34	; 0x22
{
 80021ca:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80021cc:	d136      	bne.n	800223c <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80021ce:	6883      	ldr	r3, [r0, #8]
 80021d0:	6901      	ldr	r1, [r0, #16]
 80021d2:	6802      	ldr	r2, [r0, #0]
 80021d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80021da:	d123      	bne.n	8002224 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80021dc:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80021de:	b9e9      	cbnz	r1, 800221c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80021e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021e4:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80021e8:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80021ea:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80021ec:	3c01      	subs	r4, #1
 80021ee:	b2a4      	uxth	r4, r4
 80021f0:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80021f2:	b98c      	cbnz	r4, 8002218 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80021f4:	6803      	ldr	r3, [r0, #0]
 80021f6:	68da      	ldr	r2, [r3, #12]
 80021f8:	f022 0220 	bic.w	r2, r2, #32
 80021fc:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80021fe:	68da      	ldr	r2, [r3, #12]
 8002200:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002204:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002206:	695a      	ldr	r2, [r3, #20]
 8002208:	f022 0201 	bic.w	r2, r2, #1
 800220c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800220e:	2320      	movs	r3, #32
 8002210:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002214:	f7ff ffb9 	bl	800218a <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8002218:	2000      	movs	r0, #0
}
 800221a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800221c:	b2d2      	uxtb	r2, r2
 800221e:	f823 2b01 	strh.w	r2, [r3], #1
 8002222:	e7e1      	b.n	80021e8 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002224:	b921      	cbnz	r1, 8002230 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002226:	1c59      	adds	r1, r3, #1
 8002228:	6852      	ldr	r2, [r2, #4]
 800222a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800222c:	701a      	strb	r2, [r3, #0]
 800222e:	e7dc      	b.n	80021ea <UART_Receive_IT+0x26>
 8002230:	6852      	ldr	r2, [r2, #4]
 8002232:	1c59      	adds	r1, r3, #1
 8002234:	6281      	str	r1, [r0, #40]	; 0x28
 8002236:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800223a:	e7f7      	b.n	800222c <UART_Receive_IT+0x68>
    return HAL_BUSY;
 800223c:	2002      	movs	r0, #2
 800223e:	bd10      	pop	{r4, pc}

08002240 <HAL_UART_RxHalfCpltCallback>:
 8002240:	4770      	bx	lr

08002242 <UART_DMARxHalfCplt>:
{
 8002242:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8002244:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002246:	f7ff fffb 	bl	8002240 <HAL_UART_RxHalfCpltCallback>
 800224a:	bd08      	pop	{r3, pc}

0800224c <HAL_UART_ErrorCallback>:
 800224c:	4770      	bx	lr

0800224e <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800224e:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8002250:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002252:	680b      	ldr	r3, [r1, #0]
 8002254:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002256:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 800225a:	2821      	cmp	r0, #33	; 0x21
 800225c:	d10a      	bne.n	8002274 <UART_DMAError+0x26>
 800225e:	0612      	lsls	r2, r2, #24
 8002260:	d508      	bpl.n	8002274 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8002262:	2200      	movs	r2, #0
 8002264:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002266:	68da      	ldr	r2, [r3, #12]
 8002268:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800226c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800226e:	2220      	movs	r2, #32
 8002270:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002274:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002276:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 800227a:	2a22      	cmp	r2, #34	; 0x22
 800227c:	d106      	bne.n	800228c <UART_DMAError+0x3e>
 800227e:	065b      	lsls	r3, r3, #25
 8002280:	d504      	bpl.n	800228c <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8002282:	2300      	movs	r3, #0
 8002284:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002286:	4608      	mov	r0, r1
 8002288:	f7ff fd5a 	bl	8001d40 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800228c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800228e:	f043 0310 	orr.w	r3, r3, #16
 8002292:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002294:	4608      	mov	r0, r1
 8002296:	f7ff ffd9 	bl	800224c <HAL_UART_ErrorCallback>
 800229a:	bd08      	pop	{r3, pc}

0800229c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800229c:	6803      	ldr	r3, [r0, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80022a0:	68d9      	ldr	r1, [r3, #12]
{
 80022a2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80022a4:	0716      	lsls	r6, r2, #28
{
 80022a6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80022a8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80022aa:	d107      	bne.n	80022bc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022ac:	0696      	lsls	r6, r2, #26
 80022ae:	d55a      	bpl.n	8002366 <HAL_UART_IRQHandler+0xca>
 80022b0:	068d      	lsls	r5, r1, #26
 80022b2:	d558      	bpl.n	8002366 <HAL_UART_IRQHandler+0xca>
}
 80022b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80022b8:	f7ff bf84 	b.w	80021c4 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80022bc:	f015 0501 	ands.w	r5, r5, #1
 80022c0:	d102      	bne.n	80022c8 <HAL_UART_IRQHandler+0x2c>
 80022c2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80022c6:	d04e      	beq.n	8002366 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80022c8:	07d3      	lsls	r3, r2, #31
 80022ca:	d505      	bpl.n	80022d8 <HAL_UART_IRQHandler+0x3c>
 80022cc:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80022ce:	bf42      	ittt	mi
 80022d0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80022d2:	f043 0301 	orrmi.w	r3, r3, #1
 80022d6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80022d8:	0750      	lsls	r0, r2, #29
 80022da:	d504      	bpl.n	80022e6 <HAL_UART_IRQHandler+0x4a>
 80022dc:	b11d      	cbz	r5, 80022e6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80022de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022e0:	f043 0302 	orr.w	r3, r3, #2
 80022e4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80022e6:	0793      	lsls	r3, r2, #30
 80022e8:	d504      	bpl.n	80022f4 <HAL_UART_IRQHandler+0x58>
 80022ea:	b11d      	cbz	r5, 80022f4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80022ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022ee:	f043 0304 	orr.w	r3, r3, #4
 80022f2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80022f4:	0716      	lsls	r6, r2, #28
 80022f6:	d504      	bpl.n	8002302 <HAL_UART_IRQHandler+0x66>
 80022f8:	b11d      	cbz	r5, 8002302 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80022fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022fc:	f043 0308 	orr.w	r3, r3, #8
 8002300:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002302:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002304:	2b00      	cmp	r3, #0
 8002306:	d066      	beq.n	80023d6 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002308:	0695      	lsls	r5, r2, #26
 800230a:	d504      	bpl.n	8002316 <HAL_UART_IRQHandler+0x7a>
 800230c:	0688      	lsls	r0, r1, #26
 800230e:	d502      	bpl.n	8002316 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002310:	4620      	mov	r0, r4
 8002312:	f7ff ff57 	bl	80021c4 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800231a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800231c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800231e:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002320:	d402      	bmi.n	8002328 <HAL_UART_IRQHandler+0x8c>
 8002322:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002326:	d01a      	beq.n	800235e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002328:	f7ff fd0a 	bl	8001d40 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800232c:	6823      	ldr	r3, [r4, #0]
 800232e:	695a      	ldr	r2, [r3, #20]
 8002330:	0652      	lsls	r2, r2, #25
 8002332:	d510      	bpl.n	8002356 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002334:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002336:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800233c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800233e:	b150      	cbz	r0, 8002356 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002340:	4b25      	ldr	r3, [pc, #148]	; (80023d8 <HAL_UART_IRQHandler+0x13c>)
 8002342:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002344:	f7fe ff90 	bl	8001268 <HAL_DMA_Abort_IT>
 8002348:	2800      	cmp	r0, #0
 800234a:	d044      	beq.n	80023d6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800234c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800234e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002352:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002354:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002356:	4620      	mov	r0, r4
 8002358:	f7ff ff78 	bl	800224c <HAL_UART_ErrorCallback>
 800235c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800235e:	f7ff ff75 	bl	800224c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002362:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002364:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002366:	0616      	lsls	r6, r2, #24
 8002368:	d527      	bpl.n	80023ba <HAL_UART_IRQHandler+0x11e>
 800236a:	060d      	lsls	r5, r1, #24
 800236c:	d525      	bpl.n	80023ba <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800236e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002372:	2a21      	cmp	r2, #33	; 0x21
 8002374:	d12f      	bne.n	80023d6 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002376:	68a2      	ldr	r2, [r4, #8]
 8002378:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800237c:	6a22      	ldr	r2, [r4, #32]
 800237e:	d117      	bne.n	80023b0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002380:	8811      	ldrh	r1, [r2, #0]
 8002382:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002386:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002388:	6921      	ldr	r1, [r4, #16]
 800238a:	b979      	cbnz	r1, 80023ac <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800238c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800238e:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8002390:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002392:	3a01      	subs	r2, #1
 8002394:	b292      	uxth	r2, r2
 8002396:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002398:	b9ea      	cbnz	r2, 80023d6 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800239a:	68da      	ldr	r2, [r3, #12]
 800239c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023a0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023a8:	60da      	str	r2, [r3, #12]
 80023aa:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80023ac:	3201      	adds	r2, #1
 80023ae:	e7ee      	b.n	800238e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80023b0:	1c51      	adds	r1, r2, #1
 80023b2:	6221      	str	r1, [r4, #32]
 80023b4:	7812      	ldrb	r2, [r2, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	e7ea      	b.n	8002390 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80023ba:	0650      	lsls	r0, r2, #25
 80023bc:	d50b      	bpl.n	80023d6 <HAL_UART_IRQHandler+0x13a>
 80023be:	064a      	lsls	r2, r1, #25
 80023c0:	d509      	bpl.n	80023d6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023c8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80023ca:	2320      	movs	r3, #32
 80023cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80023d0:	4620      	mov	r0, r4
 80023d2:	f7ff fed9 	bl	8002188 <HAL_UART_TxCpltCallback>
 80023d6:	bd70      	pop	{r4, r5, r6, pc}
 80023d8:	080023dd 	.word	0x080023dd

080023dc <UART_DMAAbortOnError>:
{
 80023dc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023de:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80023e4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80023e6:	f7ff ff31 	bl	800224c <HAL_UART_ErrorCallback>
 80023ea:	bd08      	pop	{r3, pc}

080023ec <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80023ec:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023ee:	4b0b      	ldr	r3, [pc, #44]	; (800241c <MX_DMA_Init+0x30>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	9201      	str	r2, [sp, #4]
 80023f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023f6:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 80023fa:	6319      	str	r1, [r3, #48]	; 0x30
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002402:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002404:	4611      	mov	r1, r2
 8002406:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002408:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800240a:	f7fe fe03 	bl	8001014 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800240e:	2010      	movs	r0, #16
 8002410:	f7fe fe34 	bl	800107c <HAL_NVIC_EnableIRQ>

}
 8002414:	b003      	add	sp, #12
 8002416:	f85d fb04 	ldr.w	pc, [sp], #4
 800241a:	bf00      	nop
 800241c:	40023800 	.word	0x40023800

08002420 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002420:	b082      	sub	sp, #8

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002422:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <MX_GPIO_Init+0x34>)
 8002424:	2100      	movs	r1, #0
 8002426:	9100      	str	r1, [sp, #0]
 8002428:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800242a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800242e:	631a      	str	r2, [r3, #48]	; 0x30
 8002430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002432:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002436:	9200      	str	r2, [sp, #0]
 8002438:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800243a:	9101      	str	r1, [sp, #4]
 800243c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800243e:	f042 0201 	orr.w	r2, r2, #1
 8002442:	631a      	str	r2, [r3, #48]	; 0x30
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	9301      	str	r3, [sp, #4]
 800244c:	9b01      	ldr	r3, [sp, #4]

}
 800244e:	b002      	add	sp, #8
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	40023800 	.word	0x40023800

08002458 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int fd, char *str, int len)
{
 8002458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for(int i=0;i<len;i++)
	{
        //UART 4  
		HAL_UART_Transmit(&huart4, (uint8_t *)&str[i], 1, 0xFFFF);
 800245a:	4f08      	ldr	r7, [pc, #32]	; (800247c <_write+0x24>)
{
 800245c:	460e      	mov	r6, r1
 800245e:	4615      	mov	r5, r2
	for(int i=0;i<len;i++)
 8002460:	2400      	movs	r4, #0
 8002462:	42ac      	cmp	r4, r5
 8002464:	db01      	blt.n	800246a <_write+0x12>
	}
	return len;
}
 8002466:	4628      	mov	r0, r5
 8002468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_UART_Transmit(&huart4, (uint8_t *)&str[i], 1, 0xFFFF);
 800246a:	1931      	adds	r1, r6, r4
 800246c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002470:	2201      	movs	r2, #1
 8002472:	4638      	mov	r0, r7
 8002474:	f7ff fde2 	bl	800203c <HAL_UART_Transmit>
	for(int i=0;i<len;i++)
 8002478:	3401      	adds	r4, #1
 800247a:	e7f2      	b.n	8002462 <_write+0xa>
 800247c:	20000c08 	.word	0x20000c08

08002480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002480:	b530      	push	{r4, r5, lr}
 8002482:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002484:	2230      	movs	r2, #48	; 0x30
 8002486:	2100      	movs	r1, #0
 8002488:	a808      	add	r0, sp, #32
 800248a:	f000 fc5c 	bl	8002d46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800248e:	2100      	movs	r1, #0
 8002490:	2214      	movs	r2, #20
 8002492:	a803      	add	r0, sp, #12
 8002494:	f000 fc57 	bl	8002d46 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002498:	2400      	movs	r4, #0
 800249a:	4b1c      	ldr	r3, [pc, #112]	; (800250c <SystemClock_Config+0x8c>)
 800249c:	9401      	str	r4, [sp, #4]
 800249e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024a0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
 80024a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ac:	9301      	str	r3, [sp, #4]
 80024ae:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024b0:	4b17      	ldr	r3, [pc, #92]	; (8002510 <SystemClock_Config+0x90>)
 80024b2:	9402      	str	r4, [sp, #8]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024be:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024c4:	9302      	str	r3, [sp, #8]
 80024c6:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024c8:	2301      	movs	r3, #1
 80024ca:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024cc:	2310      	movs	r3, #16
 80024ce:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024d0:	2308      	movs	r3, #8
 80024d2:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80024d4:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024d6:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 80024d8:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024da:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024dc:	2304      	movs	r3, #4
 80024de:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024e0:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024e2:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024e4:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024e6:	f7ff f86b 	bl	80015c0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024ea:	230f      	movs	r3, #15
 80024ec:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80024f2:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80024f4:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80024f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80024fa:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024fc:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024fe:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002500:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002502:	f7ff fa0d 	bl	8001920 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002506:	b015      	add	sp, #84	; 0x54
 8002508:	bd30      	pop	{r4, r5, pc}
 800250a:	bf00      	nop
 800250c:	40023800 	.word	0x40023800
 8002510:	40007000 	.word	0x40007000

08002514 <main>:
{
 8002514:	b508      	push	{r3, lr}
  HAL_Init();
 8002516:	f7fe fd3f 	bl	8000f98 <HAL_Init>
  SystemClock_Config();
 800251a:	f7ff ffb1 	bl	8002480 <SystemClock_Config>
  MX_GPIO_Init();
 800251e:	f7ff ff7f 	bl	8002420 <MX_GPIO_Init>
  MX_DMA_Init();
 8002522:	f7ff ff63 	bl	80023ec <MX_DMA_Init>
  MX_TIM6_Init();
 8002526:	f000 fa73 	bl	8002a10 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800252a:	f000 fb09 	bl	8002b40 <MX_USART2_UART_Init>
  MX_UART4_Init();
 800252e:	f000 faeb 	bl	8002b08 <MX_UART4_Init>
  MX_TIM7_Init();
 8002532:	f000 fa8f 	bl	8002a54 <MX_TIM7_Init>
  HAL_UART_Receive_DMA(&huart2, mti3_dma_buffer, MTI3_DMA_LEN);
 8002536:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800253a:	4905      	ldr	r1, [pc, #20]	; (8002550 <main+0x3c>)
 800253c:	4805      	ldr	r0, [pc, #20]	; (8002554 <main+0x40>)
 800253e:	f7ff fddb 	bl	80020f8 <HAL_UART_Receive_DMA>
  HAL_TIM_Base_Start_IT(&htim6);
 8002542:	4805      	ldr	r0, [pc, #20]	; (8002558 <main+0x44>)
 8002544:	f7ff faa6 	bl	8001a94 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8002548:	4804      	ldr	r0, [pc, #16]	; (800255c <main+0x48>)
 800254a:	f7ff faa3 	bl	8001a94 <HAL_TIM_Base_Start_IT>
 800254e:	e7fe      	b.n	800254e <main+0x3a>
 8002550:	20000727 	.word	0x20000727
 8002554:	20000c48 	.word	0x20000c48
 8002558:	20000b28 	.word	0x20000b28
 800255c:	20000b68 	.word	0x20000b68

08002560 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim -> Instance == TIM6)
 8002560:	6802      	ldr	r2, [r0, #0]
 8002562:	4b12      	ldr	r3, [pc, #72]	; (80025ac <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002564:	429a      	cmp	r2, r3
{
 8002566:	b510      	push	{r4, lr}
	if(htim -> Instance == TIM6)
 8002568:	d11f      	bne.n	80025aa <HAL_TIM_PeriodElapsedCallback+0x4a>
	{
		read_mti3();
 800256a:	f000 f9ab 	bl	80028c4 <read_mti3>
		if(mti3_decode_flag)
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	b1d3      	cbz	r3, 80025aa <HAL_TIM_PeriodElapsedCallback+0x4a>
		{

			printf("%f\n\r", mti3.euler[ROLL]);
 8002574:	4c0f      	ldr	r4, [pc, #60]	; (80025b4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002576:	6820      	ldr	r0, [r4, #0]
 8002578:	f7fd ffe6 	bl	8000548 <__aeabi_f2d>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	480d      	ldr	r0, [pc, #52]	; (80025b8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002582:	f000 fbe9 	bl	8002d58 <printf>
			printf("%f\n\r", mti3.euler[PITCH]);
 8002586:	6860      	ldr	r0, [r4, #4]
 8002588:	f7fd ffde 	bl	8000548 <__aeabi_f2d>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4809      	ldr	r0, [pc, #36]	; (80025b8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002592:	f000 fbe1 	bl	8002d58 <printf>
			printf("%f\n\r\n\r", mti3.euler[YAW]);
 8002596:	68a0      	ldr	r0, [r4, #8]
 8002598:	f7fd ffd6 	bl	8000548 <__aeabi_f2d>
	}
	else if(htim -> Instance == TIM7)
	{

	}
}
 800259c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			printf("%f\n\r\n\r", mti3.euler[YAW]);
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4805      	ldr	r0, [pc, #20]	; (80025bc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80025a6:	f000 bbd7 	b.w	8002d58 <printf>
 80025aa:	bd10      	pop	{r4, pc}
 80025ac:	40001000 	.word	0x40001000
 80025b0:	200006a0 	.word	0x200006a0
 80025b4:	200006ec 	.word	0x200006ec
 80025b8:	080067e0 	.word	0x080067e0
 80025bc:	080067e5 	.word	0x080067e5

080025c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025c0:	4770      	bx	lr
	...

080025c4 <get_mti3_packet>:
		mti3_flag = 0;
	}
}

void get_mti3_packet()
{
 80025c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static int start = 0;
	static int end = MTI3_PACKET_LEN - 1;
	int i;

	last_ndt = now_ndt;
	now_ndt = MTI3_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 80025c8:	4b65      	ldr	r3, [pc, #404]	; (8002760 <get_mti3_packet+0x19c>)
	last_ndt = now_ndt;
 80025ca:	4966      	ldr	r1, [pc, #408]	; (8002764 <get_mti3_packet+0x1a0>)
	now_ndt = MTI3_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 80025cc:	681b      	ldr	r3, [r3, #0]
	last_ndt = now_ndt;
 80025ce:	680a      	ldr	r2, [r1, #0]
	now_ndt = MTI3_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400


	if(now_ndt > last_ndt)
 80025d6:	429a      	cmp	r2, r3
	now_ndt = MTI3_DMA_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 80025d8:	600b      	str	r3, [r1, #0]
	if(now_ndt > last_ndt)
 80025da:	da5a      	bge.n	8002692 <get_mti3_packet+0xce>
	{
		if(end > last_ndt && end <= now_ndt)
 80025dc:	4962      	ldr	r1, [pc, #392]	; (8002768 <get_mti3_packet+0x1a4>)
 80025de:	6809      	ldr	r1, [r1, #0]
 80025e0:	428a      	cmp	r2, r1
 80025e2:	da04      	bge.n	80025ee <get_mti3_packet+0x2a>
 80025e4:	428b      	cmp	r3, r1
 80025e6:	db02      	blt.n	80025ee <get_mti3_packet+0x2a>
		{
			flag = 1;
 80025e8:	4b60      	ldr	r3, [pc, #384]	; (800276c <get_mti3_packet+0x1a8>)
 80025ea:	2201      	movs	r2, #1
 80025ec:	601a      	str	r2, [r3, #0]
	}
	else
		return;


	if(flag)
 80025ee:	4c5f      	ldr	r4, [pc, #380]	; (800276c <get_mti3_packet+0x1a8>)
 80025f0:	6823      	ldr	r3, [r4, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f000 80b2 	beq.w	800275c <get_mti3_packet+0x198>
	{
		if(mti3_dma_buffer[start] == PREAMBLE && mti3_dma_buffer[(start+1) % MTI3_DMA_LEN] == BID && mti3_dma_buffer[(start+2) % MTI3_DMA_LEN] == MID)
 80025f8:	4d5d      	ldr	r5, [pc, #372]	; (8002770 <get_mti3_packet+0x1ac>)
 80025fa:	f8df 8180 	ldr.w	r8, [pc, #384]	; 800277c <get_mti3_packet+0x1b8>
 80025fe:	6829      	ldr	r1, [r5, #0]
 8002600:	f818 3001 	ldrb.w	r3, [r8, r1]
 8002604:	2bfa      	cmp	r3, #250	; 0xfa
 8002606:	4640      	mov	r0, r8
 8002608:	f101 0301 	add.w	r3, r1, #1
 800260c:	d156      	bne.n	80026bc <get_mti3_packet+0xf8>
 800260e:	425e      	negs	r6, r3
 8002610:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002614:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002618:	bf58      	it	pl
 800261a:	4272      	negpl	r2, r6
 800261c:	f818 2002 	ldrb.w	r2, [r8, r2]
 8002620:	2aff      	cmp	r2, #255	; 0xff
 8002622:	d14b      	bne.n	80026bc <get_mti3_packet+0xf8>
 8002624:	1c8a      	adds	r2, r1, #2
 8002626:	4256      	negs	r6, r2
 8002628:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800262c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002630:	bf58      	it	pl
 8002632:	4272      	negpl	r2, r6
 8002634:	f818 2002 	ldrb.w	r2, [r8, r2]
 8002638:	2a36      	cmp	r2, #54	; 0x36
 800263a:	d13f      	bne.n	80026bc <get_mti3_packet+0xf8>
		{
			if(start < end)
 800263c:	4e4a      	ldr	r6, [pc, #296]	; (8002768 <get_mti3_packet+0x1a4>)
 800263e:	6837      	ldr	r7, [r6, #0]
 8002640:	42b9      	cmp	r1, r7
 8002642:	da2c      	bge.n	800269e <get_mti3_packet+0xda>
			{
			  memcpy(mti3_packet, &mti3_dma_buffer[start], MTI3_PACKET_LEN);
 8002644:	4441      	add	r1, r8
 8002646:	4b4b      	ldr	r3, [pc, #300]	; (8002774 <get_mti3_packet+0x1b0>)
 8002648:	f101 0220 	add.w	r2, r1, #32
 800264c:	f851 0b04 	ldr.w	r0, [r1], #4
 8002650:	f843 0b04 	str.w	r0, [r3], #4
 8002654:	4291      	cmp	r1, r2
 8002656:	d1f9      	bne.n	800264c <get_mti3_packet+0x88>
 8002658:	880a      	ldrh	r2, [r1, #0]
 800265a:	801a      	strh	r2, [r3, #0]
 800265c:	788a      	ldrb	r2, [r1, #2]
 800265e:	709a      	strb	r2, [r3, #2]
			else if(end < start)
			{
			  memcpy(mti3_packet, &mti3_dma_buffer[start], MTI3_DMA_LEN - start);
			  memcpy(&mti3_packet[MTI3_DMA_LEN - start], mti3_dma_buffer, end + 1);
			}
			start = (end+1) % MTI3_DMA_LEN;
 8002660:	1c7b      	adds	r3, r7, #1
 8002662:	425a      	negs	r2, r3
 8002664:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002668:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800266c:	bf58      	it	pl
 800266e:	4253      	negpl	r3, r2
 8002670:	602b      	str	r3, [r5, #0]
			end = (start + (MTI3_PACKET_LEN - 1)) % MTI3_DMA_LEN;
 8002672:	3322      	adds	r3, #34	; 0x22
 8002674:	425a      	negs	r2, r3
 8002676:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800267a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800267e:	bf58      	it	pl
 8002680:	4253      	negpl	r3, r2
 8002682:	6033      	str	r3, [r6, #0]
			mti3_flag = 1;
 8002684:	4b3c      	ldr	r3, [pc, #240]	; (8002778 <get_mti3_packet+0x1b4>)
 8002686:	2201      	movs	r2, #1
 8002688:	701a      	strb	r2, [r3, #0]
				}
				end = (start + (MTI3_PACKET_LEN-1)) % MTI3_DMA_LEN;
			}
		}

		flag = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	6023      	str	r3, [r4, #0]
 800268e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	else if(now_ndt < last_ndt)
 8002692:	dd63      	ble.n	800275c <get_mti3_packet+0x198>
		if(end > last_ndt || end <= now_ndt)
 8002694:	4934      	ldr	r1, [pc, #208]	; (8002768 <get_mti3_packet+0x1a4>)
 8002696:	6809      	ldr	r1, [r1, #0]
 8002698:	428a      	cmp	r2, r1
 800269a:	dba5      	blt.n	80025e8 <get_mti3_packet+0x24>
 800269c:	e7a2      	b.n	80025e4 <get_mti3_packet+0x20>
			else if(end < start)
 800269e:	dddf      	ble.n	8002660 <get_mti3_packet+0x9c>
			  memcpy(mti3_packet, &mti3_dma_buffer[start], MTI3_DMA_LEN - start);
 80026a0:	4b34      	ldr	r3, [pc, #208]	; (8002774 <get_mti3_packet+0x1b0>)
 80026a2:	f5c1 6980 	rsb	r9, r1, #1024	; 0x400
 80026a6:	464a      	mov	r2, r9
 80026a8:	4441      	add	r1, r8
 80026aa:	4618      	mov	r0, r3
 80026ac:	f000 fb40 	bl	8002d30 <memcpy>
			  memcpy(&mti3_packet[MTI3_DMA_LEN - start], mti3_dma_buffer, end + 1);
 80026b0:	1c7a      	adds	r2, r7, #1
 80026b2:	4641      	mov	r1, r8
 80026b4:	4448      	add	r0, r9
 80026b6:	f000 fb3b 	bl	8002d30 <memcpy>
 80026ba:	e7d1      	b.n	8002660 <get_mti3_packet+0x9c>
 80026bc:	f101 0721 	add.w	r7, r1, #33	; 0x21
				if(mti3_dma_buffer[(start+i) % MTI3_DMA_LEN] == PREAMBLE && mti3_dma_buffer[(start+i+1) % MTI3_DMA_LEN] == BID && mti3_dma_buffer[(start+i+2) % MTI3_DMA_LEN] == MID)
 80026c0:	425a      	negs	r2, r3
 80026c2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80026c6:	f3c3 0609 	ubfx	r6, r3, #0, #10
 80026ca:	bf58      	it	pl
 80026cc:	4256      	negpl	r6, r2
 80026ce:	f103 0e01 	add.w	lr, r3, #1
 80026d2:	5d82      	ldrb	r2, [r0, r6]
 80026d4:	2afa      	cmp	r2, #250	; 0xfa
 80026d6:	d123      	bne.n	8002720 <get_mti3_packet+0x15c>
 80026d8:	f1de 0c00 	rsbs	ip, lr, #0
 80026dc:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80026e0:	f3ce 0209 	ubfx	r2, lr, #0, #10
 80026e4:	bf58      	it	pl
 80026e6:	f1cc 0200 	rsbpl	r2, ip, #0
 80026ea:	5c82      	ldrb	r2, [r0, r2]
 80026ec:	2aff      	cmp	r2, #255	; 0xff
 80026ee:	d117      	bne.n	8002720 <get_mti3_packet+0x15c>
 80026f0:	1c9a      	adds	r2, r3, #2
 80026f2:	4253      	negs	r3, r2
 80026f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026f8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80026fc:	bf58      	it	pl
 80026fe:	425a      	negpl	r2, r3
 8002700:	5c83      	ldrb	r3, [r0, r2]
 8002702:	2b36      	cmp	r3, #54	; 0x36
 8002704:	d10c      	bne.n	8002720 <get_mti3_packet+0x15c>
					start = (start+i) % MTI3_DMA_LEN;
 8002706:	602e      	str	r6, [r5, #0]
					end = (start + (MTI3_PACKET_LEN-1)) % MTI3_DMA_LEN;
 8002708:	f106 0322 	add.w	r3, r6, #34	; 0x22
				end = (start + (MTI3_PACKET_LEN-1)) % MTI3_DMA_LEN;
 800270c:	425a      	negs	r2, r3
 800270e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002712:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002716:	bf58      	it	pl
 8002718:	4253      	negpl	r3, r2
 800271a:	4a13      	ldr	r2, [pc, #76]	; (8002768 <get_mti3_packet+0x1a4>)
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	e7b4      	b.n	800268a <get_mti3_packet+0xc6>
			for(i = 1; i < MTI3_PACKET_LEN - 2; i++)
 8002720:	4577      	cmp	r7, lr
 8002722:	4673      	mov	r3, lr
 8002724:	d1cc      	bne.n	80026c0 <get_mti3_packet+0xfc>
				if(mti3_dma_buffer[(start+i) % MTI3_DMA_LEN] == PREAMBLE)
 8002726:	427a      	negs	r2, r7
 8002728:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800272c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8002730:	bf58      	it	pl
 8002732:	4257      	negpl	r7, r2
 8002734:	5dc2      	ldrb	r2, [r0, r7]
 8002736:	2afa      	cmp	r2, #250	; 0xfa
 8002738:	d103      	bne.n	8002742 <get_mti3_packet+0x17e>
					start = (start+i) % MTI3_DMA_LEN;
 800273a:	602f      	str	r7, [r5, #0]
				end = (start + (MTI3_PACKET_LEN-1)) % MTI3_DMA_LEN;
 800273c:	682b      	ldr	r3, [r5, #0]
 800273e:	3322      	adds	r3, #34	; 0x22
 8002740:	e7e4      	b.n	800270c <get_mti3_packet+0x148>
				else if(mti3_dma_buffer[(start+i+1) % MTI3_DMA_LEN] == PREAMBLE)
 8002742:	3122      	adds	r1, #34	; 0x22
 8002744:	424b      	negs	r3, r1
 8002746:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800274a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800274e:	bf58      	it	pl
 8002750:	4259      	negpl	r1, r3
 8002752:	5c43      	ldrb	r3, [r0, r1]
 8002754:	2bfa      	cmp	r3, #250	; 0xfa
					start = (start+i+1) % MTI3_DMA_LEN;
 8002756:	bf08      	it	eq
 8002758:	6029      	streq	r1, [r5, #0]
 800275a:	e7ef      	b.n	800273c <get_mti3_packet+0x178>
 800275c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002760:	20000ba8 	.word	0x20000ba8
 8002764:	200006a4 	.word	0x200006a4
 8002768:	20000008 	.word	0x20000008
 800276c:	2000069c 	.word	0x2000069c
 8002770:	200006a8 	.word	0x200006a8
 8002774:	20000704 	.word	0x20000704
 8002778:	200006a1 	.word	0x200006a1
 800277c:	20000727 	.word	0x20000727

08002780 <checksum>:
	uint16_t temp = 0;
	uint16_t checksum = 0;

	for(i = 1; i < MTI3_PACKET_LEN; i++)
	{
	  temp += mti3_packet[i];
 8002780:	4906      	ldr	r1, [pc, #24]	; (800279c <checksum+0x1c>)
	uint16_t temp = 0;
 8002782:	2000      	movs	r0, #0
	for(i = 1; i < MTI3_PACKET_LEN; i++)
 8002784:	2301      	movs	r3, #1
	  temp += mti3_packet[i];
 8002786:	5c5a      	ldrb	r2, [r3, r1]
	for(i = 1; i < MTI3_PACKET_LEN; i++)
 8002788:	3301      	adds	r3, #1
	  temp += mti3_packet[i];
 800278a:	4410      	add	r0, r2
	for(i = 1; i < MTI3_PACKET_LEN; i++)
 800278c:	2b23      	cmp	r3, #35	; 0x23
	  temp += mti3_packet[i];
 800278e:	b280      	uxth	r0, r0
	for(i = 1; i < MTI3_PACKET_LEN; i++)
 8002790:	d1f9      	bne.n	8002786 <checksum+0x6>
	}

	checksum = temp & 0x00ff;

	if(checksum == 0x0000)
 8002792:	b2c0      	uxtb	r0, r0
		return 1;

	else
		return 0;
}
 8002794:	fab0 f080 	clz	r0, r0
 8002798:	0940      	lsrs	r0, r0, #5
 800279a:	4770      	bx	lr
 800279c:	20000704 	.word	0x20000704

080027a0 <decode_mti3>:
{
 80027a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027a2:	ed2d 8b02 	vpush	{d8}
	if(checksum() == 1)
 80027a6:	f7ff ffeb 	bl	8002780 <checksum>
 80027aa:	2801      	cmp	r0, #1
 80027ac:	4607      	mov	r7, r0
 80027ae:	d176      	bne.n	800289e <decode_mti3+0xfe>
		mti3_union.byte[0] = mti3_packet[10];
 80027b0:	4d3f      	ldr	r5, [pc, #252]	; (80028b0 <decode_mti3+0x110>)
 80027b2:	4c40      	ldr	r4, [pc, #256]	; (80028b4 <decode_mti3+0x114>)
 80027b4:	7aab      	ldrb	r3, [r5, #10]
 80027b6:	7023      	strb	r3, [r4, #0]
		mti3_union.byte[1] = mti3_packet[9];
 80027b8:	7a6b      	ldrb	r3, [r5, #9]
 80027ba:	7063      	strb	r3, [r4, #1]
		mti3_union.byte[2] = mti3_packet[8];
 80027bc:	7a2b      	ldrb	r3, [r5, #8]
 80027be:	70a3      	strb	r3, [r4, #2]
		mti3_union.byte[3] = mti3_packet[7];
 80027c0:	79eb      	ldrb	r3, [r5, #7]
 80027c2:	70e3      	strb	r3, [r4, #3]
		mti3.euler[ROLL] = mti3_union.data;
 80027c4:	4e3c      	ldr	r6, [pc, #240]	; (80028b8 <decode_mti3+0x118>)
 80027c6:	6823      	ldr	r3, [r4, #0]
 80027c8:	6033      	str	r3, [r6, #0]
		mti3_union.byte[0] = mti3_packet[14];
 80027ca:	7bab      	ldrb	r3, [r5, #14]
 80027cc:	7023      	strb	r3, [r4, #0]
		mti3_union.byte[1] = mti3_packet[13];
 80027ce:	7b6b      	ldrb	r3, [r5, #13]
 80027d0:	7063      	strb	r3, [r4, #1]
		mti3_union.byte[2] = mti3_packet[12];
 80027d2:	7b2b      	ldrb	r3, [r5, #12]
 80027d4:	70a3      	strb	r3, [r4, #2]
		mti3_union.byte[3] = mti3_packet[11];
 80027d6:	7aeb      	ldrb	r3, [r5, #11]
 80027d8:	70e3      	strb	r3, [r4, #3]
		mti3_union.byte[0] = mti3_packet[18];
 80027da:	7cab      	ldrb	r3, [r5, #18]
		mti3.euler[PITCH] = -mti3_union.data;
 80027dc:	edd4 7a00 	vldr	s15, [r4]
		mti3_union.byte[0] = mti3_packet[18];
 80027e0:	7023      	strb	r3, [r4, #0]
		mti3_union.byte[1] = mti3_packet[17];
 80027e2:	7c6b      	ldrb	r3, [r5, #17]
 80027e4:	7063      	strb	r3, [r4, #1]
		mti3_union.byte[2] = mti3_packet[16];
 80027e6:	7c2b      	ldrb	r3, [r5, #16]
 80027e8:	70a3      	strb	r3, [r4, #2]
		mti3_union.byte[3] = mti3_packet[15];
 80027ea:	7beb      	ldrb	r3, [r5, #15]
 80027ec:	70e3      	strb	r3, [r4, #3]
		mti3.euler[PITCH] = -mti3_union.data;
 80027ee:	eef1 7a67 	vneg.f32	s15, s15
 80027f2:	edc6 7a01 	vstr	s15, [r6, #4]
		mti3.euler[YAW] = -mti3_union.data;
 80027f6:	edd4 7a00 	vldr	s15, [r4]
		mti3_union.byte[0] = mti3_packet[25];
 80027fa:	7e6b      	ldrb	r3, [r5, #25]
 80027fc:	7023      	strb	r3, [r4, #0]
		mti3.euler[YAW] = -mti3_union.data;
 80027fe:	eef1 7a67 	vneg.f32	s15, s15
 8002802:	edc6 7a02 	vstr	s15, [r6, #8]
		mti3_union.byte[1] = mti3_packet[24];
 8002806:	7e2b      	ldrb	r3, [r5, #24]
 8002808:	7063      	strb	r3, [r4, #1]
		mti3_union.byte[2] = mti3_packet[23];
 800280a:	7deb      	ldrb	r3, [r5, #23]
 800280c:	70a3      	strb	r3, [r4, #2]
		mti3_union.byte[3] = mti3_packet[22];
 800280e:	7dab      	ldrb	r3, [r5, #22]
 8002810:	70e3      	strb	r3, [r4, #3]
		mti3.pqr[PQR_X] = mti3_union.data * 180/PI;
 8002812:	edd4 7a00 	vldr	s15, [r4]
 8002816:	ed9f 8a29 	vldr	s16, [pc, #164]	; 80028bc <decode_mti3+0x11c>
 800281a:	ee67 7a88 	vmul.f32	s15, s15, s16
 800281e:	ee17 0a90 	vmov	r0, s15
 8002822:	f7fd fe91 	bl	8000548 <__aeabi_f2d>
 8002826:	a320      	add	r3, pc, #128	; (adr r3, 80028a8 <decode_mti3+0x108>)
 8002828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282c:	f7fe f80a 	bl	8000844 <__aeabi_ddiv>
 8002830:	f7fe f9b6 	bl	8000ba0 <__aeabi_d2f>
		mti3_union.byte[0] = mti3_packet[29];
 8002834:	7f6b      	ldrb	r3, [r5, #29]
 8002836:	7023      	strb	r3, [r4, #0]
		mti3_union.byte[1] = mti3_packet[28];
 8002838:	7f2b      	ldrb	r3, [r5, #28]
 800283a:	7063      	strb	r3, [r4, #1]
		mti3_union.byte[2] = mti3_packet[27];
 800283c:	7eeb      	ldrb	r3, [r5, #27]
 800283e:	70a3      	strb	r3, [r4, #2]
		mti3_union.byte[3] = mti3_packet[26];
 8002840:	7eab      	ldrb	r3, [r5, #26]
 8002842:	70e3      	strb	r3, [r4, #3]
		mti3.pqr[PQR_Y] = -mti3_union.data * 180/PI;
 8002844:	edd4 7a00 	vldr	s15, [r4]
		mti3.pqr[PQR_X] = mti3_union.data * 180/PI;
 8002848:	60f0      	str	r0, [r6, #12]
		mti3.pqr[PQR_Y] = -mti3_union.data * 180/PI;
 800284a:	ee67 7ac8 	vnmul.f32	s15, s15, s16
 800284e:	ee17 0a90 	vmov	r0, s15
 8002852:	f7fd fe79 	bl	8000548 <__aeabi_f2d>
 8002856:	a314      	add	r3, pc, #80	; (adr r3, 80028a8 <decode_mti3+0x108>)
 8002858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285c:	f7fd fff2 	bl	8000844 <__aeabi_ddiv>
 8002860:	f7fe f99e 	bl	8000ba0 <__aeabi_d2f>
		mti3_union.byte[0] = mti3_packet[33];
 8002864:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 8002868:	7023      	strb	r3, [r4, #0]
		mti3_union.byte[1] = mti3_packet[32];
 800286a:	f895 3020 	ldrb.w	r3, [r5, #32]
 800286e:	7063      	strb	r3, [r4, #1]
		mti3_union.byte[2] = mti3_packet[31];
 8002870:	7feb      	ldrb	r3, [r5, #31]
 8002872:	70a3      	strb	r3, [r4, #2]
		mti3_union.byte[3] = mti3_packet[30];
 8002874:	7fab      	ldrb	r3, [r5, #30]
 8002876:	70e3      	strb	r3, [r4, #3]
		mti3.pqr[PQR_Z] = -mti3_union.data * 180/PI;
 8002878:	edd4 7a00 	vldr	s15, [r4]
		mti3.pqr[PQR_Y] = -mti3_union.data * 180/PI;
 800287c:	6130      	str	r0, [r6, #16]
		mti3.pqr[PQR_Z] = -mti3_union.data * 180/PI;
 800287e:	ee67 7ac8 	vnmul.f32	s15, s15, s16
 8002882:	ee17 0a90 	vmov	r0, s15
 8002886:	f7fd fe5f 	bl	8000548 <__aeabi_f2d>
 800288a:	a307      	add	r3, pc, #28	; (adr r3, 80028a8 <decode_mti3+0x108>)
 800288c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002890:	f7fd ffd8 	bl	8000844 <__aeabi_ddiv>
 8002894:	f7fe f984 	bl	8000ba0 <__aeabi_d2f>
		mti3_decode_flag = 1;
 8002898:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <decode_mti3+0x120>)
		mti3.pqr[PQR_Z] = -mti3_union.data * 180/PI;
 800289a:	6170      	str	r0, [r6, #20]
		mti3_decode_flag = 1;
 800289c:	701f      	strb	r7, [r3, #0]
}
 800289e:	ecbd 8b02 	vpop	{d8}
 80028a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028a4:	f3af 8000 	nop.w
 80028a8:	5444261e 	.word	0x5444261e
 80028ac:	400921fb 	.word	0x400921fb
 80028b0:	20000704 	.word	0x20000704
 80028b4:	200006e8 	.word	0x200006e8
 80028b8:	200006ec 	.word	0x200006ec
 80028bc:	43340000 	.word	0x43340000
 80028c0:	200006a0 	.word	0x200006a0

080028c4 <read_mti3>:
{
 80028c4:	b510      	push	{r4, lr}
	if(mti3_flag)
 80028c6:	4c05      	ldr	r4, [pc, #20]	; (80028dc <read_mti3+0x18>)
	get_mti3_packet();
 80028c8:	f7ff fe7c 	bl	80025c4 <get_mti3_packet>
	if(mti3_flag)
 80028cc:	7823      	ldrb	r3, [r4, #0]
 80028ce:	b11b      	cbz	r3, 80028d8 <read_mti3+0x14>
		decode_mti3();
 80028d0:	f7ff ff66 	bl	80027a0 <decode_mti3>
		mti3_flag = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	7023      	strb	r3, [r4, #0]
 80028d8:	bd10      	pop	{r4, pc}
 80028da:	bf00      	nop
 80028dc:	200006a1 	.word	0x200006a1

080028e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028e0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e2:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <HAL_MspInit+0x34>)
 80028e4:	2100      	movs	r1, #0
 80028e6:	9100      	str	r1, [sp, #0]
 80028e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028ee:	645a      	str	r2, [r3, #68]	; 0x44
 80028f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028f2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80028f6:	9200      	str	r2, [sp, #0]
 80028f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	9101      	str	r1, [sp, #4]
 80028fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028fe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002902:	641a      	str	r2, [r3, #64]	; 0x40
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800290a:	9301      	str	r3, [sp, #4]
 800290c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800290e:	b002      	add	sp, #8
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800

08002918 <NMI_Handler>:
 8002918:	4770      	bx	lr

0800291a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800291a:	e7fe      	b.n	800291a <HardFault_Handler>

0800291c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800291c:	e7fe      	b.n	800291c <MemManage_Handler>

0800291e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800291e:	e7fe      	b.n	800291e <BusFault_Handler>

08002920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002920:	e7fe      	b.n	8002920 <UsageFault_Handler>

08002922 <SVC_Handler>:
 8002922:	4770      	bx	lr

08002924 <DebugMon_Handler>:
 8002924:	4770      	bx	lr

08002926 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002926:	4770      	bx	lr

08002928 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002928:	f7fe bb50 	b.w	8000fcc <HAL_IncTick>

0800292c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800292c:	4801      	ldr	r0, [pc, #4]	; (8002934 <DMA1_Stream5_IRQHandler+0x8>)
 800292e:	f7fe bcad 	b.w	800128c <HAL_DMA_IRQHandler>
 8002932:	bf00      	nop
 8002934:	20000ba8 	.word	0x20000ba8

08002938 <UART4_IRQHandler>:
void UART4_IRQHandler(void)
{
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002938:	4801      	ldr	r0, [pc, #4]	; (8002940 <UART4_IRQHandler+0x8>)
 800293a:	f7ff bcaf 	b.w	800229c <HAL_UART_IRQHandler>
 800293e:	bf00      	nop
 8002940:	20000c08 	.word	0x20000c08

08002944 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002944:	4801      	ldr	r0, [pc, #4]	; (800294c <TIM6_DAC_IRQHandler+0x8>)
 8002946:	f7ff b8b9 	b.w	8001abc <HAL_TIM_IRQHandler>
 800294a:	bf00      	nop
 800294c:	20000b28 	.word	0x20000b28

08002950 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002950:	4801      	ldr	r0, [pc, #4]	; (8002958 <TIM7_IRQHandler+0x8>)
 8002952:	f7ff b8b3 	b.w	8001abc <HAL_TIM_IRQHandler>
 8002956:	bf00      	nop
 8002958:	20000b68 	.word	0x20000b68

0800295c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800295c:	b570      	push	{r4, r5, r6, lr}
 800295e:	460e      	mov	r6, r1
 8002960:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002962:	460c      	mov	r4, r1
 8002964:	1ba3      	subs	r3, r4, r6
 8002966:	429d      	cmp	r5, r3
 8002968:	dc01      	bgt.n	800296e <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800296a:	4628      	mov	r0, r5
 800296c:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800296e:	f3af 8000 	nop.w
 8002972:	f804 0b01 	strb.w	r0, [r4], #1
 8002976:	e7f5      	b.n	8002964 <_read+0x8>

08002978 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8002978:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800297a:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <_sbrk+0x2c>)
 800297c:	6819      	ldr	r1, [r3, #0]
{
 800297e:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002980:	b909      	cbnz	r1, 8002986 <_sbrk+0xe>
		heap_end = &end;
 8002982:	4909      	ldr	r1, [pc, #36]	; (80029a8 <_sbrk+0x30>)
 8002984:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8002986:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8002988:	4669      	mov	r1, sp
 800298a:	4402      	add	r2, r0
 800298c:	428a      	cmp	r2, r1
 800298e:	d906      	bls.n	800299e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002990:	f000 f9a4 	bl	8002cdc <__errno>
 8002994:	230c      	movs	r3, #12
 8002996:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002998:	f04f 30ff 	mov.w	r0, #4294967295
 800299c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800299e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80029a0:	bd08      	pop	{r3, pc}
 80029a2:	bf00      	nop
 80029a4:	200006ac 	.word	0x200006ac
 80029a8:	20000c98 	.word	0x20000c98

080029ac <_close>:

int _close(int file)
{
	return -1;
}
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295
 80029b0:	4770      	bx	lr

080029b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80029b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029b6:	604b      	str	r3, [r1, #4]
	return 0;
}
 80029b8:	2000      	movs	r0, #0
 80029ba:	4770      	bx	lr

080029bc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80029bc:	2001      	movs	r0, #1
 80029be:	4770      	bx	lr

080029c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80029c0:	2000      	movs	r0, #0
 80029c2:	4770      	bx	lr

080029c4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029c4:	490f      	ldr	r1, [pc, #60]	; (8002a04 <SystemInit+0x40>)
 80029c6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80029ca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80029d2:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <SystemInit+0x44>)
 80029d4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80029d6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80029d8:	f042 0201 	orr.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80029de:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80029e6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029ea:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80029ec:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <SystemInit+0x48>)
 80029ee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029f6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80029f8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029fa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80029fe:	608b      	str	r3, [r1, #8]
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	e000ed00 	.word	0xe000ed00
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	24003010 	.word	0x24003010

08002a10 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002a10:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 8399;
 8002a12:	4a0e      	ldr	r2, [pc, #56]	; (8002a4c <MX_TIM6_Init+0x3c>)
  htim6.Instance = TIM6;
 8002a14:	480e      	ldr	r0, [pc, #56]	; (8002a50 <MX_TIM6_Init+0x40>)
  htim6.Init.Prescaler = 8399;
 8002a16:	f242 03cf 	movw	r3, #8399	; 0x20cf
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a1a:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 8399;
 8002a1c:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 9;
 8002a20:	2309      	movs	r3, #9
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a22:	9400      	str	r4, [sp, #0]
 8002a24:	9401      	str	r4, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a26:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 9;
 8002a28:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a2a:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a2c:	f7ff f94e 	bl	8001ccc <HAL_TIM_Base_Init>
 8002a30:	b108      	cbz	r0, 8002a36 <MX_TIM6_Init+0x26>
  {
    Error_Handler();
 8002a32:	f7ff fdc5 	bl	80025c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002a36:	4669      	mov	r1, sp
 8002a38:	4805      	ldr	r0, [pc, #20]	; (8002a50 <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a3a:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a3c:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002a3e:	f7ff f95f 	bl	8001d00 <HAL_TIMEx_MasterConfigSynchronization>
 8002a42:	b108      	cbz	r0, 8002a48 <MX_TIM6_Init+0x38>
  {
    Error_Handler();
 8002a44:	f7ff fdbc 	bl	80025c0 <Error_Handler>
  }

}
 8002a48:	b002      	add	sp, #8
 8002a4a:	bd10      	pop	{r4, pc}
 8002a4c:	40001000 	.word	0x40001000
 8002a50:	20000b28 	.word	0x20000b28

08002a54 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002a54:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 8399;
 8002a56:	4a0f      	ldr	r2, [pc, #60]	; (8002a94 <MX_TIM7_Init+0x40>)
  htim7.Instance = TIM7;
 8002a58:	480f      	ldr	r0, [pc, #60]	; (8002a98 <MX_TIM7_Init+0x44>)
  htim7.Init.Prescaler = 8399;
 8002a5a:	f242 03cf 	movw	r3, #8399	; 0x20cf
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a5e:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 8399;
 8002a60:	e880 000c 	stmia.w	r0, {r2, r3}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 9999;
 8002a64:	f242 730f 	movw	r3, #9999	; 0x270f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a68:	9400      	str	r4, [sp, #0]
 8002a6a:	9401      	str	r4, [sp, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a6c:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 9999;
 8002a6e:	60c3      	str	r3, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a70:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002a72:	f7ff f92b 	bl	8001ccc <HAL_TIM_Base_Init>
 8002a76:	b108      	cbz	r0, 8002a7c <MX_TIM7_Init+0x28>
  {
    Error_Handler();
 8002a78:	f7ff fda2 	bl	80025c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002a7c:	4669      	mov	r1, sp
 8002a7e:	4806      	ldr	r0, [pc, #24]	; (8002a98 <MX_TIM7_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a80:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a82:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002a84:	f7ff f93c 	bl	8001d00 <HAL_TIMEx_MasterConfigSynchronization>
 8002a88:	b108      	cbz	r0, 8002a8e <MX_TIM7_Init+0x3a>
  {
    Error_Handler();
 8002a8a:	f7ff fd99 	bl	80025c0 <Error_Handler>
  }

}
 8002a8e:	b002      	add	sp, #8
 8002a90:	bd10      	pop	{r4, pc}
 8002a92:	bf00      	nop
 8002a94:	40001400 	.word	0x40001400
 8002a98:	20000b68 	.word	0x20000b68

08002a9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a9c:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 8002a9e:	6803      	ldr	r3, [r0, #0]
 8002aa0:	4a16      	ldr	r2, [pc, #88]	; (8002afc <HAL_TIM_Base_MspInit+0x60>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d115      	bne.n	8002ad2 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	4b15      	ldr	r3, [pc, #84]	; (8002b00 <HAL_TIM_Base_MspInit+0x64>)
 8002aaa:	9200      	str	r2, [sp, #0]
 8002aac:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002aae:	f041 0110 	orr.w	r1, r1, #16
 8002ab2:	6419      	str	r1, [r3, #64]	; 0x40
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	9300      	str	r3, [sp, #0]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002abc:	2036      	movs	r0, #54	; 0x36
 8002abe:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ac0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ac2:	f7fe faa7 	bl	8001014 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ac6:	2036      	movs	r0, #54	; 0x36
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ac8:	f7fe fad8 	bl	800107c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002acc:	b003      	add	sp, #12
 8002ace:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM7)
 8002ad2:	4a0c      	ldr	r2, [pc, #48]	; (8002b04 <HAL_TIM_Base_MspInit+0x68>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d1f9      	bne.n	8002acc <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002ad8:	2200      	movs	r2, #0
 8002ada:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <HAL_TIM_Base_MspInit+0x64>)
 8002adc:	9201      	str	r2, [sp, #4]
 8002ade:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002ae0:	f041 0120 	orr.w	r1, r1, #32
 8002ae4:	6419      	str	r1, [r3, #64]	; 0x40
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f003 0320 	and.w	r3, r3, #32
 8002aec:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002aee:	2037      	movs	r0, #55	; 0x37
 8002af0:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002af2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002af4:	f7fe fa8e 	bl	8001014 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002af8:	2037      	movs	r0, #55	; 0x37
 8002afa:	e7e5      	b.n	8002ac8 <HAL_TIM_Base_MspInit+0x2c>
 8002afc:	40001000 	.word	0x40001000
 8002b00:	40023800 	.word	0x40023800
 8002b04:	40001400 	.word	0x40001400

08002b08 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
DMA_HandleTypeDef hdma_usart2_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002b08:	b508      	push	{r3, lr}

  huart4.Instance = UART4;
 8002b0a:	480b      	ldr	r0, [pc, #44]	; (8002b38 <MX_UART4_Init+0x30>)
  huart4.Init.BaudRate = 921600;
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <MX_UART4_Init+0x34>)
 8002b0e:	f44f 2e61 	mov.w	lr, #921600	; 0xe1000
 8002b12:	e880 4008 	stmia.w	r0, {r3, lr}
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002b16:	220c      	movs	r2, #12
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002b1c:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002b1e:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002b20:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b22:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b24:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002b26:	f7ff fa5b 	bl	8001fe0 <HAL_UART_Init>
 8002b2a:	b118      	cbz	r0, 8002b34 <MX_UART4_Init+0x2c>
  {
    Error_Handler();
  }

}
 8002b2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002b30:	f7ff bd46 	b.w	80025c0 <Error_Handler>
 8002b34:	bd08      	pop	{r3, pc}
 8002b36:	bf00      	nop
 8002b38:	20000c08 	.word	0x20000c08
 8002b3c:	40004c00 	.word	0x40004c00

08002b40 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002b40:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8002b42:	480b      	ldr	r0, [pc, #44]	; (8002b70 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 921600;
 8002b44:	4b0b      	ldr	r3, [pc, #44]	; (8002b74 <MX_USART2_UART_Init+0x34>)
 8002b46:	f44f 2e61 	mov.w	lr, #921600	; 0xe1000
 8002b4a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b4e:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b50:	2300      	movs	r3, #0
 8002b52:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b54:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b56:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b58:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b5a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b5c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b5e:	f7ff fa3f 	bl	8001fe0 <HAL_UART_Init>
 8002b62:	b118      	cbz	r0, 8002b6c <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8002b64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002b68:	f7ff bd2a 	b.w	80025c0 <Error_Handler>
 8002b6c:	bd08      	pop	{r3, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000c48 	.word	0x20000c48
 8002b74:	40004400 	.word	0x40004400

08002b78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b78:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7a:	2214      	movs	r2, #20
{
 8002b7c:	b08a      	sub	sp, #40	; 0x28
 8002b7e:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b80:	2100      	movs	r1, #0
 8002b82:	eb0d 0002 	add.w	r0, sp, r2
 8002b86:	f000 f8de 	bl	8002d46 <memset>
  if(uartHandle->Instance==UART4)
 8002b8a:	6833      	ldr	r3, [r6, #0]
 8002b8c:	4a38      	ldr	r2, [pc, #224]	; (8002c70 <HAL_UART_MspInit+0xf8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d12c      	bne.n	8002bec <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002b92:	4b38      	ldr	r3, [pc, #224]	; (8002c74 <HAL_UART_MspInit+0xfc>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b94:	4838      	ldr	r0, [pc, #224]	; (8002c78 <HAL_UART_MspInit+0x100>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8002b96:	2400      	movs	r4, #0
 8002b98:	9401      	str	r4, [sp, #4]
 8002b9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b9c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002ba0:	641a      	str	r2, [r3, #64]	; 0x40
 8002ba2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ba4:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8002ba8:	9201      	str	r2, [sp, #4]
 8002baa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bac:	9402      	str	r4, [sp, #8]
 8002bae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb0:	f042 0201 	orr.w	r2, r2, #1
 8002bb4:	631a      	str	r2, [r3, #48]	; 0x30
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	9302      	str	r3, [sp, #8]
 8002bbe:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc0:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc6:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bc8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bca:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002bcc:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bce:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bd0:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002bd2:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd4:	f7fe fc14 	bl	8001400 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002bd8:	2034      	movs	r0, #52	; 0x34
 8002bda:	4622      	mov	r2, r4
 8002bdc:	4621      	mov	r1, r4
 8002bde:	f7fe fa19 	bl	8001014 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002be2:	2034      	movs	r0, #52	; 0x34
 8002be4:	f7fe fa4a 	bl	800107c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002be8:	b00a      	add	sp, #40	; 0x28
 8002bea:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART2)
 8002bec:	4a23      	ldr	r2, [pc, #140]	; (8002c7c <HAL_UART_MspInit+0x104>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d1fa      	bne.n	8002be8 <HAL_UART_MspInit+0x70>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bf2:	2500      	movs	r5, #0
 8002bf4:	4b1f      	ldr	r3, [pc, #124]	; (8002c74 <HAL_UART_MspInit+0xfc>)
 8002bf6:	9503      	str	r5, [sp, #12]
 8002bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfa:	481f      	ldr	r0, [pc, #124]	; (8002c78 <HAL_UART_MspInit+0x100>)
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002bfc:	4c20      	ldr	r4, [pc, #128]	; (8002c80 <HAL_UART_MspInit+0x108>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bfe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002c02:	641a      	str	r2, [r3, #64]	; 0x40
 8002c04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c06:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002c0a:	9203      	str	r2, [sp, #12]
 8002c0c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c0e:	9504      	str	r5, [sp, #16]
 8002c10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	631a      	str	r2, [r3, #48]	; 0x30
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	9304      	str	r3, [sp, #16]
 8002c20:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c22:	230c      	movs	r3, #12
 8002c24:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c26:	2302      	movs	r3, #2
 8002c28:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c32:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c34:	2307      	movs	r3, #7
 8002c36:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c38:	f7fe fbe2 	bl	8001400 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002c3c:	4a11      	ldr	r2, [pc, #68]	; (8002c84 <HAL_UART_MspInit+0x10c>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c3e:	60a5      	str	r5, [r4, #8]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002c40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002c44:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c4c:	6123      	str	r3, [r4, #16]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002c4e:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002c50:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c54:	60e5      	str	r5, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c56:	6165      	str	r5, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c58:	61a5      	str	r5, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002c5a:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c5c:	6225      	str	r5, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c5e:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002c60:	f7fe fa46 	bl	80010f0 <HAL_DMA_Init>
 8002c64:	b108      	cbz	r0, 8002c6a <HAL_UART_MspInit+0xf2>
      Error_Handler();
 8002c66:	f7ff fcab 	bl	80025c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002c6a:	6374      	str	r4, [r6, #52]	; 0x34
 8002c6c:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8002c6e:	e7bb      	b.n	8002be8 <HAL_UART_MspInit+0x70>
 8002c70:	40004c00 	.word	0x40004c00
 8002c74:	40023800 	.word	0x40023800
 8002c78:	40020000 	.word	0x40020000
 8002c7c:	40004400 	.word	0x40004400
 8002c80:	20000ba8 	.word	0x20000ba8
 8002c84:	40026088 	.word	0x40026088

08002c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002c8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002c8e:	e003      	b.n	8002c98 <LoopCopyDataInit>

08002c90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002c90:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002c92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002c94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002c96:	3104      	adds	r1, #4

08002c98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002c98:	480b      	ldr	r0, [pc, #44]	; (8002cc8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002c9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002c9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002c9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002ca0:	d3f6      	bcc.n	8002c90 <CopyDataInit>
  ldr  r2, =_sbss
 8002ca2:	4a0b      	ldr	r2, [pc, #44]	; (8002cd0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ca4:	e002      	b.n	8002cac <LoopFillZerobss>

08002ca6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002ca6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002ca8:	f842 3b04 	str.w	r3, [r2], #4

08002cac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002cac:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002cae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002cb0:	d3f9      	bcc.n	8002ca6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002cb2:	f7ff fe87 	bl	80029c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cb6:	f000 f817 	bl	8002ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cba:	f7ff fc2b 	bl	8002514 <main>
  bx  lr    
 8002cbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cc0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002cc4:	08006ae8 	.word	0x08006ae8
  ldr  r0, =_sdata
 8002cc8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002ccc:	20000680 	.word	0x20000680
  ldr  r2, =_sbss
 8002cd0:	20000680 	.word	0x20000680
  ldr  r3, = _ebss
 8002cd4:	20000c98 	.word	0x20000c98

08002cd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cd8:	e7fe      	b.n	8002cd8 <ADC_IRQHandler>
	...

08002cdc <__errno>:
 8002cdc:	4b01      	ldr	r3, [pc, #4]	; (8002ce4 <__errno+0x8>)
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	20000010 	.word	0x20000010

08002ce8 <__libc_init_array>:
 8002ce8:	b570      	push	{r4, r5, r6, lr}
 8002cea:	4e0d      	ldr	r6, [pc, #52]	; (8002d20 <__libc_init_array+0x38>)
 8002cec:	4c0d      	ldr	r4, [pc, #52]	; (8002d24 <__libc_init_array+0x3c>)
 8002cee:	1ba4      	subs	r4, r4, r6
 8002cf0:	10a4      	asrs	r4, r4, #2
 8002cf2:	2500      	movs	r5, #0
 8002cf4:	42a5      	cmp	r5, r4
 8002cf6:	d109      	bne.n	8002d0c <__libc_init_array+0x24>
 8002cf8:	4e0b      	ldr	r6, [pc, #44]	; (8002d28 <__libc_init_array+0x40>)
 8002cfa:	4c0c      	ldr	r4, [pc, #48]	; (8002d2c <__libc_init_array+0x44>)
 8002cfc:	f003 fd60 	bl	80067c0 <_init>
 8002d00:	1ba4      	subs	r4, r4, r6
 8002d02:	10a4      	asrs	r4, r4, #2
 8002d04:	2500      	movs	r5, #0
 8002d06:	42a5      	cmp	r5, r4
 8002d08:	d105      	bne.n	8002d16 <__libc_init_array+0x2e>
 8002d0a:	bd70      	pop	{r4, r5, r6, pc}
 8002d0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d10:	4798      	blx	r3
 8002d12:	3501      	adds	r5, #1
 8002d14:	e7ee      	b.n	8002cf4 <__libc_init_array+0xc>
 8002d16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d1a:	4798      	blx	r3
 8002d1c:	3501      	adds	r5, #1
 8002d1e:	e7f2      	b.n	8002d06 <__libc_init_array+0x1e>
 8002d20:	08006ae0 	.word	0x08006ae0
 8002d24:	08006ae0 	.word	0x08006ae0
 8002d28:	08006ae0 	.word	0x08006ae0
 8002d2c:	08006ae4 	.word	0x08006ae4

08002d30 <memcpy>:
 8002d30:	b510      	push	{r4, lr}
 8002d32:	1e43      	subs	r3, r0, #1
 8002d34:	440a      	add	r2, r1
 8002d36:	4291      	cmp	r1, r2
 8002d38:	d100      	bne.n	8002d3c <memcpy+0xc>
 8002d3a:	bd10      	pop	{r4, pc}
 8002d3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d44:	e7f7      	b.n	8002d36 <memcpy+0x6>

08002d46 <memset>:
 8002d46:	4402      	add	r2, r0
 8002d48:	4603      	mov	r3, r0
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d100      	bne.n	8002d50 <memset+0xa>
 8002d4e:	4770      	bx	lr
 8002d50:	f803 1b01 	strb.w	r1, [r3], #1
 8002d54:	e7f9      	b.n	8002d4a <memset+0x4>
	...

08002d58 <printf>:
 8002d58:	b40f      	push	{r0, r1, r2, r3}
 8002d5a:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <printf+0x2c>)
 8002d5c:	b513      	push	{r0, r1, r4, lr}
 8002d5e:	681c      	ldr	r4, [r3, #0]
 8002d60:	b124      	cbz	r4, 8002d6c <printf+0x14>
 8002d62:	69a3      	ldr	r3, [r4, #24]
 8002d64:	b913      	cbnz	r3, 8002d6c <printf+0x14>
 8002d66:	4620      	mov	r0, r4
 8002d68:	f002 f87a 	bl	8004e60 <__sinit>
 8002d6c:	ab05      	add	r3, sp, #20
 8002d6e:	9a04      	ldr	r2, [sp, #16]
 8002d70:	68a1      	ldr	r1, [r4, #8]
 8002d72:	9301      	str	r3, [sp, #4]
 8002d74:	4620      	mov	r0, r4
 8002d76:	f000 f807 	bl	8002d88 <_vfprintf_r>
 8002d7a:	b002      	add	sp, #8
 8002d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d80:	b004      	add	sp, #16
 8002d82:	4770      	bx	lr
 8002d84:	20000010 	.word	0x20000010

08002d88 <_vfprintf_r>:
 8002d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d8c:	b0bd      	sub	sp, #244	; 0xf4
 8002d8e:	4688      	mov	r8, r1
 8002d90:	4615      	mov	r5, r2
 8002d92:	461c      	mov	r4, r3
 8002d94:	461f      	mov	r7, r3
 8002d96:	4683      	mov	fp, r0
 8002d98:	f002 fa12 	bl	80051c0 <_localeconv_r>
 8002d9c:	6803      	ldr	r3, [r0, #0]
 8002d9e:	930d      	str	r3, [sp, #52]	; 0x34
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd fa65 	bl	8000270 <strlen>
 8002da6:	9009      	str	r0, [sp, #36]	; 0x24
 8002da8:	f1bb 0f00 	cmp.w	fp, #0
 8002dac:	d005      	beq.n	8002dba <_vfprintf_r+0x32>
 8002dae:	f8db 3018 	ldr.w	r3, [fp, #24]
 8002db2:	b913      	cbnz	r3, 8002dba <_vfprintf_r+0x32>
 8002db4:	4658      	mov	r0, fp
 8002db6:	f002 f853 	bl	8004e60 <__sinit>
 8002dba:	4b99      	ldr	r3, [pc, #612]	; (8003020 <_vfprintf_r+0x298>)
 8002dbc:	4598      	cmp	r8, r3
 8002dbe:	d137      	bne.n	8002e30 <_vfprintf_r+0xa8>
 8002dc0:	f8db 8004 	ldr.w	r8, [fp, #4]
 8002dc4:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8002dc8:	07d8      	lsls	r0, r3, #31
 8002dca:	d407      	bmi.n	8002ddc <_vfprintf_r+0x54>
 8002dcc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8002dd0:	0599      	lsls	r1, r3, #22
 8002dd2:	d403      	bmi.n	8002ddc <_vfprintf_r+0x54>
 8002dd4:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8002dd8:	f002 fa02 	bl	80051e0 <__retarget_lock_acquire_recursive>
 8002ddc:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8002de0:	049a      	lsls	r2, r3, #18
 8002de2:	d409      	bmi.n	8002df8 <_vfprintf_r+0x70>
 8002de4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002de8:	f8a8 300c 	strh.w	r3, [r8, #12]
 8002dec:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8002df0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002df4:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8002df8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8002dfc:	071e      	lsls	r6, r3, #28
 8002dfe:	d502      	bpl.n	8002e06 <_vfprintf_r+0x7e>
 8002e00:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8002e04:	bb03      	cbnz	r3, 8002e48 <_vfprintf_r+0xc0>
 8002e06:	4641      	mov	r1, r8
 8002e08:	4658      	mov	r0, fp
 8002e0a:	f001 f839 	bl	8003e80 <__swsetup_r>
 8002e0e:	b1d8      	cbz	r0, 8002e48 <_vfprintf_r+0xc0>
 8002e10:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8002e14:	07dd      	lsls	r5, r3, #31
 8002e16:	d407      	bmi.n	8002e28 <_vfprintf_r+0xa0>
 8002e18:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8002e1c:	059c      	lsls	r4, r3, #22
 8002e1e:	d403      	bmi.n	8002e28 <_vfprintf_r+0xa0>
 8002e20:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8002e24:	f002 f9dd 	bl	80051e2 <__retarget_lock_release_recursive>
 8002e28:	f04f 33ff 	mov.w	r3, #4294967295
 8002e2c:	930a      	str	r3, [sp, #40]	; 0x28
 8002e2e:	e026      	b.n	8002e7e <_vfprintf_r+0xf6>
 8002e30:	4b7c      	ldr	r3, [pc, #496]	; (8003024 <_vfprintf_r+0x29c>)
 8002e32:	4598      	cmp	r8, r3
 8002e34:	d102      	bne.n	8002e3c <_vfprintf_r+0xb4>
 8002e36:	f8db 8008 	ldr.w	r8, [fp, #8]
 8002e3a:	e7c3      	b.n	8002dc4 <_vfprintf_r+0x3c>
 8002e3c:	4b7a      	ldr	r3, [pc, #488]	; (8003028 <_vfprintf_r+0x2a0>)
 8002e3e:	4598      	cmp	r8, r3
 8002e40:	bf08      	it	eq
 8002e42:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8002e46:	e7bd      	b.n	8002dc4 <_vfprintf_r+0x3c>
 8002e48:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8002e4c:	f003 021a 	and.w	r2, r3, #26
 8002e50:	2a0a      	cmp	r2, #10
 8002e52:	d118      	bne.n	8002e86 <_vfprintf_r+0xfe>
 8002e54:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8002e58:	2a00      	cmp	r2, #0
 8002e5a:	db14      	blt.n	8002e86 <_vfprintf_r+0xfe>
 8002e5c:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8002e60:	07d0      	lsls	r0, r2, #31
 8002e62:	d405      	bmi.n	8002e70 <_vfprintf_r+0xe8>
 8002e64:	0599      	lsls	r1, r3, #22
 8002e66:	d403      	bmi.n	8002e70 <_vfprintf_r+0xe8>
 8002e68:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8002e6c:	f002 f9b9 	bl	80051e2 <__retarget_lock_release_recursive>
 8002e70:	4623      	mov	r3, r4
 8002e72:	462a      	mov	r2, r5
 8002e74:	4641      	mov	r1, r8
 8002e76:	4658      	mov	r0, fp
 8002e78:	f000 ffc2 	bl	8003e00 <__sbprintf>
 8002e7c:	900a      	str	r0, [sp, #40]	; 0x28
 8002e7e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002e80:	b03d      	add	sp, #244	; 0xf4
 8002e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e86:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8003018 <_vfprintf_r+0x290>
 8002e8a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002e8e:	2300      	movs	r3, #0
 8002e90:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e92:	941f      	str	r4, [sp, #124]	; 0x7c
 8002e94:	9321      	str	r3, [sp, #132]	; 0x84
 8002e96:	9320      	str	r3, [sp, #128]	; 0x80
 8002e98:	9505      	str	r5, [sp, #20]
 8002e9a:	9303      	str	r3, [sp, #12]
 8002e9c:	9311      	str	r3, [sp, #68]	; 0x44
 8002e9e:	9310      	str	r3, [sp, #64]	; 0x40
 8002ea0:	930a      	str	r3, [sp, #40]	; 0x28
 8002ea2:	9d05      	ldr	r5, [sp, #20]
 8002ea4:	462b      	mov	r3, r5
 8002ea6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002eaa:	b112      	cbz	r2, 8002eb2 <_vfprintf_r+0x12a>
 8002eac:	2a25      	cmp	r2, #37	; 0x25
 8002eae:	f040 8083 	bne.w	8002fb8 <_vfprintf_r+0x230>
 8002eb2:	9b05      	ldr	r3, [sp, #20]
 8002eb4:	1aee      	subs	r6, r5, r3
 8002eb6:	d00d      	beq.n	8002ed4 <_vfprintf_r+0x14c>
 8002eb8:	e884 0048 	stmia.w	r4, {r3, r6}
 8002ebc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ebe:	4433      	add	r3, r6
 8002ec0:	9321      	str	r3, [sp, #132]	; 0x84
 8002ec2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	2b07      	cmp	r3, #7
 8002ec8:	9320      	str	r3, [sp, #128]	; 0x80
 8002eca:	dc77      	bgt.n	8002fbc <_vfprintf_r+0x234>
 8002ecc:	3408      	adds	r4, #8
 8002ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ed0:	4433      	add	r3, r6
 8002ed2:	930a      	str	r3, [sp, #40]	; 0x28
 8002ed4:	782b      	ldrb	r3, [r5, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 8739 	beq.w	8003d4e <_vfprintf_r+0xfc6>
 8002edc:	2300      	movs	r3, #0
 8002ede:	1c69      	adds	r1, r5, #1
 8002ee0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	f04f 3aff 	mov.w	sl, #4294967295
 8002eea:	930b      	str	r3, [sp, #44]	; 0x2c
 8002eec:	461d      	mov	r5, r3
 8002eee:	200a      	movs	r0, #10
 8002ef0:	1c4e      	adds	r6, r1, #1
 8002ef2:	7809      	ldrb	r1, [r1, #0]
 8002ef4:	9605      	str	r6, [sp, #20]
 8002ef6:	9102      	str	r1, [sp, #8]
 8002ef8:	9902      	ldr	r1, [sp, #8]
 8002efa:	3920      	subs	r1, #32
 8002efc:	2958      	cmp	r1, #88	; 0x58
 8002efe:	f200 841d 	bhi.w	800373c <_vfprintf_r+0x9b4>
 8002f02:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002f06:	00b3      	.short	0x00b3
 8002f08:	041b041b 	.word	0x041b041b
 8002f0c:	041b00b8 	.word	0x041b00b8
 8002f10:	041b041b 	.word	0x041b041b
 8002f14:	041b041b 	.word	0x041b041b
 8002f18:	00bb041b 	.word	0x00bb041b
 8002f1c:	041b0065 	.word	0x041b0065
 8002f20:	00c700c4 	.word	0x00c700c4
 8002f24:	00e4041b 	.word	0x00e4041b
 8002f28:	00e700e7 	.word	0x00e700e7
 8002f2c:	00e700e7 	.word	0x00e700e7
 8002f30:	00e700e7 	.word	0x00e700e7
 8002f34:	00e700e7 	.word	0x00e700e7
 8002f38:	041b00e7 	.word	0x041b00e7
 8002f3c:	041b041b 	.word	0x041b041b
 8002f40:	041b041b 	.word	0x041b041b
 8002f44:	041b041b 	.word	0x041b041b
 8002f48:	041b041b 	.word	0x041b041b
 8002f4c:	011b041b 	.word	0x011b041b
 8002f50:	041b0131 	.word	0x041b0131
 8002f54:	041b0131 	.word	0x041b0131
 8002f58:	041b041b 	.word	0x041b041b
 8002f5c:	00fa041b 	.word	0x00fa041b
 8002f60:	041b041b 	.word	0x041b041b
 8002f64:	041b0346 	.word	0x041b0346
 8002f68:	041b041b 	.word	0x041b041b
 8002f6c:	041b041b 	.word	0x041b041b
 8002f70:	041b03ad 	.word	0x041b03ad
 8002f74:	0093041b 	.word	0x0093041b
 8002f78:	041b041b 	.word	0x041b041b
 8002f7c:	041b041b 	.word	0x041b041b
 8002f80:	041b041b 	.word	0x041b041b
 8002f84:	041b041b 	.word	0x041b041b
 8002f88:	041b041b 	.word	0x041b041b
 8002f8c:	006b010d 	.word	0x006b010d
 8002f90:	01310131 	.word	0x01310131
 8002f94:	00fd0131 	.word	0x00fd0131
 8002f98:	041b006b 	.word	0x041b006b
 8002f9c:	0100041b 	.word	0x0100041b
 8002fa0:	0328041b 	.word	0x0328041b
 8002fa4:	037c0348 	.word	0x037c0348
 8002fa8:	041b0107 	.word	0x041b0107
 8002fac:	041b038d 	.word	0x041b038d
 8002fb0:	041b03af 	.word	0x041b03af
 8002fb4:	03c7041b 	.word	0x03c7041b
 8002fb8:	461d      	mov	r5, r3
 8002fba:	e773      	b.n	8002ea4 <_vfprintf_r+0x11c>
 8002fbc:	aa1f      	add	r2, sp, #124	; 0x7c
 8002fbe:	4641      	mov	r1, r8
 8002fc0:	4658      	mov	r0, fp
 8002fc2:	f002 fec0 	bl	8005d46 <__sprint_r>
 8002fc6:	2800      	cmp	r0, #0
 8002fc8:	f040 8699 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8002fcc:	ac2c      	add	r4, sp, #176	; 0xb0
 8002fce:	e77e      	b.n	8002ece <_vfprintf_r+0x146>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	222b      	movs	r2, #43	; 0x2b
 8002fd4:	9905      	ldr	r1, [sp, #20]
 8002fd6:	e78b      	b.n	8002ef0 <_vfprintf_r+0x168>
 8002fd8:	460f      	mov	r7, r1
 8002fda:	e7fb      	b.n	8002fd4 <_vfprintf_r+0x24c>
 8002fdc:	b10b      	cbz	r3, 8002fe2 <_vfprintf_r+0x25a>
 8002fde:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002fe2:	06aa      	lsls	r2, r5, #26
 8002fe4:	f140 80b0 	bpl.w	8003148 <_vfprintf_r+0x3c0>
 8002fe8:	3707      	adds	r7, #7
 8002fea:	f027 0707 	bic.w	r7, r7, #7
 8002fee:	f107 0308 	add.w	r3, r7, #8
 8002ff2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002ff6:	9304      	str	r3, [sp, #16]
 8002ff8:	2e00      	cmp	r6, #0
 8002ffa:	f177 0300 	sbcs.w	r3, r7, #0
 8002ffe:	da06      	bge.n	800300e <_vfprintf_r+0x286>
 8003000:	4276      	negs	r6, r6
 8003002:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003006:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800300a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800300e:	2301      	movs	r3, #1
 8003010:	e2d0      	b.n	80035b4 <_vfprintf_r+0x82c>
 8003012:	bf00      	nop
 8003014:	f3af 8000 	nop.w
	...
 8003020:	0800688c 	.word	0x0800688c
 8003024:	080068ac 	.word	0x080068ac
 8003028:	0800686c 	.word	0x0800686c
 800302c:	b10b      	cbz	r3, 8003032 <_vfprintf_r+0x2aa>
 800302e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003032:	4ba2      	ldr	r3, [pc, #648]	; (80032bc <_vfprintf_r+0x534>)
 8003034:	9311      	str	r3, [sp, #68]	; 0x44
 8003036:	06a9      	lsls	r1, r5, #26
 8003038:	f140 8331 	bpl.w	800369e <_vfprintf_r+0x916>
 800303c:	3707      	adds	r7, #7
 800303e:	f027 0707 	bic.w	r7, r7, #7
 8003042:	f107 0308 	add.w	r3, r7, #8
 8003046:	e9d7 6700 	ldrd	r6, r7, [r7]
 800304a:	9304      	str	r3, [sp, #16]
 800304c:	07eb      	lsls	r3, r5, #31
 800304e:	d50b      	bpl.n	8003068 <_vfprintf_r+0x2e0>
 8003050:	ea56 0307 	orrs.w	r3, r6, r7
 8003054:	d008      	beq.n	8003068 <_vfprintf_r+0x2e0>
 8003056:	2330      	movs	r3, #48	; 0x30
 8003058:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800305c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003060:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8003064:	f045 0502 	orr.w	r5, r5, #2
 8003068:	2302      	movs	r3, #2
 800306a:	e2a0      	b.n	80035ae <_vfprintf_r+0x826>
 800306c:	2a00      	cmp	r2, #0
 800306e:	d1b1      	bne.n	8002fd4 <_vfprintf_r+0x24c>
 8003070:	2301      	movs	r3, #1
 8003072:	2220      	movs	r2, #32
 8003074:	e7ae      	b.n	8002fd4 <_vfprintf_r+0x24c>
 8003076:	f045 0501 	orr.w	r5, r5, #1
 800307a:	e7ab      	b.n	8002fd4 <_vfprintf_r+0x24c>
 800307c:	683e      	ldr	r6, [r7, #0]
 800307e:	960b      	str	r6, [sp, #44]	; 0x2c
 8003080:	2e00      	cmp	r6, #0
 8003082:	f107 0104 	add.w	r1, r7, #4
 8003086:	daa7      	bge.n	8002fd8 <_vfprintf_r+0x250>
 8003088:	4276      	negs	r6, r6
 800308a:	960b      	str	r6, [sp, #44]	; 0x2c
 800308c:	460f      	mov	r7, r1
 800308e:	f045 0504 	orr.w	r5, r5, #4
 8003092:	e79f      	b.n	8002fd4 <_vfprintf_r+0x24c>
 8003094:	9905      	ldr	r1, [sp, #20]
 8003096:	1c4e      	adds	r6, r1, #1
 8003098:	7809      	ldrb	r1, [r1, #0]
 800309a:	9102      	str	r1, [sp, #8]
 800309c:	292a      	cmp	r1, #42	; 0x2a
 800309e:	d010      	beq.n	80030c2 <_vfprintf_r+0x33a>
 80030a0:	f04f 0a00 	mov.w	sl, #0
 80030a4:	9605      	str	r6, [sp, #20]
 80030a6:	9902      	ldr	r1, [sp, #8]
 80030a8:	3930      	subs	r1, #48	; 0x30
 80030aa:	2909      	cmp	r1, #9
 80030ac:	f63f af24 	bhi.w	8002ef8 <_vfprintf_r+0x170>
 80030b0:	fb00 1a0a 	mla	sl, r0, sl, r1
 80030b4:	9905      	ldr	r1, [sp, #20]
 80030b6:	460e      	mov	r6, r1
 80030b8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80030bc:	9102      	str	r1, [sp, #8]
 80030be:	9605      	str	r6, [sp, #20]
 80030c0:	e7f1      	b.n	80030a6 <_vfprintf_r+0x31e>
 80030c2:	6839      	ldr	r1, [r7, #0]
 80030c4:	9605      	str	r6, [sp, #20]
 80030c6:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 80030ca:	3704      	adds	r7, #4
 80030cc:	e782      	b.n	8002fd4 <_vfprintf_r+0x24c>
 80030ce:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80030d2:	e77f      	b.n	8002fd4 <_vfprintf_r+0x24c>
 80030d4:	2100      	movs	r1, #0
 80030d6:	910b      	str	r1, [sp, #44]	; 0x2c
 80030d8:	9902      	ldr	r1, [sp, #8]
 80030da:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80030dc:	3930      	subs	r1, #48	; 0x30
 80030de:	fb00 1106 	mla	r1, r0, r6, r1
 80030e2:	910b      	str	r1, [sp, #44]	; 0x2c
 80030e4:	9905      	ldr	r1, [sp, #20]
 80030e6:	460e      	mov	r6, r1
 80030e8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80030ec:	9102      	str	r1, [sp, #8]
 80030ee:	9902      	ldr	r1, [sp, #8]
 80030f0:	9605      	str	r6, [sp, #20]
 80030f2:	3930      	subs	r1, #48	; 0x30
 80030f4:	2909      	cmp	r1, #9
 80030f6:	d9ef      	bls.n	80030d8 <_vfprintf_r+0x350>
 80030f8:	e6fe      	b.n	8002ef8 <_vfprintf_r+0x170>
 80030fa:	f045 0508 	orr.w	r5, r5, #8
 80030fe:	e769      	b.n	8002fd4 <_vfprintf_r+0x24c>
 8003100:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003104:	e766      	b.n	8002fd4 <_vfprintf_r+0x24c>
 8003106:	9905      	ldr	r1, [sp, #20]
 8003108:	7809      	ldrb	r1, [r1, #0]
 800310a:	296c      	cmp	r1, #108	; 0x6c
 800310c:	d105      	bne.n	800311a <_vfprintf_r+0x392>
 800310e:	9905      	ldr	r1, [sp, #20]
 8003110:	3101      	adds	r1, #1
 8003112:	9105      	str	r1, [sp, #20]
 8003114:	f045 0520 	orr.w	r5, r5, #32
 8003118:	e75c      	b.n	8002fd4 <_vfprintf_r+0x24c>
 800311a:	f045 0510 	orr.w	r5, r5, #16
 800311e:	e759      	b.n	8002fd4 <_vfprintf_r+0x24c>
 8003120:	1d3b      	adds	r3, r7, #4
 8003122:	9304      	str	r3, [sp, #16]
 8003124:	2600      	movs	r6, #0
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800312c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003130:	f04f 0a01 	mov.w	sl, #1
 8003134:	9608      	str	r6, [sp, #32]
 8003136:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 800313a:	e11e      	b.n	800337a <_vfprintf_r+0x5f2>
 800313c:	b10b      	cbz	r3, 8003142 <_vfprintf_r+0x3ba>
 800313e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003142:	f045 0510 	orr.w	r5, r5, #16
 8003146:	e74c      	b.n	8002fe2 <_vfprintf_r+0x25a>
 8003148:	f015 0f10 	tst.w	r5, #16
 800314c:	f107 0304 	add.w	r3, r7, #4
 8003150:	d003      	beq.n	800315a <_vfprintf_r+0x3d2>
 8003152:	683e      	ldr	r6, [r7, #0]
 8003154:	9304      	str	r3, [sp, #16]
 8003156:	17f7      	asrs	r7, r6, #31
 8003158:	e74e      	b.n	8002ff8 <_vfprintf_r+0x270>
 800315a:	683e      	ldr	r6, [r7, #0]
 800315c:	9304      	str	r3, [sp, #16]
 800315e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003162:	bf18      	it	ne
 8003164:	b236      	sxthne	r6, r6
 8003166:	e7f6      	b.n	8003156 <_vfprintf_r+0x3ce>
 8003168:	b10b      	cbz	r3, 800316e <_vfprintf_r+0x3e6>
 800316a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800316e:	3707      	adds	r7, #7
 8003170:	f027 0707 	bic.w	r7, r7, #7
 8003174:	f107 0308 	add.w	r3, r7, #8
 8003178:	9304      	str	r3, [sp, #16]
 800317a:	ed97 7b00 	vldr	d7, [r7]
 800317e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003182:	9b06      	ldr	r3, [sp, #24]
 8003184:	9312      	str	r3, [sp, #72]	; 0x48
 8003186:	9b07      	ldr	r3, [sp, #28]
 8003188:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800318c:	9313      	str	r3, [sp, #76]	; 0x4c
 800318e:	f04f 32ff 	mov.w	r2, #4294967295
 8003192:	4b4b      	ldr	r3, [pc, #300]	; (80032c0 <_vfprintf_r+0x538>)
 8003194:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003198:	f7fd fcc4 	bl	8000b24 <__aeabi_dcmpun>
 800319c:	2800      	cmp	r0, #0
 800319e:	f040 85e3 	bne.w	8003d68 <_vfprintf_r+0xfe0>
 80031a2:	f04f 32ff 	mov.w	r2, #4294967295
 80031a6:	4b46      	ldr	r3, [pc, #280]	; (80032c0 <_vfprintf_r+0x538>)
 80031a8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80031ac:	f7fd fc9c 	bl	8000ae8 <__aeabi_dcmple>
 80031b0:	2800      	cmp	r0, #0
 80031b2:	f040 85d9 	bne.w	8003d68 <_vfprintf_r+0xfe0>
 80031b6:	2200      	movs	r2, #0
 80031b8:	2300      	movs	r3, #0
 80031ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80031be:	f7fd fc89 	bl	8000ad4 <__aeabi_dcmplt>
 80031c2:	b110      	cbz	r0, 80031ca <_vfprintf_r+0x442>
 80031c4:	232d      	movs	r3, #45	; 0x2d
 80031c6:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80031ca:	4b3e      	ldr	r3, [pc, #248]	; (80032c4 <_vfprintf_r+0x53c>)
 80031cc:	4a3e      	ldr	r2, [pc, #248]	; (80032c8 <_vfprintf_r+0x540>)
 80031ce:	9902      	ldr	r1, [sp, #8]
 80031d0:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80031d4:	2947      	cmp	r1, #71	; 0x47
 80031d6:	bfcc      	ite	gt
 80031d8:	4691      	movgt	r9, r2
 80031da:	4699      	movle	r9, r3
 80031dc:	f04f 0a03 	mov.w	sl, #3
 80031e0:	2600      	movs	r6, #0
 80031e2:	9608      	str	r6, [sp, #32]
 80031e4:	e0c9      	b.n	800337a <_vfprintf_r+0x5f2>
 80031e6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80031ea:	d022      	beq.n	8003232 <_vfprintf_r+0x4aa>
 80031ec:	9b02      	ldr	r3, [sp, #8]
 80031ee:	f023 0320 	bic.w	r3, r3, #32
 80031f2:	2b47      	cmp	r3, #71	; 0x47
 80031f4:	d104      	bne.n	8003200 <_vfprintf_r+0x478>
 80031f6:	f1ba 0f00 	cmp.w	sl, #0
 80031fa:	bf08      	it	eq
 80031fc:	f04f 0a01 	moveq.w	sl, #1
 8003200:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8003204:	9314      	str	r3, [sp, #80]	; 0x50
 8003206:	9b07      	ldr	r3, [sp, #28]
 8003208:	2b00      	cmp	r3, #0
 800320a:	da15      	bge.n	8003238 <_vfprintf_r+0x4b0>
 800320c:	9b06      	ldr	r3, [sp, #24]
 800320e:	930e      	str	r3, [sp, #56]	; 0x38
 8003210:	9b07      	ldr	r3, [sp, #28]
 8003212:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003216:	930f      	str	r3, [sp, #60]	; 0x3c
 8003218:	232d      	movs	r3, #45	; 0x2d
 800321a:	930c      	str	r3, [sp, #48]	; 0x30
 800321c:	9b02      	ldr	r3, [sp, #8]
 800321e:	f023 0720 	bic.w	r7, r3, #32
 8003222:	2f46      	cmp	r7, #70	; 0x46
 8003224:	d00e      	beq.n	8003244 <_vfprintf_r+0x4bc>
 8003226:	2f45      	cmp	r7, #69	; 0x45
 8003228:	d146      	bne.n	80032b8 <_vfprintf_r+0x530>
 800322a:	f10a 0601 	add.w	r6, sl, #1
 800322e:	2102      	movs	r1, #2
 8003230:	e00a      	b.n	8003248 <_vfprintf_r+0x4c0>
 8003232:	f04f 0a06 	mov.w	sl, #6
 8003236:	e7e3      	b.n	8003200 <_vfprintf_r+0x478>
 8003238:	ed9d 7b06 	vldr	d7, [sp, #24]
 800323c:	2300      	movs	r3, #0
 800323e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003242:	e7ea      	b.n	800321a <_vfprintf_r+0x492>
 8003244:	4656      	mov	r6, sl
 8003246:	2103      	movs	r1, #3
 8003248:	ab1d      	add	r3, sp, #116	; 0x74
 800324a:	9301      	str	r3, [sp, #4]
 800324c:	ab1a      	add	r3, sp, #104	; 0x68
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	4632      	mov	r2, r6
 8003252:	ab19      	add	r3, sp, #100	; 0x64
 8003254:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8003258:	4658      	mov	r0, fp
 800325a:	f000 ff0d 	bl	8004078 <_dtoa_r>
 800325e:	2f47      	cmp	r7, #71	; 0x47
 8003260:	4681      	mov	r9, r0
 8003262:	d102      	bne.n	800326a <_vfprintf_r+0x4e2>
 8003264:	07eb      	lsls	r3, r5, #31
 8003266:	f140 858c 	bpl.w	8003d82 <_vfprintf_r+0xffa>
 800326a:	eb09 0306 	add.w	r3, r9, r6
 800326e:	2f46      	cmp	r7, #70	; 0x46
 8003270:	9303      	str	r3, [sp, #12]
 8003272:	d111      	bne.n	8003298 <_vfprintf_r+0x510>
 8003274:	f899 3000 	ldrb.w	r3, [r9]
 8003278:	2b30      	cmp	r3, #48	; 0x30
 800327a:	d109      	bne.n	8003290 <_vfprintf_r+0x508>
 800327c:	2200      	movs	r2, #0
 800327e:	2300      	movs	r3, #0
 8003280:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003284:	f7fd fc1c 	bl	8000ac0 <__aeabi_dcmpeq>
 8003288:	b910      	cbnz	r0, 8003290 <_vfprintf_r+0x508>
 800328a:	f1c6 0601 	rsb	r6, r6, #1
 800328e:	9619      	str	r6, [sp, #100]	; 0x64
 8003290:	9a03      	ldr	r2, [sp, #12]
 8003292:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003294:	441a      	add	r2, r3
 8003296:	9203      	str	r2, [sp, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	2300      	movs	r3, #0
 800329c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80032a0:	f7fd fc0e 	bl	8000ac0 <__aeabi_dcmpeq>
 80032a4:	b990      	cbnz	r0, 80032cc <_vfprintf_r+0x544>
 80032a6:	2230      	movs	r2, #48	; 0x30
 80032a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80032aa:	9903      	ldr	r1, [sp, #12]
 80032ac:	4299      	cmp	r1, r3
 80032ae:	d90f      	bls.n	80032d0 <_vfprintf_r+0x548>
 80032b0:	1c59      	adds	r1, r3, #1
 80032b2:	911d      	str	r1, [sp, #116]	; 0x74
 80032b4:	701a      	strb	r2, [r3, #0]
 80032b6:	e7f7      	b.n	80032a8 <_vfprintf_r+0x520>
 80032b8:	4656      	mov	r6, sl
 80032ba:	e7b8      	b.n	800322e <_vfprintf_r+0x4a6>
 80032bc:	08006818 	.word	0x08006818
 80032c0:	7fefffff 	.word	0x7fefffff
 80032c4:	08006808 	.word	0x08006808
 80032c8:	0800680c 	.word	0x0800680c
 80032cc:	9b03      	ldr	r3, [sp, #12]
 80032ce:	931d      	str	r3, [sp, #116]	; 0x74
 80032d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80032d2:	2f47      	cmp	r7, #71	; 0x47
 80032d4:	eba3 0309 	sub.w	r3, r3, r9
 80032d8:	9303      	str	r3, [sp, #12]
 80032da:	f040 80f8 	bne.w	80034ce <_vfprintf_r+0x746>
 80032de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80032e0:	1cdf      	adds	r7, r3, #3
 80032e2:	db02      	blt.n	80032ea <_vfprintf_r+0x562>
 80032e4:	459a      	cmp	sl, r3
 80032e6:	f280 811f 	bge.w	8003528 <_vfprintf_r+0x7a0>
 80032ea:	9b02      	ldr	r3, [sp, #8]
 80032ec:	3b02      	subs	r3, #2
 80032ee:	9302      	str	r3, [sp, #8]
 80032f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80032f2:	f89d 1008 	ldrb.w	r1, [sp, #8]
 80032f6:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 80032fa:	1e53      	subs	r3, r2, #1
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	9319      	str	r3, [sp, #100]	; 0x64
 8003300:	bfb6      	itet	lt
 8003302:	f1c2 0301 	rsblt	r3, r2, #1
 8003306:	222b      	movge	r2, #43	; 0x2b
 8003308:	222d      	movlt	r2, #45	; 0x2d
 800330a:	2b09      	cmp	r3, #9
 800330c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8003310:	f340 80fa 	ble.w	8003508 <_vfprintf_r+0x780>
 8003314:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8003318:	260a      	movs	r6, #10
 800331a:	fb93 f0f6 	sdiv	r0, r3, r6
 800331e:	fb06 3310 	mls	r3, r6, r0, r3
 8003322:	3330      	adds	r3, #48	; 0x30
 8003324:	2809      	cmp	r0, #9
 8003326:	f802 3c01 	strb.w	r3, [r2, #-1]
 800332a:	f102 31ff 	add.w	r1, r2, #4294967295
 800332e:	4603      	mov	r3, r0
 8003330:	f300 80e3 	bgt.w	80034fa <_vfprintf_r+0x772>
 8003334:	3330      	adds	r3, #48	; 0x30
 8003336:	f801 3c01 	strb.w	r3, [r1, #-1]
 800333a:	3a02      	subs	r2, #2
 800333c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8003340:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8003344:	4282      	cmp	r2, r0
 8003346:	4619      	mov	r1, r3
 8003348:	f0c0 80d9 	bcc.w	80034fe <_vfprintf_r+0x776>
 800334c:	9a03      	ldr	r2, [sp, #12]
 800334e:	ab1b      	add	r3, sp, #108	; 0x6c
 8003350:	1acb      	subs	r3, r1, r3
 8003352:	2a01      	cmp	r2, #1
 8003354:	9310      	str	r3, [sp, #64]	; 0x40
 8003356:	eb03 0a02 	add.w	sl, r3, r2
 800335a:	dc03      	bgt.n	8003364 <_vfprintf_r+0x5dc>
 800335c:	f015 0301 	ands.w	r3, r5, #1
 8003360:	9308      	str	r3, [sp, #32]
 8003362:	d003      	beq.n	800336c <_vfprintf_r+0x5e4>
 8003364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003366:	449a      	add	sl, r3
 8003368:	2300      	movs	r3, #0
 800336a:	9308      	str	r3, [sp, #32]
 800336c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800336e:	b113      	cbz	r3, 8003376 <_vfprintf_r+0x5ee>
 8003370:	232d      	movs	r3, #45	; 0x2d
 8003372:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003376:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8003378:	2600      	movs	r6, #0
 800337a:	4556      	cmp	r6, sl
 800337c:	4633      	mov	r3, r6
 800337e:	bfb8      	it	lt
 8003380:	4653      	movlt	r3, sl
 8003382:	930c      	str	r3, [sp, #48]	; 0x30
 8003384:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003388:	b113      	cbz	r3, 8003390 <_vfprintf_r+0x608>
 800338a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800338c:	3301      	adds	r3, #1
 800338e:	930c      	str	r3, [sp, #48]	; 0x30
 8003390:	f015 0302 	ands.w	r3, r5, #2
 8003394:	9314      	str	r3, [sp, #80]	; 0x50
 8003396:	bf1e      	ittt	ne
 8003398:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 800339a:	3302      	addne	r3, #2
 800339c:	930c      	strne	r3, [sp, #48]	; 0x30
 800339e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80033a2:	9315      	str	r3, [sp, #84]	; 0x54
 80033a4:	d114      	bne.n	80033d0 <_vfprintf_r+0x648>
 80033a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80033a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80033aa:	1a9f      	subs	r7, r3, r2
 80033ac:	2f00      	cmp	r7, #0
 80033ae:	dd0f      	ble.n	80033d0 <_vfprintf_r+0x648>
 80033b0:	4ba8      	ldr	r3, [pc, #672]	; (8003654 <_vfprintf_r+0x8cc>)
 80033b2:	6023      	str	r3, [r4, #0]
 80033b4:	2f10      	cmp	r7, #16
 80033b6:	f300 81d3 	bgt.w	8003760 <_vfprintf_r+0x9d8>
 80033ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80033bc:	6067      	str	r7, [r4, #4]
 80033be:	441f      	add	r7, r3
 80033c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80033c2:	9721      	str	r7, [sp, #132]	; 0x84
 80033c4:	3301      	adds	r3, #1
 80033c6:	2b07      	cmp	r3, #7
 80033c8:	9320      	str	r3, [sp, #128]	; 0x80
 80033ca:	f300 81e0 	bgt.w	800378e <_vfprintf_r+0xa06>
 80033ce:	3408      	adds	r4, #8
 80033d0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80033d4:	b173      	cbz	r3, 80033f4 <_vfprintf_r+0x66c>
 80033d6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80033da:	6023      	str	r3, [r4, #0]
 80033dc:	2301      	movs	r3, #1
 80033de:	6063      	str	r3, [r4, #4]
 80033e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80033e2:	3301      	adds	r3, #1
 80033e4:	9321      	str	r3, [sp, #132]	; 0x84
 80033e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80033e8:	3301      	adds	r3, #1
 80033ea:	2b07      	cmp	r3, #7
 80033ec:	9320      	str	r3, [sp, #128]	; 0x80
 80033ee:	f300 81d8 	bgt.w	80037a2 <_vfprintf_r+0xa1a>
 80033f2:	3408      	adds	r4, #8
 80033f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80033f6:	b16b      	cbz	r3, 8003414 <_vfprintf_r+0x68c>
 80033f8:	ab18      	add	r3, sp, #96	; 0x60
 80033fa:	6023      	str	r3, [r4, #0]
 80033fc:	2302      	movs	r3, #2
 80033fe:	6063      	str	r3, [r4, #4]
 8003400:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003402:	3302      	adds	r3, #2
 8003404:	9321      	str	r3, [sp, #132]	; 0x84
 8003406:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003408:	3301      	adds	r3, #1
 800340a:	2b07      	cmp	r3, #7
 800340c:	9320      	str	r3, [sp, #128]	; 0x80
 800340e:	f300 81d2 	bgt.w	80037b6 <_vfprintf_r+0xa2e>
 8003412:	3408      	adds	r4, #8
 8003414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003416:	2b80      	cmp	r3, #128	; 0x80
 8003418:	d114      	bne.n	8003444 <_vfprintf_r+0x6bc>
 800341a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800341c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800341e:	1a9f      	subs	r7, r3, r2
 8003420:	2f00      	cmp	r7, #0
 8003422:	dd0f      	ble.n	8003444 <_vfprintf_r+0x6bc>
 8003424:	4b8c      	ldr	r3, [pc, #560]	; (8003658 <_vfprintf_r+0x8d0>)
 8003426:	6023      	str	r3, [r4, #0]
 8003428:	2f10      	cmp	r7, #16
 800342a:	f300 81ce 	bgt.w	80037ca <_vfprintf_r+0xa42>
 800342e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003430:	6067      	str	r7, [r4, #4]
 8003432:	441f      	add	r7, r3
 8003434:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003436:	9721      	str	r7, [sp, #132]	; 0x84
 8003438:	3301      	adds	r3, #1
 800343a:	2b07      	cmp	r3, #7
 800343c:	9320      	str	r3, [sp, #128]	; 0x80
 800343e:	f300 81dd 	bgt.w	80037fc <_vfprintf_r+0xa74>
 8003442:	3408      	adds	r4, #8
 8003444:	eba6 060a 	sub.w	r6, r6, sl
 8003448:	2e00      	cmp	r6, #0
 800344a:	dd0f      	ble.n	800346c <_vfprintf_r+0x6e4>
 800344c:	4f82      	ldr	r7, [pc, #520]	; (8003658 <_vfprintf_r+0x8d0>)
 800344e:	6027      	str	r7, [r4, #0]
 8003450:	2e10      	cmp	r6, #16
 8003452:	f300 81dd 	bgt.w	8003810 <_vfprintf_r+0xa88>
 8003456:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003458:	9821      	ldr	r0, [sp, #132]	; 0x84
 800345a:	6066      	str	r6, [r4, #4]
 800345c:	3301      	adds	r3, #1
 800345e:	4406      	add	r6, r0
 8003460:	2b07      	cmp	r3, #7
 8003462:	9621      	str	r6, [sp, #132]	; 0x84
 8003464:	9320      	str	r3, [sp, #128]	; 0x80
 8003466:	f300 81ea 	bgt.w	800383e <_vfprintf_r+0xab6>
 800346a:	3408      	adds	r4, #8
 800346c:	05e9      	lsls	r1, r5, #23
 800346e:	f100 81f0 	bmi.w	8003852 <_vfprintf_r+0xaca>
 8003472:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003474:	e884 0600 	stmia.w	r4, {r9, sl}
 8003478:	4453      	add	r3, sl
 800347a:	9321      	str	r3, [sp, #132]	; 0x84
 800347c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800347e:	3301      	adds	r3, #1
 8003480:	2b07      	cmp	r3, #7
 8003482:	9320      	str	r3, [sp, #128]	; 0x80
 8003484:	f340 841b 	ble.w	8003cbe <_vfprintf_r+0xf36>
 8003488:	aa1f      	add	r2, sp, #124	; 0x7c
 800348a:	4641      	mov	r1, r8
 800348c:	4658      	mov	r0, fp
 800348e:	f002 fc5a 	bl	8005d46 <__sprint_r>
 8003492:	2800      	cmp	r0, #0
 8003494:	f040 8433 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003498:	ac2c      	add	r4, sp, #176	; 0xb0
 800349a:	0768      	lsls	r0, r5, #29
 800349c:	f100 8412 	bmi.w	8003cc4 <_vfprintf_r+0xf3c>
 80034a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80034a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80034a6:	428a      	cmp	r2, r1
 80034a8:	bfac      	ite	ge
 80034aa:	189b      	addge	r3, r3, r2
 80034ac:	185b      	addlt	r3, r3, r1
 80034ae:	930a      	str	r3, [sp, #40]	; 0x28
 80034b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034b2:	b13b      	cbz	r3, 80034c4 <_vfprintf_r+0x73c>
 80034b4:	aa1f      	add	r2, sp, #124	; 0x7c
 80034b6:	4641      	mov	r1, r8
 80034b8:	4658      	mov	r0, fp
 80034ba:	f002 fc44 	bl	8005d46 <__sprint_r>
 80034be:	2800      	cmp	r0, #0
 80034c0:	f040 841d 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80034c4:	2300      	movs	r3, #0
 80034c6:	9320      	str	r3, [sp, #128]	; 0x80
 80034c8:	9f04      	ldr	r7, [sp, #16]
 80034ca:	ac2c      	add	r4, sp, #176	; 0xb0
 80034cc:	e4e9      	b.n	8002ea2 <_vfprintf_r+0x11a>
 80034ce:	9b02      	ldr	r3, [sp, #8]
 80034d0:	2b65      	cmp	r3, #101	; 0x65
 80034d2:	f77f af0d 	ble.w	80032f0 <_vfprintf_r+0x568>
 80034d6:	9b02      	ldr	r3, [sp, #8]
 80034d8:	2b66      	cmp	r3, #102	; 0x66
 80034da:	d125      	bne.n	8003528 <_vfprintf_r+0x7a0>
 80034dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80034de:	2b00      	cmp	r3, #0
 80034e0:	dd1a      	ble.n	8003518 <_vfprintf_r+0x790>
 80034e2:	f1ba 0f00 	cmp.w	sl, #0
 80034e6:	d101      	bne.n	80034ec <_vfprintf_r+0x764>
 80034e8:	07ee      	lsls	r6, r5, #31
 80034ea:	d502      	bpl.n	80034f2 <_vfprintf_r+0x76a>
 80034ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034ee:	4413      	add	r3, r2
 80034f0:	4453      	add	r3, sl
 80034f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80034f4:	9208      	str	r2, [sp, #32]
 80034f6:	469a      	mov	sl, r3
 80034f8:	e738      	b.n	800336c <_vfprintf_r+0x5e4>
 80034fa:	460a      	mov	r2, r1
 80034fc:	e70d      	b.n	800331a <_vfprintf_r+0x592>
 80034fe:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003502:	f803 1b01 	strb.w	r1, [r3], #1
 8003506:	e71d      	b.n	8003344 <_vfprintf_r+0x5bc>
 8003508:	2230      	movs	r2, #48	; 0x30
 800350a:	4413      	add	r3, r2
 800350c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8003510:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8003514:	a91c      	add	r1, sp, #112	; 0x70
 8003516:	e719      	b.n	800334c <_vfprintf_r+0x5c4>
 8003518:	f1ba 0f00 	cmp.w	sl, #0
 800351c:	d101      	bne.n	8003522 <_vfprintf_r+0x79a>
 800351e:	07ed      	lsls	r5, r5, #31
 8003520:	d515      	bpl.n	800354e <_vfprintf_r+0x7c6>
 8003522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003524:	3301      	adds	r3, #1
 8003526:	e7e3      	b.n	80034f0 <_vfprintf_r+0x768>
 8003528:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800352a:	9b03      	ldr	r3, [sp, #12]
 800352c:	429a      	cmp	r2, r3
 800352e:	db06      	blt.n	800353e <_vfprintf_r+0x7b6>
 8003530:	07e8      	lsls	r0, r5, #31
 8003532:	d50e      	bpl.n	8003552 <_vfprintf_r+0x7ca>
 8003534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003536:	4413      	add	r3, r2
 8003538:	2267      	movs	r2, #103	; 0x67
 800353a:	9202      	str	r2, [sp, #8]
 800353c:	e7d9      	b.n	80034f2 <_vfprintf_r+0x76a>
 800353e:	9b03      	ldr	r3, [sp, #12]
 8003540:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003542:	2a00      	cmp	r2, #0
 8003544:	440b      	add	r3, r1
 8003546:	dcf7      	bgt.n	8003538 <_vfprintf_r+0x7b0>
 8003548:	f1c2 0201 	rsb	r2, r2, #1
 800354c:	e7f3      	b.n	8003536 <_vfprintf_r+0x7ae>
 800354e:	2301      	movs	r3, #1
 8003550:	e7cf      	b.n	80034f2 <_vfprintf_r+0x76a>
 8003552:	4613      	mov	r3, r2
 8003554:	e7f0      	b.n	8003538 <_vfprintf_r+0x7b0>
 8003556:	b10b      	cbz	r3, 800355c <_vfprintf_r+0x7d4>
 8003558:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800355c:	f015 0f20 	tst.w	r5, #32
 8003560:	f107 0304 	add.w	r3, r7, #4
 8003564:	d008      	beq.n	8003578 <_vfprintf_r+0x7f0>
 8003566:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	17ce      	asrs	r6, r1, #31
 800356c:	4608      	mov	r0, r1
 800356e:	4631      	mov	r1, r6
 8003570:	e9c2 0100 	strd	r0, r1, [r2]
 8003574:	461f      	mov	r7, r3
 8003576:	e494      	b.n	8002ea2 <_vfprintf_r+0x11a>
 8003578:	06e9      	lsls	r1, r5, #27
 800357a:	d503      	bpl.n	8003584 <_vfprintf_r+0x7fc>
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003580:	6011      	str	r1, [r2, #0]
 8003582:	e7f7      	b.n	8003574 <_vfprintf_r+0x7ec>
 8003584:	066a      	lsls	r2, r5, #25
 8003586:	d5f9      	bpl.n	800357c <_vfprintf_r+0x7f4>
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800358e:	8011      	strh	r1, [r2, #0]
 8003590:	e7f0      	b.n	8003574 <_vfprintf_r+0x7ec>
 8003592:	f045 0510 	orr.w	r5, r5, #16
 8003596:	f015 0320 	ands.w	r3, r5, #32
 800359a:	d022      	beq.n	80035e2 <_vfprintf_r+0x85a>
 800359c:	3707      	adds	r7, #7
 800359e:	f027 0707 	bic.w	r7, r7, #7
 80035a2:	f107 0308 	add.w	r3, r7, #8
 80035a6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80035aa:	9304      	str	r3, [sp, #16]
 80035ac:	2300      	movs	r3, #0
 80035ae:	2200      	movs	r2, #0
 80035b0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80035b4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80035b8:	f000 83e8 	beq.w	8003d8c <_vfprintf_r+0x1004>
 80035bc:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80035c0:	9208      	str	r2, [sp, #32]
 80035c2:	ea56 0207 	orrs.w	r2, r6, r7
 80035c6:	f040 83e6 	bne.w	8003d96 <_vfprintf_r+0x100e>
 80035ca:	f1ba 0f00 	cmp.w	sl, #0
 80035ce:	f000 80a9 	beq.w	8003724 <_vfprintf_r+0x99c>
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d075      	beq.n	80036c2 <_vfprintf_r+0x93a>
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	f000 8090 	beq.w	80036fc <_vfprintf_r+0x974>
 80035dc:	2600      	movs	r6, #0
 80035de:	2700      	movs	r7, #0
 80035e0:	e3df      	b.n	8003da2 <_vfprintf_r+0x101a>
 80035e2:	1d3a      	adds	r2, r7, #4
 80035e4:	f015 0110 	ands.w	r1, r5, #16
 80035e8:	9204      	str	r2, [sp, #16]
 80035ea:	d002      	beq.n	80035f2 <_vfprintf_r+0x86a>
 80035ec:	683e      	ldr	r6, [r7, #0]
 80035ee:	2700      	movs	r7, #0
 80035f0:	e7dd      	b.n	80035ae <_vfprintf_r+0x826>
 80035f2:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80035f6:	d0f9      	beq.n	80035ec <_vfprintf_r+0x864>
 80035f8:	883e      	ldrh	r6, [r7, #0]
 80035fa:	2700      	movs	r7, #0
 80035fc:	e7d6      	b.n	80035ac <_vfprintf_r+0x824>
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	9304      	str	r3, [sp, #16]
 8003602:	2330      	movs	r3, #48	; 0x30
 8003604:	2278      	movs	r2, #120	; 0x78
 8003606:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800360a:	4b14      	ldr	r3, [pc, #80]	; (800365c <_vfprintf_r+0x8d4>)
 800360c:	683e      	ldr	r6, [r7, #0]
 800360e:	9311      	str	r3, [sp, #68]	; 0x44
 8003610:	2700      	movs	r7, #0
 8003612:	f045 0502 	orr.w	r5, r5, #2
 8003616:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800361a:	2302      	movs	r3, #2
 800361c:	9202      	str	r2, [sp, #8]
 800361e:	e7c6      	b.n	80035ae <_vfprintf_r+0x826>
 8003620:	1d3b      	adds	r3, r7, #4
 8003622:	2600      	movs	r6, #0
 8003624:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003628:	9304      	str	r3, [sp, #16]
 800362a:	f8d7 9000 	ldr.w	r9, [r7]
 800362e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003632:	d00a      	beq.n	800364a <_vfprintf_r+0x8c2>
 8003634:	4652      	mov	r2, sl
 8003636:	4631      	mov	r1, r6
 8003638:	4648      	mov	r0, r9
 800363a:	f7fc fdc9 	bl	80001d0 <memchr>
 800363e:	2800      	cmp	r0, #0
 8003640:	f000 808c 	beq.w	800375c <_vfprintf_r+0x9d4>
 8003644:	eba0 0a09 	sub.w	sl, r0, r9
 8003648:	e5cb      	b.n	80031e2 <_vfprintf_r+0x45a>
 800364a:	4648      	mov	r0, r9
 800364c:	f7fc fe10 	bl	8000270 <strlen>
 8003650:	4682      	mov	sl, r0
 8003652:	e5c6      	b.n	80031e2 <_vfprintf_r+0x45a>
 8003654:	0800683c 	.word	0x0800683c
 8003658:	0800684c 	.word	0x0800684c
 800365c:	08006829 	.word	0x08006829
 8003660:	f045 0510 	orr.w	r5, r5, #16
 8003664:	06ae      	lsls	r6, r5, #26
 8003666:	d509      	bpl.n	800367c <_vfprintf_r+0x8f4>
 8003668:	3707      	adds	r7, #7
 800366a:	f027 0707 	bic.w	r7, r7, #7
 800366e:	f107 0308 	add.w	r3, r7, #8
 8003672:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003676:	9304      	str	r3, [sp, #16]
 8003678:	2301      	movs	r3, #1
 800367a:	e798      	b.n	80035ae <_vfprintf_r+0x826>
 800367c:	1d3b      	adds	r3, r7, #4
 800367e:	f015 0f10 	tst.w	r5, #16
 8003682:	9304      	str	r3, [sp, #16]
 8003684:	d001      	beq.n	800368a <_vfprintf_r+0x902>
 8003686:	683e      	ldr	r6, [r7, #0]
 8003688:	e002      	b.n	8003690 <_vfprintf_r+0x908>
 800368a:	0668      	lsls	r0, r5, #25
 800368c:	d5fb      	bpl.n	8003686 <_vfprintf_r+0x8fe>
 800368e:	883e      	ldrh	r6, [r7, #0]
 8003690:	2700      	movs	r7, #0
 8003692:	e7f1      	b.n	8003678 <_vfprintf_r+0x8f0>
 8003694:	b10b      	cbz	r3, 800369a <_vfprintf_r+0x912>
 8003696:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800369a:	4ba2      	ldr	r3, [pc, #648]	; (8003924 <_vfprintf_r+0xb9c>)
 800369c:	e4ca      	b.n	8003034 <_vfprintf_r+0x2ac>
 800369e:	1d3b      	adds	r3, r7, #4
 80036a0:	f015 0f10 	tst.w	r5, #16
 80036a4:	9304      	str	r3, [sp, #16]
 80036a6:	d001      	beq.n	80036ac <_vfprintf_r+0x924>
 80036a8:	683e      	ldr	r6, [r7, #0]
 80036aa:	e002      	b.n	80036b2 <_vfprintf_r+0x92a>
 80036ac:	066a      	lsls	r2, r5, #25
 80036ae:	d5fb      	bpl.n	80036a8 <_vfprintf_r+0x920>
 80036b0:	883e      	ldrh	r6, [r7, #0]
 80036b2:	2700      	movs	r7, #0
 80036b4:	e4ca      	b.n	800304c <_vfprintf_r+0x2c4>
 80036b6:	464b      	mov	r3, r9
 80036b8:	e374      	b.n	8003da4 <_vfprintf_r+0x101c>
 80036ba:	2f00      	cmp	r7, #0
 80036bc:	bf08      	it	eq
 80036be:	2e0a      	cmpeq	r6, #10
 80036c0:	d205      	bcs.n	80036ce <_vfprintf_r+0x946>
 80036c2:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 80036c6:	3630      	adds	r6, #48	; 0x30
 80036c8:	f809 6d41 	strb.w	r6, [r9, #-65]!
 80036cc:	e385      	b.n	8003dda <_vfprintf_r+0x1052>
 80036ce:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80036d2:	4630      	mov	r0, r6
 80036d4:	4639      	mov	r1, r7
 80036d6:	220a      	movs	r2, #10
 80036d8:	2300      	movs	r3, #0
 80036da:	f7fd fab1 	bl	8000c40 <__aeabi_uldivmod>
 80036de:	3230      	adds	r2, #48	; 0x30
 80036e0:	f809 2d01 	strb.w	r2, [r9, #-1]!
 80036e4:	2300      	movs	r3, #0
 80036e6:	4630      	mov	r0, r6
 80036e8:	4639      	mov	r1, r7
 80036ea:	220a      	movs	r2, #10
 80036ec:	f7fd faa8 	bl	8000c40 <__aeabi_uldivmod>
 80036f0:	4606      	mov	r6, r0
 80036f2:	460f      	mov	r7, r1
 80036f4:	ea56 0307 	orrs.w	r3, r6, r7
 80036f8:	d1eb      	bne.n	80036d2 <_vfprintf_r+0x94a>
 80036fa:	e36e      	b.n	8003dda <_vfprintf_r+0x1052>
 80036fc:	2600      	movs	r6, #0
 80036fe:	2700      	movs	r7, #0
 8003700:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003704:	f006 030f 	and.w	r3, r6, #15
 8003708:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800370a:	5cd3      	ldrb	r3, [r2, r3]
 800370c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8003710:	0933      	lsrs	r3, r6, #4
 8003712:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003716:	093a      	lsrs	r2, r7, #4
 8003718:	461e      	mov	r6, r3
 800371a:	4617      	mov	r7, r2
 800371c:	ea56 0307 	orrs.w	r3, r6, r7
 8003720:	d1f0      	bne.n	8003704 <_vfprintf_r+0x97c>
 8003722:	e35a      	b.n	8003dda <_vfprintf_r+0x1052>
 8003724:	b93b      	cbnz	r3, 8003736 <_vfprintf_r+0x9ae>
 8003726:	07e8      	lsls	r0, r5, #31
 8003728:	d505      	bpl.n	8003736 <_vfprintf_r+0x9ae>
 800372a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800372e:	2330      	movs	r3, #48	; 0x30
 8003730:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8003734:	e351      	b.n	8003dda <_vfprintf_r+0x1052>
 8003736:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800373a:	e34e      	b.n	8003dda <_vfprintf_r+0x1052>
 800373c:	b10b      	cbz	r3, 8003742 <_vfprintf_r+0x9ba>
 800373e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003742:	9b02      	ldr	r3, [sp, #8]
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8302 	beq.w	8003d4e <_vfprintf_r+0xfc6>
 800374a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800374e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003752:	2600      	movs	r6, #0
 8003754:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003758:	9704      	str	r7, [sp, #16]
 800375a:	e4e9      	b.n	8003130 <_vfprintf_r+0x3a8>
 800375c:	4606      	mov	r6, r0
 800375e:	e540      	b.n	80031e2 <_vfprintf_r+0x45a>
 8003760:	2310      	movs	r3, #16
 8003762:	6063      	str	r3, [r4, #4]
 8003764:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003766:	3310      	adds	r3, #16
 8003768:	9321      	str	r3, [sp, #132]	; 0x84
 800376a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800376c:	3301      	adds	r3, #1
 800376e:	2b07      	cmp	r3, #7
 8003770:	9320      	str	r3, [sp, #128]	; 0x80
 8003772:	dc02      	bgt.n	800377a <_vfprintf_r+0x9f2>
 8003774:	3408      	adds	r4, #8
 8003776:	3f10      	subs	r7, #16
 8003778:	e61a      	b.n	80033b0 <_vfprintf_r+0x628>
 800377a:	aa1f      	add	r2, sp, #124	; 0x7c
 800377c:	4641      	mov	r1, r8
 800377e:	4658      	mov	r0, fp
 8003780:	f002 fae1 	bl	8005d46 <__sprint_r>
 8003784:	2800      	cmp	r0, #0
 8003786:	f040 82ba 	bne.w	8003cfe <_vfprintf_r+0xf76>
 800378a:	ac2c      	add	r4, sp, #176	; 0xb0
 800378c:	e7f3      	b.n	8003776 <_vfprintf_r+0x9ee>
 800378e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003790:	4641      	mov	r1, r8
 8003792:	4658      	mov	r0, fp
 8003794:	f002 fad7 	bl	8005d46 <__sprint_r>
 8003798:	2800      	cmp	r0, #0
 800379a:	f040 82b0 	bne.w	8003cfe <_vfprintf_r+0xf76>
 800379e:	ac2c      	add	r4, sp, #176	; 0xb0
 80037a0:	e616      	b.n	80033d0 <_vfprintf_r+0x648>
 80037a2:	aa1f      	add	r2, sp, #124	; 0x7c
 80037a4:	4641      	mov	r1, r8
 80037a6:	4658      	mov	r0, fp
 80037a8:	f002 facd 	bl	8005d46 <__sprint_r>
 80037ac:	2800      	cmp	r0, #0
 80037ae:	f040 82a6 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80037b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80037b4:	e61e      	b.n	80033f4 <_vfprintf_r+0x66c>
 80037b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80037b8:	4641      	mov	r1, r8
 80037ba:	4658      	mov	r0, fp
 80037bc:	f002 fac3 	bl	8005d46 <__sprint_r>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	f040 829c 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80037c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80037c8:	e624      	b.n	8003414 <_vfprintf_r+0x68c>
 80037ca:	2210      	movs	r2, #16
 80037cc:	6062      	str	r2, [r4, #4]
 80037ce:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80037d0:	3210      	adds	r2, #16
 80037d2:	9221      	str	r2, [sp, #132]	; 0x84
 80037d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80037d6:	3201      	adds	r2, #1
 80037d8:	2a07      	cmp	r2, #7
 80037da:	9220      	str	r2, [sp, #128]	; 0x80
 80037dc:	dc02      	bgt.n	80037e4 <_vfprintf_r+0xa5c>
 80037de:	3408      	adds	r4, #8
 80037e0:	3f10      	subs	r7, #16
 80037e2:	e620      	b.n	8003426 <_vfprintf_r+0x69e>
 80037e4:	aa1f      	add	r2, sp, #124	; 0x7c
 80037e6:	4641      	mov	r1, r8
 80037e8:	4658      	mov	r0, fp
 80037ea:	9314      	str	r3, [sp, #80]	; 0x50
 80037ec:	f002 faab 	bl	8005d46 <__sprint_r>
 80037f0:	2800      	cmp	r0, #0
 80037f2:	f040 8284 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80037f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80037f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80037fa:	e7f1      	b.n	80037e0 <_vfprintf_r+0xa58>
 80037fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80037fe:	4641      	mov	r1, r8
 8003800:	4658      	mov	r0, fp
 8003802:	f002 faa0 	bl	8005d46 <__sprint_r>
 8003806:	2800      	cmp	r0, #0
 8003808:	f040 8279 	bne.w	8003cfe <_vfprintf_r+0xf76>
 800380c:	ac2c      	add	r4, sp, #176	; 0xb0
 800380e:	e619      	b.n	8003444 <_vfprintf_r+0x6bc>
 8003810:	2310      	movs	r3, #16
 8003812:	6063      	str	r3, [r4, #4]
 8003814:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003816:	3310      	adds	r3, #16
 8003818:	9321      	str	r3, [sp, #132]	; 0x84
 800381a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800381c:	3301      	adds	r3, #1
 800381e:	2b07      	cmp	r3, #7
 8003820:	9320      	str	r3, [sp, #128]	; 0x80
 8003822:	dc02      	bgt.n	800382a <_vfprintf_r+0xaa2>
 8003824:	3408      	adds	r4, #8
 8003826:	3e10      	subs	r6, #16
 8003828:	e611      	b.n	800344e <_vfprintf_r+0x6c6>
 800382a:	aa1f      	add	r2, sp, #124	; 0x7c
 800382c:	4641      	mov	r1, r8
 800382e:	4658      	mov	r0, fp
 8003830:	f002 fa89 	bl	8005d46 <__sprint_r>
 8003834:	2800      	cmp	r0, #0
 8003836:	f040 8262 	bne.w	8003cfe <_vfprintf_r+0xf76>
 800383a:	ac2c      	add	r4, sp, #176	; 0xb0
 800383c:	e7f3      	b.n	8003826 <_vfprintf_r+0xa9e>
 800383e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003840:	4641      	mov	r1, r8
 8003842:	4658      	mov	r0, fp
 8003844:	f002 fa7f 	bl	8005d46 <__sprint_r>
 8003848:	2800      	cmp	r0, #0
 800384a:	f040 8258 	bne.w	8003cfe <_vfprintf_r+0xf76>
 800384e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003850:	e60c      	b.n	800346c <_vfprintf_r+0x6e4>
 8003852:	9b02      	ldr	r3, [sp, #8]
 8003854:	2b65      	cmp	r3, #101	; 0x65
 8003856:	f340 81ad 	ble.w	8003bb4 <_vfprintf_r+0xe2c>
 800385a:	2200      	movs	r2, #0
 800385c:	2300      	movs	r3, #0
 800385e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003862:	f7fd f92d 	bl	8000ac0 <__aeabi_dcmpeq>
 8003866:	2800      	cmp	r0, #0
 8003868:	d062      	beq.n	8003930 <_vfprintf_r+0xba8>
 800386a:	4b2f      	ldr	r3, [pc, #188]	; (8003928 <_vfprintf_r+0xba0>)
 800386c:	6023      	str	r3, [r4, #0]
 800386e:	2301      	movs	r3, #1
 8003870:	6063      	str	r3, [r4, #4]
 8003872:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003874:	3301      	adds	r3, #1
 8003876:	9321      	str	r3, [sp, #132]	; 0x84
 8003878:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800387a:	3301      	adds	r3, #1
 800387c:	2b07      	cmp	r3, #7
 800387e:	9320      	str	r3, [sp, #128]	; 0x80
 8003880:	dc25      	bgt.n	80038ce <_vfprintf_r+0xb46>
 8003882:	3408      	adds	r4, #8
 8003884:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003886:	9a03      	ldr	r2, [sp, #12]
 8003888:	4293      	cmp	r3, r2
 800388a:	db02      	blt.n	8003892 <_vfprintf_r+0xb0a>
 800388c:	07ea      	lsls	r2, r5, #31
 800388e:	f57f ae04 	bpl.w	800349a <_vfprintf_r+0x712>
 8003892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003894:	6023      	str	r3, [r4, #0]
 8003896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003898:	6063      	str	r3, [r4, #4]
 800389a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800389c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800389e:	4413      	add	r3, r2
 80038a0:	9321      	str	r3, [sp, #132]	; 0x84
 80038a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80038a4:	3301      	adds	r3, #1
 80038a6:	2b07      	cmp	r3, #7
 80038a8:	9320      	str	r3, [sp, #128]	; 0x80
 80038aa:	dc1a      	bgt.n	80038e2 <_vfprintf_r+0xb5a>
 80038ac:	3408      	adds	r4, #8
 80038ae:	9b03      	ldr	r3, [sp, #12]
 80038b0:	1e5e      	subs	r6, r3, #1
 80038b2:	2e00      	cmp	r6, #0
 80038b4:	f77f adf1 	ble.w	800349a <_vfprintf_r+0x712>
 80038b8:	4f1c      	ldr	r7, [pc, #112]	; (800392c <_vfprintf_r+0xba4>)
 80038ba:	f04f 0910 	mov.w	r9, #16
 80038be:	2e10      	cmp	r6, #16
 80038c0:	6027      	str	r7, [r4, #0]
 80038c2:	dc18      	bgt.n	80038f6 <_vfprintf_r+0xb6e>
 80038c4:	6066      	str	r6, [r4, #4]
 80038c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80038c8:	441e      	add	r6, r3
 80038ca:	9621      	str	r6, [sp, #132]	; 0x84
 80038cc:	e5d6      	b.n	800347c <_vfprintf_r+0x6f4>
 80038ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80038d0:	4641      	mov	r1, r8
 80038d2:	4658      	mov	r0, fp
 80038d4:	f002 fa37 	bl	8005d46 <__sprint_r>
 80038d8:	2800      	cmp	r0, #0
 80038da:	f040 8210 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80038de:	ac2c      	add	r4, sp, #176	; 0xb0
 80038e0:	e7d0      	b.n	8003884 <_vfprintf_r+0xafc>
 80038e2:	aa1f      	add	r2, sp, #124	; 0x7c
 80038e4:	4641      	mov	r1, r8
 80038e6:	4658      	mov	r0, fp
 80038e8:	f002 fa2d 	bl	8005d46 <__sprint_r>
 80038ec:	2800      	cmp	r0, #0
 80038ee:	f040 8206 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80038f2:	ac2c      	add	r4, sp, #176	; 0xb0
 80038f4:	e7db      	b.n	80038ae <_vfprintf_r+0xb26>
 80038f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80038f8:	f8c4 9004 	str.w	r9, [r4, #4]
 80038fc:	3310      	adds	r3, #16
 80038fe:	9321      	str	r3, [sp, #132]	; 0x84
 8003900:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003902:	3301      	adds	r3, #1
 8003904:	2b07      	cmp	r3, #7
 8003906:	9320      	str	r3, [sp, #128]	; 0x80
 8003908:	dc02      	bgt.n	8003910 <_vfprintf_r+0xb88>
 800390a:	3408      	adds	r4, #8
 800390c:	3e10      	subs	r6, #16
 800390e:	e7d6      	b.n	80038be <_vfprintf_r+0xb36>
 8003910:	aa1f      	add	r2, sp, #124	; 0x7c
 8003912:	4641      	mov	r1, r8
 8003914:	4658      	mov	r0, fp
 8003916:	f002 fa16 	bl	8005d46 <__sprint_r>
 800391a:	2800      	cmp	r0, #0
 800391c:	f040 81ef 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003920:	ac2c      	add	r4, sp, #176	; 0xb0
 8003922:	e7f3      	b.n	800390c <_vfprintf_r+0xb84>
 8003924:	08006829 	.word	0x08006829
 8003928:	0800683a 	.word	0x0800683a
 800392c:	0800684c 	.word	0x0800684c
 8003930:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003932:	2b00      	cmp	r3, #0
 8003934:	dc7a      	bgt.n	8003a2c <_vfprintf_r+0xca4>
 8003936:	4b9d      	ldr	r3, [pc, #628]	; (8003bac <_vfprintf_r+0xe24>)
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	2301      	movs	r3, #1
 800393c:	6063      	str	r3, [r4, #4]
 800393e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003940:	3301      	adds	r3, #1
 8003942:	9321      	str	r3, [sp, #132]	; 0x84
 8003944:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003946:	3301      	adds	r3, #1
 8003948:	2b07      	cmp	r3, #7
 800394a:	9320      	str	r3, [sp, #128]	; 0x80
 800394c:	dc44      	bgt.n	80039d8 <_vfprintf_r+0xc50>
 800394e:	3408      	adds	r4, #8
 8003950:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003952:	b923      	cbnz	r3, 800395e <_vfprintf_r+0xbd6>
 8003954:	9b03      	ldr	r3, [sp, #12]
 8003956:	b913      	cbnz	r3, 800395e <_vfprintf_r+0xbd6>
 8003958:	07eb      	lsls	r3, r5, #31
 800395a:	f57f ad9e 	bpl.w	800349a <_vfprintf_r+0x712>
 800395e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003960:	6023      	str	r3, [r4, #0]
 8003962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003964:	6063      	str	r3, [r4, #4]
 8003966:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003968:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800396a:	4413      	add	r3, r2
 800396c:	9321      	str	r3, [sp, #132]	; 0x84
 800396e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003970:	3301      	adds	r3, #1
 8003972:	2b07      	cmp	r3, #7
 8003974:	9320      	str	r3, [sp, #128]	; 0x80
 8003976:	dc39      	bgt.n	80039ec <_vfprintf_r+0xc64>
 8003978:	f104 0308 	add.w	r3, r4, #8
 800397c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800397e:	2e00      	cmp	r6, #0
 8003980:	da19      	bge.n	80039b6 <_vfprintf_r+0xc2e>
 8003982:	4f8b      	ldr	r7, [pc, #556]	; (8003bb0 <_vfprintf_r+0xe28>)
 8003984:	4276      	negs	r6, r6
 8003986:	2410      	movs	r4, #16
 8003988:	2e10      	cmp	r6, #16
 800398a:	601f      	str	r7, [r3, #0]
 800398c:	dc38      	bgt.n	8003a00 <_vfprintf_r+0xc78>
 800398e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003990:	605e      	str	r6, [r3, #4]
 8003992:	4416      	add	r6, r2
 8003994:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003996:	9621      	str	r6, [sp, #132]	; 0x84
 8003998:	3201      	adds	r2, #1
 800399a:	2a07      	cmp	r2, #7
 800399c:	f103 0308 	add.w	r3, r3, #8
 80039a0:	9220      	str	r2, [sp, #128]	; 0x80
 80039a2:	dd08      	ble.n	80039b6 <_vfprintf_r+0xc2e>
 80039a4:	aa1f      	add	r2, sp, #124	; 0x7c
 80039a6:	4641      	mov	r1, r8
 80039a8:	4658      	mov	r0, fp
 80039aa:	f002 f9cc 	bl	8005d46 <__sprint_r>
 80039ae:	2800      	cmp	r0, #0
 80039b0:	f040 81a5 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80039b4:	ab2c      	add	r3, sp, #176	; 0xb0
 80039b6:	9a03      	ldr	r2, [sp, #12]
 80039b8:	605a      	str	r2, [r3, #4]
 80039ba:	9903      	ldr	r1, [sp, #12]
 80039bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80039be:	f8c3 9000 	str.w	r9, [r3]
 80039c2:	440a      	add	r2, r1
 80039c4:	9221      	str	r2, [sp, #132]	; 0x84
 80039c6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80039c8:	3201      	adds	r2, #1
 80039ca:	2a07      	cmp	r2, #7
 80039cc:	9220      	str	r2, [sp, #128]	; 0x80
 80039ce:	f73f ad5b 	bgt.w	8003488 <_vfprintf_r+0x700>
 80039d2:	f103 0408 	add.w	r4, r3, #8
 80039d6:	e560      	b.n	800349a <_vfprintf_r+0x712>
 80039d8:	aa1f      	add	r2, sp, #124	; 0x7c
 80039da:	4641      	mov	r1, r8
 80039dc:	4658      	mov	r0, fp
 80039de:	f002 f9b2 	bl	8005d46 <__sprint_r>
 80039e2:	2800      	cmp	r0, #0
 80039e4:	f040 818b 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80039e8:	ac2c      	add	r4, sp, #176	; 0xb0
 80039ea:	e7b1      	b.n	8003950 <_vfprintf_r+0xbc8>
 80039ec:	aa1f      	add	r2, sp, #124	; 0x7c
 80039ee:	4641      	mov	r1, r8
 80039f0:	4658      	mov	r0, fp
 80039f2:	f002 f9a8 	bl	8005d46 <__sprint_r>
 80039f6:	2800      	cmp	r0, #0
 80039f8:	f040 8181 	bne.w	8003cfe <_vfprintf_r+0xf76>
 80039fc:	ab2c      	add	r3, sp, #176	; 0xb0
 80039fe:	e7bd      	b.n	800397c <_vfprintf_r+0xbf4>
 8003a00:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003a02:	605c      	str	r4, [r3, #4]
 8003a04:	3210      	adds	r2, #16
 8003a06:	9221      	str	r2, [sp, #132]	; 0x84
 8003a08:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003a0a:	3201      	adds	r2, #1
 8003a0c:	2a07      	cmp	r2, #7
 8003a0e:	9220      	str	r2, [sp, #128]	; 0x80
 8003a10:	dc02      	bgt.n	8003a18 <_vfprintf_r+0xc90>
 8003a12:	3308      	adds	r3, #8
 8003a14:	3e10      	subs	r6, #16
 8003a16:	e7b7      	b.n	8003988 <_vfprintf_r+0xc00>
 8003a18:	aa1f      	add	r2, sp, #124	; 0x7c
 8003a1a:	4641      	mov	r1, r8
 8003a1c:	4658      	mov	r0, fp
 8003a1e:	f002 f992 	bl	8005d46 <__sprint_r>
 8003a22:	2800      	cmp	r0, #0
 8003a24:	f040 816b 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003a28:	ab2c      	add	r3, sp, #176	; 0xb0
 8003a2a:	e7f3      	b.n	8003a14 <_vfprintf_r+0xc8c>
 8003a2c:	9b08      	ldr	r3, [sp, #32]
 8003a2e:	9a03      	ldr	r2, [sp, #12]
 8003a30:	4293      	cmp	r3, r2
 8003a32:	bfa8      	it	ge
 8003a34:	4613      	movge	r3, r2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	461e      	mov	r6, r3
 8003a3a:	dd0b      	ble.n	8003a54 <_vfprintf_r+0xccc>
 8003a3c:	6063      	str	r3, [r4, #4]
 8003a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a40:	f8c4 9000 	str.w	r9, [r4]
 8003a44:	4433      	add	r3, r6
 8003a46:	9321      	str	r3, [sp, #132]	; 0x84
 8003a48:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	2b07      	cmp	r3, #7
 8003a4e:	9320      	str	r3, [sp, #128]	; 0x80
 8003a50:	dc62      	bgt.n	8003b18 <_vfprintf_r+0xd90>
 8003a52:	3408      	adds	r4, #8
 8003a54:	9b08      	ldr	r3, [sp, #32]
 8003a56:	2e00      	cmp	r6, #0
 8003a58:	bfa8      	it	ge
 8003a5a:	1b9b      	subge	r3, r3, r6
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	461e      	mov	r6, r3
 8003a60:	dd0f      	ble.n	8003a82 <_vfprintf_r+0xcfa>
 8003a62:	4f53      	ldr	r7, [pc, #332]	; (8003bb0 <_vfprintf_r+0xe28>)
 8003a64:	f04f 0a10 	mov.w	sl, #16
 8003a68:	2e10      	cmp	r6, #16
 8003a6a:	6027      	str	r7, [r4, #0]
 8003a6c:	dc5e      	bgt.n	8003b2c <_vfprintf_r+0xda4>
 8003a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a70:	6066      	str	r6, [r4, #4]
 8003a72:	441e      	add	r6, r3
 8003a74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003a76:	9621      	str	r6, [sp, #132]	; 0x84
 8003a78:	3301      	adds	r3, #1
 8003a7a:	2b07      	cmp	r3, #7
 8003a7c:	9320      	str	r3, [sp, #128]	; 0x80
 8003a7e:	dc6c      	bgt.n	8003b5a <_vfprintf_r+0xdd2>
 8003a80:	3408      	adds	r4, #8
 8003a82:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a84:	9a03      	ldr	r2, [sp, #12]
 8003a86:	4293      	cmp	r3, r2
 8003a88:	db01      	blt.n	8003a8e <_vfprintf_r+0xd06>
 8003a8a:	07ef      	lsls	r7, r5, #31
 8003a8c:	d50d      	bpl.n	8003aaa <_vfprintf_r+0xd22>
 8003a8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a90:	6023      	str	r3, [r4, #0]
 8003a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a94:	6063      	str	r3, [r4, #4]
 8003a96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a9a:	4413      	add	r3, r2
 8003a9c:	9321      	str	r3, [sp, #132]	; 0x84
 8003a9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	2b07      	cmp	r3, #7
 8003aa4:	9320      	str	r3, [sp, #128]	; 0x80
 8003aa6:	dc62      	bgt.n	8003b6e <_vfprintf_r+0xde6>
 8003aa8:	3408      	adds	r4, #8
 8003aaa:	9b03      	ldr	r3, [sp, #12]
 8003aac:	9a08      	ldr	r2, [sp, #32]
 8003aae:	1a9e      	subs	r6, r3, r2
 8003ab0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ab2:	9a03      	ldr	r2, [sp, #12]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	429e      	cmp	r6, r3
 8003ab8:	bfa8      	it	ge
 8003aba:	461e      	movge	r6, r3
 8003abc:	2e00      	cmp	r6, #0
 8003abe:	dd0c      	ble.n	8003ada <_vfprintf_r+0xd52>
 8003ac0:	9b08      	ldr	r3, [sp, #32]
 8003ac2:	444b      	add	r3, r9
 8003ac4:	e884 0048 	stmia.w	r4, {r3, r6}
 8003ac8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003aca:	4433      	add	r3, r6
 8003acc:	9321      	str	r3, [sp, #132]	; 0x84
 8003ace:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	2b07      	cmp	r3, #7
 8003ad4:	9320      	str	r3, [sp, #128]	; 0x80
 8003ad6:	dc54      	bgt.n	8003b82 <_vfprintf_r+0xdfa>
 8003ad8:	3408      	adds	r4, #8
 8003ada:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003adc:	9a03      	ldr	r2, [sp, #12]
 8003ade:	2e00      	cmp	r6, #0
 8003ae0:	eba2 0303 	sub.w	r3, r2, r3
 8003ae4:	bfac      	ite	ge
 8003ae6:	1b9e      	subge	r6, r3, r6
 8003ae8:	461e      	movlt	r6, r3
 8003aea:	2e00      	cmp	r6, #0
 8003aec:	f77f acd5 	ble.w	800349a <_vfprintf_r+0x712>
 8003af0:	4f2f      	ldr	r7, [pc, #188]	; (8003bb0 <_vfprintf_r+0xe28>)
 8003af2:	f04f 0910 	mov.w	r9, #16
 8003af6:	2e10      	cmp	r6, #16
 8003af8:	6027      	str	r7, [r4, #0]
 8003afa:	f77f aee3 	ble.w	80038c4 <_vfprintf_r+0xb3c>
 8003afe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b00:	f8c4 9004 	str.w	r9, [r4, #4]
 8003b04:	3310      	adds	r3, #16
 8003b06:	9321      	str	r3, [sp, #132]	; 0x84
 8003b08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	2b07      	cmp	r3, #7
 8003b0e:	9320      	str	r3, [sp, #128]	; 0x80
 8003b10:	dc41      	bgt.n	8003b96 <_vfprintf_r+0xe0e>
 8003b12:	3408      	adds	r4, #8
 8003b14:	3e10      	subs	r6, #16
 8003b16:	e7ee      	b.n	8003af6 <_vfprintf_r+0xd6e>
 8003b18:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b1a:	4641      	mov	r1, r8
 8003b1c:	4658      	mov	r0, fp
 8003b1e:	f002 f912 	bl	8005d46 <__sprint_r>
 8003b22:	2800      	cmp	r0, #0
 8003b24:	f040 80eb 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003b28:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b2a:	e793      	b.n	8003a54 <_vfprintf_r+0xccc>
 8003b2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b2e:	f8c4 a004 	str.w	sl, [r4, #4]
 8003b32:	3310      	adds	r3, #16
 8003b34:	9321      	str	r3, [sp, #132]	; 0x84
 8003b36:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003b38:	3301      	adds	r3, #1
 8003b3a:	2b07      	cmp	r3, #7
 8003b3c:	9320      	str	r3, [sp, #128]	; 0x80
 8003b3e:	dc02      	bgt.n	8003b46 <_vfprintf_r+0xdbe>
 8003b40:	3408      	adds	r4, #8
 8003b42:	3e10      	subs	r6, #16
 8003b44:	e790      	b.n	8003a68 <_vfprintf_r+0xce0>
 8003b46:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b48:	4641      	mov	r1, r8
 8003b4a:	4658      	mov	r0, fp
 8003b4c:	f002 f8fb 	bl	8005d46 <__sprint_r>
 8003b50:	2800      	cmp	r0, #0
 8003b52:	f040 80d4 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003b56:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b58:	e7f3      	b.n	8003b42 <_vfprintf_r+0xdba>
 8003b5a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b5c:	4641      	mov	r1, r8
 8003b5e:	4658      	mov	r0, fp
 8003b60:	f002 f8f1 	bl	8005d46 <__sprint_r>
 8003b64:	2800      	cmp	r0, #0
 8003b66:	f040 80ca 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003b6a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b6c:	e789      	b.n	8003a82 <_vfprintf_r+0xcfa>
 8003b6e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b70:	4641      	mov	r1, r8
 8003b72:	4658      	mov	r0, fp
 8003b74:	f002 f8e7 	bl	8005d46 <__sprint_r>
 8003b78:	2800      	cmp	r0, #0
 8003b7a:	f040 80c0 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003b7e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b80:	e793      	b.n	8003aaa <_vfprintf_r+0xd22>
 8003b82:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b84:	4641      	mov	r1, r8
 8003b86:	4658      	mov	r0, fp
 8003b88:	f002 f8dd 	bl	8005d46 <__sprint_r>
 8003b8c:	2800      	cmp	r0, #0
 8003b8e:	f040 80b6 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003b92:	ac2c      	add	r4, sp, #176	; 0xb0
 8003b94:	e7a1      	b.n	8003ada <_vfprintf_r+0xd52>
 8003b96:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b98:	4641      	mov	r1, r8
 8003b9a:	4658      	mov	r0, fp
 8003b9c:	f002 f8d3 	bl	8005d46 <__sprint_r>
 8003ba0:	2800      	cmp	r0, #0
 8003ba2:	f040 80ac 	bne.w	8003cfe <_vfprintf_r+0xf76>
 8003ba6:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ba8:	e7b4      	b.n	8003b14 <_vfprintf_r+0xd8c>
 8003baa:	bf00      	nop
 8003bac:	0800683a 	.word	0x0800683a
 8003bb0:	0800684c 	.word	0x0800684c
 8003bb4:	9b03      	ldr	r3, [sp, #12]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	dc01      	bgt.n	8003bbe <_vfprintf_r+0xe36>
 8003bba:	07ee      	lsls	r6, r5, #31
 8003bbc:	d576      	bpl.n	8003cac <_vfprintf_r+0xf24>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	6063      	str	r3, [r4, #4]
 8003bc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bc4:	f8c4 9000 	str.w	r9, [r4]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	9321      	str	r3, [sp, #132]	; 0x84
 8003bcc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003bce:	3301      	adds	r3, #1
 8003bd0:	2b07      	cmp	r3, #7
 8003bd2:	9320      	str	r3, [sp, #128]	; 0x80
 8003bd4:	dc36      	bgt.n	8003c44 <_vfprintf_r+0xebc>
 8003bd6:	3408      	adds	r4, #8
 8003bd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bda:	6023      	str	r3, [r4, #0]
 8003bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bde:	6063      	str	r3, [r4, #4]
 8003be0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003be4:	4413      	add	r3, r2
 8003be6:	9321      	str	r3, [sp, #132]	; 0x84
 8003be8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003bea:	3301      	adds	r3, #1
 8003bec:	2b07      	cmp	r3, #7
 8003bee:	9320      	str	r3, [sp, #128]	; 0x80
 8003bf0:	dc31      	bgt.n	8003c56 <_vfprintf_r+0xece>
 8003bf2:	3408      	adds	r4, #8
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003bfc:	f7fc ff60 	bl	8000ac0 <__aeabi_dcmpeq>
 8003c00:	9b03      	ldr	r3, [sp, #12]
 8003c02:	1e5e      	subs	r6, r3, #1
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d12f      	bne.n	8003c68 <_vfprintf_r+0xee0>
 8003c08:	f109 0301 	add.w	r3, r9, #1
 8003c0c:	e884 0048 	stmia.w	r4, {r3, r6}
 8003c10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c12:	9a03      	ldr	r2, [sp, #12]
 8003c14:	3b01      	subs	r3, #1
 8003c16:	4413      	add	r3, r2
 8003c18:	9321      	str	r3, [sp, #132]	; 0x84
 8003c1a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	2b07      	cmp	r3, #7
 8003c20:	9320      	str	r3, [sp, #128]	; 0x80
 8003c22:	dd4a      	ble.n	8003cba <_vfprintf_r+0xf32>
 8003c24:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c26:	4641      	mov	r1, r8
 8003c28:	4658      	mov	r0, fp
 8003c2a:	f002 f88c 	bl	8005d46 <__sprint_r>
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	d165      	bne.n	8003cfe <_vfprintf_r+0xf76>
 8003c32:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c34:	ab1b      	add	r3, sp, #108	; 0x6c
 8003c36:	6023      	str	r3, [r4, #0]
 8003c38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003c3a:	6063      	str	r3, [r4, #4]
 8003c3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003c3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c40:	4413      	add	r3, r2
 8003c42:	e41a      	b.n	800347a <_vfprintf_r+0x6f2>
 8003c44:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c46:	4641      	mov	r1, r8
 8003c48:	4658      	mov	r0, fp
 8003c4a:	f002 f87c 	bl	8005d46 <__sprint_r>
 8003c4e:	2800      	cmp	r0, #0
 8003c50:	d155      	bne.n	8003cfe <_vfprintf_r+0xf76>
 8003c52:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c54:	e7c0      	b.n	8003bd8 <_vfprintf_r+0xe50>
 8003c56:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c58:	4641      	mov	r1, r8
 8003c5a:	4658      	mov	r0, fp
 8003c5c:	f002 f873 	bl	8005d46 <__sprint_r>
 8003c60:	2800      	cmp	r0, #0
 8003c62:	d14c      	bne.n	8003cfe <_vfprintf_r+0xf76>
 8003c64:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c66:	e7c5      	b.n	8003bf4 <_vfprintf_r+0xe6c>
 8003c68:	2e00      	cmp	r6, #0
 8003c6a:	dde3      	ble.n	8003c34 <_vfprintf_r+0xeac>
 8003c6c:	4f60      	ldr	r7, [pc, #384]	; (8003df0 <_vfprintf_r+0x1068>)
 8003c6e:	f04f 0910 	mov.w	r9, #16
 8003c72:	2e10      	cmp	r6, #16
 8003c74:	6027      	str	r7, [r4, #0]
 8003c76:	dc04      	bgt.n	8003c82 <_vfprintf_r+0xefa>
 8003c78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c7a:	6066      	str	r6, [r4, #4]
 8003c7c:	441e      	add	r6, r3
 8003c7e:	9621      	str	r6, [sp, #132]	; 0x84
 8003c80:	e7cb      	b.n	8003c1a <_vfprintf_r+0xe92>
 8003c82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c84:	f8c4 9004 	str.w	r9, [r4, #4]
 8003c88:	3310      	adds	r3, #16
 8003c8a:	9321      	str	r3, [sp, #132]	; 0x84
 8003c8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c8e:	3301      	adds	r3, #1
 8003c90:	2b07      	cmp	r3, #7
 8003c92:	9320      	str	r3, [sp, #128]	; 0x80
 8003c94:	dc02      	bgt.n	8003c9c <_vfprintf_r+0xf14>
 8003c96:	3408      	adds	r4, #8
 8003c98:	3e10      	subs	r6, #16
 8003c9a:	e7ea      	b.n	8003c72 <_vfprintf_r+0xeea>
 8003c9c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c9e:	4641      	mov	r1, r8
 8003ca0:	4658      	mov	r0, fp
 8003ca2:	f002 f850 	bl	8005d46 <__sprint_r>
 8003ca6:	bb50      	cbnz	r0, 8003cfe <_vfprintf_r+0xf76>
 8003ca8:	ac2c      	add	r4, sp, #176	; 0xb0
 8003caa:	e7f5      	b.n	8003c98 <_vfprintf_r+0xf10>
 8003cac:	2301      	movs	r3, #1
 8003cae:	6063      	str	r3, [r4, #4]
 8003cb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cb2:	f8c4 9000 	str.w	r9, [r4]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	e7ae      	b.n	8003c18 <_vfprintf_r+0xe90>
 8003cba:	3408      	adds	r4, #8
 8003cbc:	e7ba      	b.n	8003c34 <_vfprintf_r+0xeac>
 8003cbe:	3408      	adds	r4, #8
 8003cc0:	f7ff bbeb 	b.w	800349a <_vfprintf_r+0x712>
 8003cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003cc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003cc8:	1a9d      	subs	r5, r3, r2
 8003cca:	2d00      	cmp	r5, #0
 8003ccc:	f77f abe8 	ble.w	80034a0 <_vfprintf_r+0x718>
 8003cd0:	2610      	movs	r6, #16
 8003cd2:	4b48      	ldr	r3, [pc, #288]	; (8003df4 <_vfprintf_r+0x106c>)
 8003cd4:	6023      	str	r3, [r4, #0]
 8003cd6:	2d10      	cmp	r5, #16
 8003cd8:	dc24      	bgt.n	8003d24 <_vfprintf_r+0xf9c>
 8003cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cdc:	6065      	str	r5, [r4, #4]
 8003cde:	441d      	add	r5, r3
 8003ce0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ce2:	9521      	str	r5, [sp, #132]	; 0x84
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	2b07      	cmp	r3, #7
 8003ce8:	9320      	str	r3, [sp, #128]	; 0x80
 8003cea:	f77f abd9 	ble.w	80034a0 <_vfprintf_r+0x718>
 8003cee:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cf0:	4641      	mov	r1, r8
 8003cf2:	4658      	mov	r0, fp
 8003cf4:	f002 f827 	bl	8005d46 <__sprint_r>
 8003cf8:	2800      	cmp	r0, #0
 8003cfa:	f43f abd1 	beq.w	80034a0 <_vfprintf_r+0x718>
 8003cfe:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8003d02:	07d9      	lsls	r1, r3, #31
 8003d04:	d407      	bmi.n	8003d16 <_vfprintf_r+0xf8e>
 8003d06:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003d0a:	059a      	lsls	r2, r3, #22
 8003d0c:	d403      	bmi.n	8003d16 <_vfprintf_r+0xf8e>
 8003d0e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8003d12:	f001 fa66 	bl	80051e2 <__retarget_lock_release_recursive>
 8003d16:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003d1a:	065b      	lsls	r3, r3, #25
 8003d1c:	f57f a8af 	bpl.w	8002e7e <_vfprintf_r+0xf6>
 8003d20:	f7ff b882 	b.w	8002e28 <_vfprintf_r+0xa0>
 8003d24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d26:	6066      	str	r6, [r4, #4]
 8003d28:	3310      	adds	r3, #16
 8003d2a:	9321      	str	r3, [sp, #132]	; 0x84
 8003d2c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d2e:	3301      	adds	r3, #1
 8003d30:	2b07      	cmp	r3, #7
 8003d32:	9320      	str	r3, [sp, #128]	; 0x80
 8003d34:	dc02      	bgt.n	8003d3c <_vfprintf_r+0xfb4>
 8003d36:	3408      	adds	r4, #8
 8003d38:	3d10      	subs	r5, #16
 8003d3a:	e7ca      	b.n	8003cd2 <_vfprintf_r+0xf4a>
 8003d3c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d3e:	4641      	mov	r1, r8
 8003d40:	4658      	mov	r0, fp
 8003d42:	f002 f800 	bl	8005d46 <__sprint_r>
 8003d46:	2800      	cmp	r0, #0
 8003d48:	d1d9      	bne.n	8003cfe <_vfprintf_r+0xf76>
 8003d4a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d4c:	e7f4      	b.n	8003d38 <_vfprintf_r+0xfb0>
 8003d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d50:	b913      	cbnz	r3, 8003d58 <_vfprintf_r+0xfd0>
 8003d52:	2300      	movs	r3, #0
 8003d54:	9320      	str	r3, [sp, #128]	; 0x80
 8003d56:	e7d2      	b.n	8003cfe <_vfprintf_r+0xf76>
 8003d58:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d5a:	4641      	mov	r1, r8
 8003d5c:	4658      	mov	r0, fp
 8003d5e:	f001 fff2 	bl	8005d46 <__sprint_r>
 8003d62:	2800      	cmp	r0, #0
 8003d64:	d0f5      	beq.n	8003d52 <_vfprintf_r+0xfca>
 8003d66:	e7ca      	b.n	8003cfe <_vfprintf_r+0xf76>
 8003d68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003d6c:	4610      	mov	r0, r2
 8003d6e:	4619      	mov	r1, r3
 8003d70:	f7fc fed8 	bl	8000b24 <__aeabi_dcmpun>
 8003d74:	2800      	cmp	r0, #0
 8003d76:	f43f aa36 	beq.w	80031e6 <_vfprintf_r+0x45e>
 8003d7a:	4b1f      	ldr	r3, [pc, #124]	; (8003df8 <_vfprintf_r+0x1070>)
 8003d7c:	4a1f      	ldr	r2, [pc, #124]	; (8003dfc <_vfprintf_r+0x1074>)
 8003d7e:	f7ff ba26 	b.w	80031ce <_vfprintf_r+0x446>
 8003d82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003d84:	1a1b      	subs	r3, r3, r0
 8003d86:	9303      	str	r3, [sp, #12]
 8003d88:	f7ff baa9 	b.w	80032de <_vfprintf_r+0x556>
 8003d8c:	ea56 0207 	orrs.w	r2, r6, r7
 8003d90:	9508      	str	r5, [sp, #32]
 8003d92:	f43f ac1e 	beq.w	80035d2 <_vfprintf_r+0x84a>
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	f43f ac8f 	beq.w	80036ba <_vfprintf_r+0x932>
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	f43f acaf 	beq.w	8003700 <_vfprintf_r+0x978>
 8003da2:	ab2c      	add	r3, sp, #176	; 0xb0
 8003da4:	08f1      	lsrs	r1, r6, #3
 8003da6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8003daa:	08f8      	lsrs	r0, r7, #3
 8003dac:	f006 0207 	and.w	r2, r6, #7
 8003db0:	4607      	mov	r7, r0
 8003db2:	460e      	mov	r6, r1
 8003db4:	3230      	adds	r2, #48	; 0x30
 8003db6:	ea56 0107 	orrs.w	r1, r6, r7
 8003dba:	f103 39ff 	add.w	r9, r3, #4294967295
 8003dbe:	f803 2c01 	strb.w	r2, [r3, #-1]
 8003dc2:	f47f ac78 	bne.w	80036b6 <_vfprintf_r+0x92e>
 8003dc6:	9908      	ldr	r1, [sp, #32]
 8003dc8:	07cd      	lsls	r5, r1, #31
 8003dca:	d506      	bpl.n	8003dda <_vfprintf_r+0x1052>
 8003dcc:	2a30      	cmp	r2, #48	; 0x30
 8003dce:	d004      	beq.n	8003dda <_vfprintf_r+0x1052>
 8003dd0:	2230      	movs	r2, #48	; 0x30
 8003dd2:	f809 2c01 	strb.w	r2, [r9, #-1]
 8003dd6:	f1a3 0902 	sub.w	r9, r3, #2
 8003dda:	4656      	mov	r6, sl
 8003ddc:	2300      	movs	r3, #0
 8003dde:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8003de2:	9d08      	ldr	r5, [sp, #32]
 8003de4:	9308      	str	r3, [sp, #32]
 8003de6:	ebaa 0a09 	sub.w	sl, sl, r9
 8003dea:	f7ff bac6 	b.w	800337a <_vfprintf_r+0x5f2>
 8003dee:	bf00      	nop
 8003df0:	0800684c 	.word	0x0800684c
 8003df4:	0800683c 	.word	0x0800683c
 8003df8:	08006810 	.word	0x08006810
 8003dfc:	08006814 	.word	0x08006814

08003e00 <__sbprintf>:
 8003e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e02:	460c      	mov	r4, r1
 8003e04:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8003e08:	461f      	mov	r7, r3
 8003e0a:	8989      	ldrh	r1, [r1, #12]
 8003e0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e0e:	9319      	str	r3, [sp, #100]	; 0x64
 8003e10:	89e3      	ldrh	r3, [r4, #14]
 8003e12:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003e16:	f021 0102 	bic.w	r1, r1, #2
 8003e1a:	6a23      	ldr	r3, [r4, #32]
 8003e1c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8003e20:	9308      	str	r3, [sp, #32]
 8003e22:	a91a      	add	r1, sp, #104	; 0x68
 8003e24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003e26:	930a      	str	r3, [sp, #40]	; 0x28
 8003e28:	4615      	mov	r5, r2
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	4606      	mov	r6, r0
 8003e2e:	9100      	str	r1, [sp, #0]
 8003e30:	9104      	str	r1, [sp, #16]
 8003e32:	a816      	add	r0, sp, #88	; 0x58
 8003e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e38:	9102      	str	r1, [sp, #8]
 8003e3a:	9105      	str	r1, [sp, #20]
 8003e3c:	9306      	str	r3, [sp, #24]
 8003e3e:	f001 f9cd 	bl	80051dc <__retarget_lock_init_recursive>
 8003e42:	462a      	mov	r2, r5
 8003e44:	463b      	mov	r3, r7
 8003e46:	4669      	mov	r1, sp
 8003e48:	4630      	mov	r0, r6
 8003e4a:	f7fe ff9d 	bl	8002d88 <_vfprintf_r>
 8003e4e:	1e05      	subs	r5, r0, #0
 8003e50:	db07      	blt.n	8003e62 <__sbprintf+0x62>
 8003e52:	4669      	mov	r1, sp
 8003e54:	4630      	mov	r0, r6
 8003e56:	f000 ff6f 	bl	8004d38 <_fflush_r>
 8003e5a:	2800      	cmp	r0, #0
 8003e5c:	bf18      	it	ne
 8003e5e:	f04f 35ff 	movne.w	r5, #4294967295
 8003e62:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8003e66:	9816      	ldr	r0, [sp, #88]	; 0x58
 8003e68:	065b      	lsls	r3, r3, #25
 8003e6a:	bf42      	ittt	mi
 8003e6c:	89a3      	ldrhmi	r3, [r4, #12]
 8003e6e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8003e72:	81a3      	strhmi	r3, [r4, #12]
 8003e74:	f001 f9b3 	bl	80051de <__retarget_lock_close_recursive>
 8003e78:	4628      	mov	r0, r5
 8003e7a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8003e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e80 <__swsetup_r>:
 8003e80:	4b32      	ldr	r3, [pc, #200]	; (8003f4c <__swsetup_r+0xcc>)
 8003e82:	b570      	push	{r4, r5, r6, lr}
 8003e84:	681d      	ldr	r5, [r3, #0]
 8003e86:	4606      	mov	r6, r0
 8003e88:	460c      	mov	r4, r1
 8003e8a:	b125      	cbz	r5, 8003e96 <__swsetup_r+0x16>
 8003e8c:	69ab      	ldr	r3, [r5, #24]
 8003e8e:	b913      	cbnz	r3, 8003e96 <__swsetup_r+0x16>
 8003e90:	4628      	mov	r0, r5
 8003e92:	f000 ffe5 	bl	8004e60 <__sinit>
 8003e96:	4b2e      	ldr	r3, [pc, #184]	; (8003f50 <__swsetup_r+0xd0>)
 8003e98:	429c      	cmp	r4, r3
 8003e9a:	d10f      	bne.n	8003ebc <__swsetup_r+0x3c>
 8003e9c:	686c      	ldr	r4, [r5, #4]
 8003e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ea2:	b29a      	uxth	r2, r3
 8003ea4:	0715      	lsls	r5, r2, #28
 8003ea6:	d42c      	bmi.n	8003f02 <__swsetup_r+0x82>
 8003ea8:	06d0      	lsls	r0, r2, #27
 8003eaa:	d411      	bmi.n	8003ed0 <__swsetup_r+0x50>
 8003eac:	2209      	movs	r2, #9
 8003eae:	6032      	str	r2, [r6, #0]
 8003eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eb4:	81a3      	strh	r3, [r4, #12]
 8003eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eba:	bd70      	pop	{r4, r5, r6, pc}
 8003ebc:	4b25      	ldr	r3, [pc, #148]	; (8003f54 <__swsetup_r+0xd4>)
 8003ebe:	429c      	cmp	r4, r3
 8003ec0:	d101      	bne.n	8003ec6 <__swsetup_r+0x46>
 8003ec2:	68ac      	ldr	r4, [r5, #8]
 8003ec4:	e7eb      	b.n	8003e9e <__swsetup_r+0x1e>
 8003ec6:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <__swsetup_r+0xd8>)
 8003ec8:	429c      	cmp	r4, r3
 8003eca:	bf08      	it	eq
 8003ecc:	68ec      	ldreq	r4, [r5, #12]
 8003ece:	e7e6      	b.n	8003e9e <__swsetup_r+0x1e>
 8003ed0:	0751      	lsls	r1, r2, #29
 8003ed2:	d512      	bpl.n	8003efa <__swsetup_r+0x7a>
 8003ed4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ed6:	b141      	cbz	r1, 8003eea <__swsetup_r+0x6a>
 8003ed8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003edc:	4299      	cmp	r1, r3
 8003ede:	d002      	beq.n	8003ee6 <__swsetup_r+0x66>
 8003ee0:	4630      	mov	r0, r6
 8003ee2:	f001 f893 	bl	800500c <_free_r>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	6363      	str	r3, [r4, #52]	; 0x34
 8003eea:	89a3      	ldrh	r3, [r4, #12]
 8003eec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003ef0:	81a3      	strh	r3, [r4, #12]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	6063      	str	r3, [r4, #4]
 8003ef6:	6923      	ldr	r3, [r4, #16]
 8003ef8:	6023      	str	r3, [r4, #0]
 8003efa:	89a3      	ldrh	r3, [r4, #12]
 8003efc:	f043 0308 	orr.w	r3, r3, #8
 8003f00:	81a3      	strh	r3, [r4, #12]
 8003f02:	6923      	ldr	r3, [r4, #16]
 8003f04:	b94b      	cbnz	r3, 8003f1a <__swsetup_r+0x9a>
 8003f06:	89a3      	ldrh	r3, [r4, #12]
 8003f08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f10:	d003      	beq.n	8003f1a <__swsetup_r+0x9a>
 8003f12:	4621      	mov	r1, r4
 8003f14:	4630      	mov	r0, r6
 8003f16:	f001 f991 	bl	800523c <__smakebuf_r>
 8003f1a:	89a2      	ldrh	r2, [r4, #12]
 8003f1c:	f012 0301 	ands.w	r3, r2, #1
 8003f20:	d00c      	beq.n	8003f3c <__swsetup_r+0xbc>
 8003f22:	2300      	movs	r3, #0
 8003f24:	60a3      	str	r3, [r4, #8]
 8003f26:	6963      	ldr	r3, [r4, #20]
 8003f28:	425b      	negs	r3, r3
 8003f2a:	61a3      	str	r3, [r4, #24]
 8003f2c:	6923      	ldr	r3, [r4, #16]
 8003f2e:	b953      	cbnz	r3, 8003f46 <__swsetup_r+0xc6>
 8003f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f34:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003f38:	d1ba      	bne.n	8003eb0 <__swsetup_r+0x30>
 8003f3a:	bd70      	pop	{r4, r5, r6, pc}
 8003f3c:	0792      	lsls	r2, r2, #30
 8003f3e:	bf58      	it	pl
 8003f40:	6963      	ldrpl	r3, [r4, #20]
 8003f42:	60a3      	str	r3, [r4, #8]
 8003f44:	e7f2      	b.n	8003f2c <__swsetup_r+0xac>
 8003f46:	2000      	movs	r0, #0
 8003f48:	e7f7      	b.n	8003f3a <__swsetup_r+0xba>
 8003f4a:	bf00      	nop
 8003f4c:	20000010 	.word	0x20000010
 8003f50:	0800688c 	.word	0x0800688c
 8003f54:	080068ac 	.word	0x080068ac
 8003f58:	0800686c 	.word	0x0800686c

08003f5c <quorem>:
 8003f5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f60:	6903      	ldr	r3, [r0, #16]
 8003f62:	690c      	ldr	r4, [r1, #16]
 8003f64:	429c      	cmp	r4, r3
 8003f66:	4680      	mov	r8, r0
 8003f68:	f300 8082 	bgt.w	8004070 <quorem+0x114>
 8003f6c:	3c01      	subs	r4, #1
 8003f6e:	f101 0714 	add.w	r7, r1, #20
 8003f72:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8003f76:	f100 0614 	add.w	r6, r0, #20
 8003f7a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003f7e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003f82:	eb06 030e 	add.w	r3, r6, lr
 8003f86:	3501      	adds	r5, #1
 8003f88:	eb07 090e 	add.w	r9, r7, lr
 8003f8c:	9301      	str	r3, [sp, #4]
 8003f8e:	fbb0 f5f5 	udiv	r5, r0, r5
 8003f92:	b395      	cbz	r5, 8003ffa <quorem+0x9e>
 8003f94:	f04f 0a00 	mov.w	sl, #0
 8003f98:	4638      	mov	r0, r7
 8003f9a:	46b4      	mov	ip, r6
 8003f9c:	46d3      	mov	fp, sl
 8003f9e:	f850 2b04 	ldr.w	r2, [r0], #4
 8003fa2:	b293      	uxth	r3, r2
 8003fa4:	fb05 a303 	mla	r3, r5, r3, sl
 8003fa8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	ebab 0303 	sub.w	r3, fp, r3
 8003fb2:	0c12      	lsrs	r2, r2, #16
 8003fb4:	f8bc b000 	ldrh.w	fp, [ip]
 8003fb8:	fb05 a202 	mla	r2, r5, r2, sl
 8003fbc:	fa13 f38b 	uxtah	r3, r3, fp
 8003fc0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003fc4:	fa1f fb82 	uxth.w	fp, r2
 8003fc8:	f8dc 2000 	ldr.w	r2, [ip]
 8003fcc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003fd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003fda:	4581      	cmp	r9, r0
 8003fdc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003fe0:	f84c 3b04 	str.w	r3, [ip], #4
 8003fe4:	d2db      	bcs.n	8003f9e <quorem+0x42>
 8003fe6:	f856 300e 	ldr.w	r3, [r6, lr]
 8003fea:	b933      	cbnz	r3, 8003ffa <quorem+0x9e>
 8003fec:	9b01      	ldr	r3, [sp, #4]
 8003fee:	3b04      	subs	r3, #4
 8003ff0:	429e      	cmp	r6, r3
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	d330      	bcc.n	8004058 <quorem+0xfc>
 8003ff6:	f8c8 4010 	str.w	r4, [r8, #16]
 8003ffa:	4640      	mov	r0, r8
 8003ffc:	f001 fd89 	bl	8005b12 <__mcmp>
 8004000:	2800      	cmp	r0, #0
 8004002:	db25      	blt.n	8004050 <quorem+0xf4>
 8004004:	3501      	adds	r5, #1
 8004006:	4630      	mov	r0, r6
 8004008:	f04f 0e00 	mov.w	lr, #0
 800400c:	f857 2b04 	ldr.w	r2, [r7], #4
 8004010:	f8d0 c000 	ldr.w	ip, [r0]
 8004014:	b293      	uxth	r3, r2
 8004016:	ebae 0303 	sub.w	r3, lr, r3
 800401a:	0c12      	lsrs	r2, r2, #16
 800401c:	fa13 f38c 	uxtah	r3, r3, ip
 8004020:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004024:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004028:	b29b      	uxth	r3, r3
 800402a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800402e:	45b9      	cmp	r9, r7
 8004030:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004034:	f840 3b04 	str.w	r3, [r0], #4
 8004038:	d2e8      	bcs.n	800400c <quorem+0xb0>
 800403a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800403e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004042:	b92a      	cbnz	r2, 8004050 <quorem+0xf4>
 8004044:	3b04      	subs	r3, #4
 8004046:	429e      	cmp	r6, r3
 8004048:	461a      	mov	r2, r3
 800404a:	d30b      	bcc.n	8004064 <quorem+0x108>
 800404c:	f8c8 4010 	str.w	r4, [r8, #16]
 8004050:	4628      	mov	r0, r5
 8004052:	b003      	add	sp, #12
 8004054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004058:	6812      	ldr	r2, [r2, #0]
 800405a:	3b04      	subs	r3, #4
 800405c:	2a00      	cmp	r2, #0
 800405e:	d1ca      	bne.n	8003ff6 <quorem+0x9a>
 8004060:	3c01      	subs	r4, #1
 8004062:	e7c5      	b.n	8003ff0 <quorem+0x94>
 8004064:	6812      	ldr	r2, [r2, #0]
 8004066:	3b04      	subs	r3, #4
 8004068:	2a00      	cmp	r2, #0
 800406a:	d1ef      	bne.n	800404c <quorem+0xf0>
 800406c:	3c01      	subs	r4, #1
 800406e:	e7ea      	b.n	8004046 <quorem+0xea>
 8004070:	2000      	movs	r0, #0
 8004072:	e7ee      	b.n	8004052 <quorem+0xf6>
 8004074:	0000      	movs	r0, r0
	...

08004078 <_dtoa_r>:
 8004078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800407c:	ec57 6b10 	vmov	r6, r7, d0
 8004080:	b097      	sub	sp, #92	; 0x5c
 8004082:	e9cd 6700 	strd	r6, r7, [sp]
 8004086:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004088:	9107      	str	r1, [sp, #28]
 800408a:	4604      	mov	r4, r0
 800408c:	920a      	str	r2, [sp, #40]	; 0x28
 800408e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004090:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004092:	b93e      	cbnz	r6, 80040a4 <_dtoa_r+0x2c>
 8004094:	2010      	movs	r0, #16
 8004096:	f001 f911 	bl	80052bc <malloc>
 800409a:	6260      	str	r0, [r4, #36]	; 0x24
 800409c:	6046      	str	r6, [r0, #4]
 800409e:	6086      	str	r6, [r0, #8]
 80040a0:	6006      	str	r6, [r0, #0]
 80040a2:	60c6      	str	r6, [r0, #12]
 80040a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040a6:	6819      	ldr	r1, [r3, #0]
 80040a8:	b151      	cbz	r1, 80040c0 <_dtoa_r+0x48>
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	604a      	str	r2, [r1, #4]
 80040ae:	2301      	movs	r3, #1
 80040b0:	4093      	lsls	r3, r2
 80040b2:	608b      	str	r3, [r1, #8]
 80040b4:	4620      	mov	r0, r4
 80040b6:	f001 fb57 	bl	8005768 <_Bfree>
 80040ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	9b01      	ldr	r3, [sp, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	bfbf      	itttt	lt
 80040c6:	2301      	movlt	r3, #1
 80040c8:	602b      	strlt	r3, [r5, #0]
 80040ca:	9b01      	ldrlt	r3, [sp, #4]
 80040cc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80040d0:	bfb2      	itee	lt
 80040d2:	9301      	strlt	r3, [sp, #4]
 80040d4:	2300      	movge	r3, #0
 80040d6:	602b      	strge	r3, [r5, #0]
 80040d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80040dc:	4ba8      	ldr	r3, [pc, #672]	; (8004380 <_dtoa_r+0x308>)
 80040de:	ea33 0308 	bics.w	r3, r3, r8
 80040e2:	d11b      	bne.n	800411c <_dtoa_r+0xa4>
 80040e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80040e6:	f242 730f 	movw	r3, #9999	; 0x270f
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	9b00      	ldr	r3, [sp, #0]
 80040ee:	b923      	cbnz	r3, 80040fa <_dtoa_r+0x82>
 80040f0:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80040f4:	2800      	cmp	r0, #0
 80040f6:	f000 8578 	beq.w	8004bea <_dtoa_r+0xb72>
 80040fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040fc:	b953      	cbnz	r3, 8004114 <_dtoa_r+0x9c>
 80040fe:	4ba1      	ldr	r3, [pc, #644]	; (8004384 <_dtoa_r+0x30c>)
 8004100:	e021      	b.n	8004146 <_dtoa_r+0xce>
 8004102:	4ba1      	ldr	r3, [pc, #644]	; (8004388 <_dtoa_r+0x310>)
 8004104:	9302      	str	r3, [sp, #8]
 8004106:	3308      	adds	r3, #8
 8004108:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800410a:	6013      	str	r3, [r2, #0]
 800410c:	9802      	ldr	r0, [sp, #8]
 800410e:	b017      	add	sp, #92	; 0x5c
 8004110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004114:	4b9b      	ldr	r3, [pc, #620]	; (8004384 <_dtoa_r+0x30c>)
 8004116:	9302      	str	r3, [sp, #8]
 8004118:	3303      	adds	r3, #3
 800411a:	e7f5      	b.n	8004108 <_dtoa_r+0x90>
 800411c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004120:	2200      	movs	r2, #0
 8004122:	2300      	movs	r3, #0
 8004124:	4630      	mov	r0, r6
 8004126:	4639      	mov	r1, r7
 8004128:	f7fc fcca 	bl	8000ac0 <__aeabi_dcmpeq>
 800412c:	4681      	mov	r9, r0
 800412e:	b160      	cbz	r0, 800414a <_dtoa_r+0xd2>
 8004130:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004132:	2301      	movs	r3, #1
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 8553 	beq.w	8004be4 <_dtoa_r+0xb6c>
 800413e:	4b93      	ldr	r3, [pc, #588]	; (800438c <_dtoa_r+0x314>)
 8004140:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004142:	6013      	str	r3, [r2, #0]
 8004144:	3b01      	subs	r3, #1
 8004146:	9302      	str	r3, [sp, #8]
 8004148:	e7e0      	b.n	800410c <_dtoa_r+0x94>
 800414a:	aa14      	add	r2, sp, #80	; 0x50
 800414c:	a915      	add	r1, sp, #84	; 0x54
 800414e:	ec47 6b10 	vmov	d0, r6, r7
 8004152:	4620      	mov	r0, r4
 8004154:	f001 fd55 	bl	8005c02 <__d2b>
 8004158:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800415c:	4682      	mov	sl, r0
 800415e:	2d00      	cmp	r5, #0
 8004160:	d07e      	beq.n	8004260 <_dtoa_r+0x1e8>
 8004162:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004166:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800416a:	4630      	mov	r0, r6
 800416c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004170:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004174:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8004178:	2200      	movs	r2, #0
 800417a:	4b85      	ldr	r3, [pc, #532]	; (8004390 <_dtoa_r+0x318>)
 800417c:	f7fc f884 	bl	8000288 <__aeabi_dsub>
 8004180:	a379      	add	r3, pc, #484	; (adr r3, 8004368 <_dtoa_r+0x2f0>)
 8004182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004186:	f7fc fa33 	bl	80005f0 <__aeabi_dmul>
 800418a:	a379      	add	r3, pc, #484	; (adr r3, 8004370 <_dtoa_r+0x2f8>)
 800418c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004190:	f7fc f87c 	bl	800028c <__adddf3>
 8004194:	4606      	mov	r6, r0
 8004196:	4628      	mov	r0, r5
 8004198:	460f      	mov	r7, r1
 800419a:	f7fc f9c3 	bl	8000524 <__aeabi_i2d>
 800419e:	a376      	add	r3, pc, #472	; (adr r3, 8004378 <_dtoa_r+0x300>)
 80041a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a4:	f7fc fa24 	bl	80005f0 <__aeabi_dmul>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4630      	mov	r0, r6
 80041ae:	4639      	mov	r1, r7
 80041b0:	f7fc f86c 	bl	800028c <__adddf3>
 80041b4:	4606      	mov	r6, r0
 80041b6:	460f      	mov	r7, r1
 80041b8:	f7fc fcca 	bl	8000b50 <__aeabi_d2iz>
 80041bc:	2200      	movs	r2, #0
 80041be:	4683      	mov	fp, r0
 80041c0:	2300      	movs	r3, #0
 80041c2:	4630      	mov	r0, r6
 80041c4:	4639      	mov	r1, r7
 80041c6:	f7fc fc85 	bl	8000ad4 <__aeabi_dcmplt>
 80041ca:	b158      	cbz	r0, 80041e4 <_dtoa_r+0x16c>
 80041cc:	4658      	mov	r0, fp
 80041ce:	f7fc f9a9 	bl	8000524 <__aeabi_i2d>
 80041d2:	4602      	mov	r2, r0
 80041d4:	460b      	mov	r3, r1
 80041d6:	4630      	mov	r0, r6
 80041d8:	4639      	mov	r1, r7
 80041da:	f7fc fc71 	bl	8000ac0 <__aeabi_dcmpeq>
 80041de:	b908      	cbnz	r0, 80041e4 <_dtoa_r+0x16c>
 80041e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80041e4:	f1bb 0f16 	cmp.w	fp, #22
 80041e8:	d859      	bhi.n	800429e <_dtoa_r+0x226>
 80041ea:	496a      	ldr	r1, [pc, #424]	; (8004394 <_dtoa_r+0x31c>)
 80041ec:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80041f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80041f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041f8:	f7fc fc8a 	bl	8000b10 <__aeabi_dcmpgt>
 80041fc:	2800      	cmp	r0, #0
 80041fe:	d050      	beq.n	80042a2 <_dtoa_r+0x22a>
 8004200:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004204:	2300      	movs	r3, #0
 8004206:	930e      	str	r3, [sp, #56]	; 0x38
 8004208:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800420a:	1b5d      	subs	r5, r3, r5
 800420c:	1e6b      	subs	r3, r5, #1
 800420e:	9306      	str	r3, [sp, #24]
 8004210:	bf45      	ittet	mi
 8004212:	f1c5 0301 	rsbmi	r3, r5, #1
 8004216:	9305      	strmi	r3, [sp, #20]
 8004218:	2300      	movpl	r3, #0
 800421a:	2300      	movmi	r3, #0
 800421c:	bf4c      	ite	mi
 800421e:	9306      	strmi	r3, [sp, #24]
 8004220:	9305      	strpl	r3, [sp, #20]
 8004222:	f1bb 0f00 	cmp.w	fp, #0
 8004226:	db3e      	blt.n	80042a6 <_dtoa_r+0x22e>
 8004228:	9b06      	ldr	r3, [sp, #24]
 800422a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800422e:	445b      	add	r3, fp
 8004230:	9306      	str	r3, [sp, #24]
 8004232:	2300      	movs	r3, #0
 8004234:	9308      	str	r3, [sp, #32]
 8004236:	9b07      	ldr	r3, [sp, #28]
 8004238:	2b09      	cmp	r3, #9
 800423a:	f200 80af 	bhi.w	800439c <_dtoa_r+0x324>
 800423e:	2b05      	cmp	r3, #5
 8004240:	bfc4      	itt	gt
 8004242:	3b04      	subgt	r3, #4
 8004244:	9307      	strgt	r3, [sp, #28]
 8004246:	9b07      	ldr	r3, [sp, #28]
 8004248:	f1a3 0302 	sub.w	r3, r3, #2
 800424c:	bfcc      	ite	gt
 800424e:	2600      	movgt	r6, #0
 8004250:	2601      	movle	r6, #1
 8004252:	2b03      	cmp	r3, #3
 8004254:	f200 80ae 	bhi.w	80043b4 <_dtoa_r+0x33c>
 8004258:	e8df f003 	tbb	[pc, r3]
 800425c:	772f8482 	.word	0x772f8482
 8004260:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004262:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004264:	441d      	add	r5, r3
 8004266:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800426a:	2b20      	cmp	r3, #32
 800426c:	dd11      	ble.n	8004292 <_dtoa_r+0x21a>
 800426e:	9a00      	ldr	r2, [sp, #0]
 8004270:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004274:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004278:	fa22 f000 	lsr.w	r0, r2, r0
 800427c:	fa08 f303 	lsl.w	r3, r8, r3
 8004280:	4318      	orrs	r0, r3
 8004282:	f7fc f93f 	bl	8000504 <__aeabi_ui2d>
 8004286:	2301      	movs	r3, #1
 8004288:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800428c:	3d01      	subs	r5, #1
 800428e:	9312      	str	r3, [sp, #72]	; 0x48
 8004290:	e772      	b.n	8004178 <_dtoa_r+0x100>
 8004292:	f1c3 0020 	rsb	r0, r3, #32
 8004296:	9b00      	ldr	r3, [sp, #0]
 8004298:	fa03 f000 	lsl.w	r0, r3, r0
 800429c:	e7f1      	b.n	8004282 <_dtoa_r+0x20a>
 800429e:	2301      	movs	r3, #1
 80042a0:	e7b1      	b.n	8004206 <_dtoa_r+0x18e>
 80042a2:	900e      	str	r0, [sp, #56]	; 0x38
 80042a4:	e7b0      	b.n	8004208 <_dtoa_r+0x190>
 80042a6:	9b05      	ldr	r3, [sp, #20]
 80042a8:	eba3 030b 	sub.w	r3, r3, fp
 80042ac:	9305      	str	r3, [sp, #20]
 80042ae:	f1cb 0300 	rsb	r3, fp, #0
 80042b2:	9308      	str	r3, [sp, #32]
 80042b4:	2300      	movs	r3, #0
 80042b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80042b8:	e7bd      	b.n	8004236 <_dtoa_r+0x1be>
 80042ba:	2301      	movs	r3, #1
 80042bc:	9309      	str	r3, [sp, #36]	; 0x24
 80042be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	dd7a      	ble.n	80043ba <_dtoa_r+0x342>
 80042c4:	9304      	str	r3, [sp, #16]
 80042c6:	9303      	str	r3, [sp, #12]
 80042c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80042ca:	2200      	movs	r2, #0
 80042cc:	606a      	str	r2, [r5, #4]
 80042ce:	2104      	movs	r1, #4
 80042d0:	f101 0214 	add.w	r2, r1, #20
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d975      	bls.n	80043c4 <_dtoa_r+0x34c>
 80042d8:	6869      	ldr	r1, [r5, #4]
 80042da:	4620      	mov	r0, r4
 80042dc:	f001 fa10 	bl	8005700 <_Balloc>
 80042e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042e2:	6028      	str	r0, [r5, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	9302      	str	r3, [sp, #8]
 80042e8:	9b03      	ldr	r3, [sp, #12]
 80042ea:	2b0e      	cmp	r3, #14
 80042ec:	f200 80e5 	bhi.w	80044ba <_dtoa_r+0x442>
 80042f0:	2e00      	cmp	r6, #0
 80042f2:	f000 80e2 	beq.w	80044ba <_dtoa_r+0x442>
 80042f6:	ed9d 7b00 	vldr	d7, [sp]
 80042fa:	f1bb 0f00 	cmp.w	fp, #0
 80042fe:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004302:	dd74      	ble.n	80043ee <_dtoa_r+0x376>
 8004304:	4a23      	ldr	r2, [pc, #140]	; (8004394 <_dtoa_r+0x31c>)
 8004306:	f00b 030f 	and.w	r3, fp, #15
 800430a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800430e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004312:	06f0      	lsls	r0, r6, #27
 8004314:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004318:	d559      	bpl.n	80043ce <_dtoa_r+0x356>
 800431a:	4b1f      	ldr	r3, [pc, #124]	; (8004398 <_dtoa_r+0x320>)
 800431c:	ec51 0b17 	vmov	r0, r1, d7
 8004320:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004324:	f7fc fa8e 	bl	8000844 <__aeabi_ddiv>
 8004328:	e9cd 0100 	strd	r0, r1, [sp]
 800432c:	f006 060f 	and.w	r6, r6, #15
 8004330:	2503      	movs	r5, #3
 8004332:	4f19      	ldr	r7, [pc, #100]	; (8004398 <_dtoa_r+0x320>)
 8004334:	2e00      	cmp	r6, #0
 8004336:	d14c      	bne.n	80043d2 <_dtoa_r+0x35a>
 8004338:	4642      	mov	r2, r8
 800433a:	464b      	mov	r3, r9
 800433c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004340:	f7fc fa80 	bl	8000844 <__aeabi_ddiv>
 8004344:	e9cd 0100 	strd	r0, r1, [sp]
 8004348:	e06a      	b.n	8004420 <_dtoa_r+0x3a8>
 800434a:	2301      	movs	r3, #1
 800434c:	9309      	str	r3, [sp, #36]	; 0x24
 800434e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004350:	445b      	add	r3, fp
 8004352:	9304      	str	r3, [sp, #16]
 8004354:	3301      	adds	r3, #1
 8004356:	2b01      	cmp	r3, #1
 8004358:	9303      	str	r3, [sp, #12]
 800435a:	bfb8      	it	lt
 800435c:	2301      	movlt	r3, #1
 800435e:	e7b3      	b.n	80042c8 <_dtoa_r+0x250>
 8004360:	2300      	movs	r3, #0
 8004362:	e7ab      	b.n	80042bc <_dtoa_r+0x244>
 8004364:	2300      	movs	r3, #0
 8004366:	e7f1      	b.n	800434c <_dtoa_r+0x2d4>
 8004368:	636f4361 	.word	0x636f4361
 800436c:	3fd287a7 	.word	0x3fd287a7
 8004370:	8b60c8b3 	.word	0x8b60c8b3
 8004374:	3fc68a28 	.word	0x3fc68a28
 8004378:	509f79fb 	.word	0x509f79fb
 800437c:	3fd34413 	.word	0x3fd34413
 8004380:	7ff00000 	.word	0x7ff00000
 8004384:	08006865 	.word	0x08006865
 8004388:	0800685c 	.word	0x0800685c
 800438c:	0800683b 	.word	0x0800683b
 8004390:	3ff80000 	.word	0x3ff80000
 8004394:	080068f8 	.word	0x080068f8
 8004398:	080068d0 	.word	0x080068d0
 800439c:	2601      	movs	r6, #1
 800439e:	2300      	movs	r3, #0
 80043a0:	9307      	str	r3, [sp, #28]
 80043a2:	9609      	str	r6, [sp, #36]	; 0x24
 80043a4:	f04f 33ff 	mov.w	r3, #4294967295
 80043a8:	9304      	str	r3, [sp, #16]
 80043aa:	9303      	str	r3, [sp, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	2312      	movs	r3, #18
 80043b0:	920a      	str	r2, [sp, #40]	; 0x28
 80043b2:	e789      	b.n	80042c8 <_dtoa_r+0x250>
 80043b4:	2301      	movs	r3, #1
 80043b6:	9309      	str	r3, [sp, #36]	; 0x24
 80043b8:	e7f4      	b.n	80043a4 <_dtoa_r+0x32c>
 80043ba:	2301      	movs	r3, #1
 80043bc:	9304      	str	r3, [sp, #16]
 80043be:	9303      	str	r3, [sp, #12]
 80043c0:	461a      	mov	r2, r3
 80043c2:	e7f5      	b.n	80043b0 <_dtoa_r+0x338>
 80043c4:	686a      	ldr	r2, [r5, #4]
 80043c6:	3201      	adds	r2, #1
 80043c8:	606a      	str	r2, [r5, #4]
 80043ca:	0049      	lsls	r1, r1, #1
 80043cc:	e780      	b.n	80042d0 <_dtoa_r+0x258>
 80043ce:	2502      	movs	r5, #2
 80043d0:	e7af      	b.n	8004332 <_dtoa_r+0x2ba>
 80043d2:	07f1      	lsls	r1, r6, #31
 80043d4:	d508      	bpl.n	80043e8 <_dtoa_r+0x370>
 80043d6:	4640      	mov	r0, r8
 80043d8:	4649      	mov	r1, r9
 80043da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043de:	f7fc f907 	bl	80005f0 <__aeabi_dmul>
 80043e2:	3501      	adds	r5, #1
 80043e4:	4680      	mov	r8, r0
 80043e6:	4689      	mov	r9, r1
 80043e8:	1076      	asrs	r6, r6, #1
 80043ea:	3708      	adds	r7, #8
 80043ec:	e7a2      	b.n	8004334 <_dtoa_r+0x2bc>
 80043ee:	f000 809d 	beq.w	800452c <_dtoa_r+0x4b4>
 80043f2:	f1cb 0600 	rsb	r6, fp, #0
 80043f6:	4b9f      	ldr	r3, [pc, #636]	; (8004674 <_dtoa_r+0x5fc>)
 80043f8:	4f9f      	ldr	r7, [pc, #636]	; (8004678 <_dtoa_r+0x600>)
 80043fa:	f006 020f 	and.w	r2, r6, #15
 80043fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004406:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800440a:	f7fc f8f1 	bl	80005f0 <__aeabi_dmul>
 800440e:	e9cd 0100 	strd	r0, r1, [sp]
 8004412:	1136      	asrs	r6, r6, #4
 8004414:	2300      	movs	r3, #0
 8004416:	2502      	movs	r5, #2
 8004418:	2e00      	cmp	r6, #0
 800441a:	d17c      	bne.n	8004516 <_dtoa_r+0x49e>
 800441c:	2b00      	cmp	r3, #0
 800441e:	d191      	bne.n	8004344 <_dtoa_r+0x2cc>
 8004420:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004422:	2b00      	cmp	r3, #0
 8004424:	f000 8084 	beq.w	8004530 <_dtoa_r+0x4b8>
 8004428:	e9dd 8900 	ldrd	r8, r9, [sp]
 800442c:	2200      	movs	r2, #0
 800442e:	4b93      	ldr	r3, [pc, #588]	; (800467c <_dtoa_r+0x604>)
 8004430:	4640      	mov	r0, r8
 8004432:	4649      	mov	r1, r9
 8004434:	f7fc fb4e 	bl	8000ad4 <__aeabi_dcmplt>
 8004438:	2800      	cmp	r0, #0
 800443a:	d079      	beq.n	8004530 <_dtoa_r+0x4b8>
 800443c:	9b03      	ldr	r3, [sp, #12]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d076      	beq.n	8004530 <_dtoa_r+0x4b8>
 8004442:	9b04      	ldr	r3, [sp, #16]
 8004444:	2b00      	cmp	r3, #0
 8004446:	dd34      	ble.n	80044b2 <_dtoa_r+0x43a>
 8004448:	2200      	movs	r2, #0
 800444a:	4b8d      	ldr	r3, [pc, #564]	; (8004680 <_dtoa_r+0x608>)
 800444c:	4640      	mov	r0, r8
 800444e:	4649      	mov	r1, r9
 8004450:	f7fc f8ce 	bl	80005f0 <__aeabi_dmul>
 8004454:	e9cd 0100 	strd	r0, r1, [sp]
 8004458:	9e04      	ldr	r6, [sp, #16]
 800445a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800445e:	3501      	adds	r5, #1
 8004460:	4628      	mov	r0, r5
 8004462:	f7fc f85f 	bl	8000524 <__aeabi_i2d>
 8004466:	e9dd 2300 	ldrd	r2, r3, [sp]
 800446a:	f7fc f8c1 	bl	80005f0 <__aeabi_dmul>
 800446e:	2200      	movs	r2, #0
 8004470:	4b84      	ldr	r3, [pc, #528]	; (8004684 <_dtoa_r+0x60c>)
 8004472:	f7fb ff0b 	bl	800028c <__adddf3>
 8004476:	4680      	mov	r8, r0
 8004478:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800447c:	2e00      	cmp	r6, #0
 800447e:	d15a      	bne.n	8004536 <_dtoa_r+0x4be>
 8004480:	2200      	movs	r2, #0
 8004482:	4b81      	ldr	r3, [pc, #516]	; (8004688 <_dtoa_r+0x610>)
 8004484:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004488:	f7fb fefe 	bl	8000288 <__aeabi_dsub>
 800448c:	4642      	mov	r2, r8
 800448e:	464b      	mov	r3, r9
 8004490:	e9cd 0100 	strd	r0, r1, [sp]
 8004494:	f7fc fb3c 	bl	8000b10 <__aeabi_dcmpgt>
 8004498:	2800      	cmp	r0, #0
 800449a:	f040 829b 	bne.w	80049d4 <_dtoa_r+0x95c>
 800449e:	4642      	mov	r2, r8
 80044a0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80044a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80044a8:	f7fc fb14 	bl	8000ad4 <__aeabi_dcmplt>
 80044ac:	2800      	cmp	r0, #0
 80044ae:	f040 828f 	bne.w	80049d0 <_dtoa_r+0x958>
 80044b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80044b6:	e9cd 2300 	strd	r2, r3, [sp]
 80044ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f2c0 8150 	blt.w	8004762 <_dtoa_r+0x6ea>
 80044c2:	f1bb 0f0e 	cmp.w	fp, #14
 80044c6:	f300 814c 	bgt.w	8004762 <_dtoa_r+0x6ea>
 80044ca:	4b6a      	ldr	r3, [pc, #424]	; (8004674 <_dtoa_r+0x5fc>)
 80044cc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80044d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80044d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	f280 80da 	bge.w	8004690 <_dtoa_r+0x618>
 80044dc:	9b03      	ldr	r3, [sp, #12]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f300 80d6 	bgt.w	8004690 <_dtoa_r+0x618>
 80044e4:	f040 8273 	bne.w	80049ce <_dtoa_r+0x956>
 80044e8:	2200      	movs	r2, #0
 80044ea:	4b67      	ldr	r3, [pc, #412]	; (8004688 <_dtoa_r+0x610>)
 80044ec:	4640      	mov	r0, r8
 80044ee:	4649      	mov	r1, r9
 80044f0:	f7fc f87e 	bl	80005f0 <__aeabi_dmul>
 80044f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80044f8:	f7fc fb00 	bl	8000afc <__aeabi_dcmpge>
 80044fc:	9e03      	ldr	r6, [sp, #12]
 80044fe:	4637      	mov	r7, r6
 8004500:	2800      	cmp	r0, #0
 8004502:	f040 824a 	bne.w	800499a <_dtoa_r+0x922>
 8004506:	9b02      	ldr	r3, [sp, #8]
 8004508:	9a02      	ldr	r2, [sp, #8]
 800450a:	1c5d      	adds	r5, r3, #1
 800450c:	2331      	movs	r3, #49	; 0x31
 800450e:	7013      	strb	r3, [r2, #0]
 8004510:	f10b 0b01 	add.w	fp, fp, #1
 8004514:	e245      	b.n	80049a2 <_dtoa_r+0x92a>
 8004516:	07f2      	lsls	r2, r6, #31
 8004518:	d505      	bpl.n	8004526 <_dtoa_r+0x4ae>
 800451a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800451e:	f7fc f867 	bl	80005f0 <__aeabi_dmul>
 8004522:	3501      	adds	r5, #1
 8004524:	2301      	movs	r3, #1
 8004526:	1076      	asrs	r6, r6, #1
 8004528:	3708      	adds	r7, #8
 800452a:	e775      	b.n	8004418 <_dtoa_r+0x3a0>
 800452c:	2502      	movs	r5, #2
 800452e:	e777      	b.n	8004420 <_dtoa_r+0x3a8>
 8004530:	465f      	mov	r7, fp
 8004532:	9e03      	ldr	r6, [sp, #12]
 8004534:	e794      	b.n	8004460 <_dtoa_r+0x3e8>
 8004536:	9a02      	ldr	r2, [sp, #8]
 8004538:	4b4e      	ldr	r3, [pc, #312]	; (8004674 <_dtoa_r+0x5fc>)
 800453a:	4432      	add	r2, r6
 800453c:	9213      	str	r2, [sp, #76]	; 0x4c
 800453e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004540:	1e71      	subs	r1, r6, #1
 8004542:	2a00      	cmp	r2, #0
 8004544:	d048      	beq.n	80045d8 <_dtoa_r+0x560>
 8004546:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800454a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454e:	2000      	movs	r0, #0
 8004550:	494e      	ldr	r1, [pc, #312]	; (800468c <_dtoa_r+0x614>)
 8004552:	f7fc f977 	bl	8000844 <__aeabi_ddiv>
 8004556:	4642      	mov	r2, r8
 8004558:	464b      	mov	r3, r9
 800455a:	f7fb fe95 	bl	8000288 <__aeabi_dsub>
 800455e:	9d02      	ldr	r5, [sp, #8]
 8004560:	4680      	mov	r8, r0
 8004562:	4689      	mov	r9, r1
 8004564:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004568:	f7fc faf2 	bl	8000b50 <__aeabi_d2iz>
 800456c:	4606      	mov	r6, r0
 800456e:	f7fb ffd9 	bl	8000524 <__aeabi_i2d>
 8004572:	4602      	mov	r2, r0
 8004574:	460b      	mov	r3, r1
 8004576:	e9dd 0100 	ldrd	r0, r1, [sp]
 800457a:	f7fb fe85 	bl	8000288 <__aeabi_dsub>
 800457e:	3630      	adds	r6, #48	; 0x30
 8004580:	f805 6b01 	strb.w	r6, [r5], #1
 8004584:	4642      	mov	r2, r8
 8004586:	464b      	mov	r3, r9
 8004588:	e9cd 0100 	strd	r0, r1, [sp]
 800458c:	f7fc faa2 	bl	8000ad4 <__aeabi_dcmplt>
 8004590:	2800      	cmp	r0, #0
 8004592:	d165      	bne.n	8004660 <_dtoa_r+0x5e8>
 8004594:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004598:	2000      	movs	r0, #0
 800459a:	4938      	ldr	r1, [pc, #224]	; (800467c <_dtoa_r+0x604>)
 800459c:	f7fb fe74 	bl	8000288 <__aeabi_dsub>
 80045a0:	4642      	mov	r2, r8
 80045a2:	464b      	mov	r3, r9
 80045a4:	f7fc fa96 	bl	8000ad4 <__aeabi_dcmplt>
 80045a8:	2800      	cmp	r0, #0
 80045aa:	f040 80ba 	bne.w	8004722 <_dtoa_r+0x6aa>
 80045ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80045b0:	429d      	cmp	r5, r3
 80045b2:	f43f af7e 	beq.w	80044b2 <_dtoa_r+0x43a>
 80045b6:	2200      	movs	r2, #0
 80045b8:	4b31      	ldr	r3, [pc, #196]	; (8004680 <_dtoa_r+0x608>)
 80045ba:	4640      	mov	r0, r8
 80045bc:	4649      	mov	r1, r9
 80045be:	f7fc f817 	bl	80005f0 <__aeabi_dmul>
 80045c2:	2200      	movs	r2, #0
 80045c4:	4680      	mov	r8, r0
 80045c6:	4689      	mov	r9, r1
 80045c8:	4b2d      	ldr	r3, [pc, #180]	; (8004680 <_dtoa_r+0x608>)
 80045ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045ce:	f7fc f80f 	bl	80005f0 <__aeabi_dmul>
 80045d2:	e9cd 0100 	strd	r0, r1, [sp]
 80045d6:	e7c5      	b.n	8004564 <_dtoa_r+0x4ec>
 80045d8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80045dc:	4642      	mov	r2, r8
 80045de:	464b      	mov	r3, r9
 80045e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045e4:	f7fc f804 	bl	80005f0 <__aeabi_dmul>
 80045e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80045ec:	9d02      	ldr	r5, [sp, #8]
 80045ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045f2:	f7fc faad 	bl	8000b50 <__aeabi_d2iz>
 80045f6:	4606      	mov	r6, r0
 80045f8:	f7fb ff94 	bl	8000524 <__aeabi_i2d>
 80045fc:	3630      	adds	r6, #48	; 0x30
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004606:	f7fb fe3f 	bl	8000288 <__aeabi_dsub>
 800460a:	f805 6b01 	strb.w	r6, [r5], #1
 800460e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004610:	42ab      	cmp	r3, r5
 8004612:	4680      	mov	r8, r0
 8004614:	4689      	mov	r9, r1
 8004616:	f04f 0200 	mov.w	r2, #0
 800461a:	d125      	bne.n	8004668 <_dtoa_r+0x5f0>
 800461c:	4b1b      	ldr	r3, [pc, #108]	; (800468c <_dtoa_r+0x614>)
 800461e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004622:	f7fb fe33 	bl	800028c <__adddf3>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	4640      	mov	r0, r8
 800462c:	4649      	mov	r1, r9
 800462e:	f7fc fa6f 	bl	8000b10 <__aeabi_dcmpgt>
 8004632:	2800      	cmp	r0, #0
 8004634:	d175      	bne.n	8004722 <_dtoa_r+0x6aa>
 8004636:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800463a:	2000      	movs	r0, #0
 800463c:	4913      	ldr	r1, [pc, #76]	; (800468c <_dtoa_r+0x614>)
 800463e:	f7fb fe23 	bl	8000288 <__aeabi_dsub>
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	4640      	mov	r0, r8
 8004648:	4649      	mov	r1, r9
 800464a:	f7fc fa43 	bl	8000ad4 <__aeabi_dcmplt>
 800464e:	2800      	cmp	r0, #0
 8004650:	f43f af2f 	beq.w	80044b2 <_dtoa_r+0x43a>
 8004654:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004658:	2b30      	cmp	r3, #48	; 0x30
 800465a:	f105 32ff 	add.w	r2, r5, #4294967295
 800465e:	d001      	beq.n	8004664 <_dtoa_r+0x5ec>
 8004660:	46bb      	mov	fp, r7
 8004662:	e04d      	b.n	8004700 <_dtoa_r+0x688>
 8004664:	4615      	mov	r5, r2
 8004666:	e7f5      	b.n	8004654 <_dtoa_r+0x5dc>
 8004668:	4b05      	ldr	r3, [pc, #20]	; (8004680 <_dtoa_r+0x608>)
 800466a:	f7fb ffc1 	bl	80005f0 <__aeabi_dmul>
 800466e:	e9cd 0100 	strd	r0, r1, [sp]
 8004672:	e7bc      	b.n	80045ee <_dtoa_r+0x576>
 8004674:	080068f8 	.word	0x080068f8
 8004678:	080068d0 	.word	0x080068d0
 800467c:	3ff00000 	.word	0x3ff00000
 8004680:	40240000 	.word	0x40240000
 8004684:	401c0000 	.word	0x401c0000
 8004688:	40140000 	.word	0x40140000
 800468c:	3fe00000 	.word	0x3fe00000
 8004690:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004694:	9d02      	ldr	r5, [sp, #8]
 8004696:	4642      	mov	r2, r8
 8004698:	464b      	mov	r3, r9
 800469a:	4630      	mov	r0, r6
 800469c:	4639      	mov	r1, r7
 800469e:	f7fc f8d1 	bl	8000844 <__aeabi_ddiv>
 80046a2:	f7fc fa55 	bl	8000b50 <__aeabi_d2iz>
 80046a6:	9000      	str	r0, [sp, #0]
 80046a8:	f7fb ff3c 	bl	8000524 <__aeabi_i2d>
 80046ac:	4642      	mov	r2, r8
 80046ae:	464b      	mov	r3, r9
 80046b0:	f7fb ff9e 	bl	80005f0 <__aeabi_dmul>
 80046b4:	4602      	mov	r2, r0
 80046b6:	460b      	mov	r3, r1
 80046b8:	4630      	mov	r0, r6
 80046ba:	4639      	mov	r1, r7
 80046bc:	f7fb fde4 	bl	8000288 <__aeabi_dsub>
 80046c0:	9e00      	ldr	r6, [sp, #0]
 80046c2:	9f03      	ldr	r7, [sp, #12]
 80046c4:	3630      	adds	r6, #48	; 0x30
 80046c6:	f805 6b01 	strb.w	r6, [r5], #1
 80046ca:	9e02      	ldr	r6, [sp, #8]
 80046cc:	1bae      	subs	r6, r5, r6
 80046ce:	42b7      	cmp	r7, r6
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	d138      	bne.n	8004748 <_dtoa_r+0x6d0>
 80046d6:	f7fb fdd9 	bl	800028c <__adddf3>
 80046da:	4606      	mov	r6, r0
 80046dc:	460f      	mov	r7, r1
 80046de:	4602      	mov	r2, r0
 80046e0:	460b      	mov	r3, r1
 80046e2:	4640      	mov	r0, r8
 80046e4:	4649      	mov	r1, r9
 80046e6:	f7fc f9f5 	bl	8000ad4 <__aeabi_dcmplt>
 80046ea:	b9c8      	cbnz	r0, 8004720 <_dtoa_r+0x6a8>
 80046ec:	4632      	mov	r2, r6
 80046ee:	463b      	mov	r3, r7
 80046f0:	4640      	mov	r0, r8
 80046f2:	4649      	mov	r1, r9
 80046f4:	f7fc f9e4 	bl	8000ac0 <__aeabi_dcmpeq>
 80046f8:	b110      	cbz	r0, 8004700 <_dtoa_r+0x688>
 80046fa:	9b00      	ldr	r3, [sp, #0]
 80046fc:	07db      	lsls	r3, r3, #31
 80046fe:	d40f      	bmi.n	8004720 <_dtoa_r+0x6a8>
 8004700:	4651      	mov	r1, sl
 8004702:	4620      	mov	r0, r4
 8004704:	f001 f830 	bl	8005768 <_Bfree>
 8004708:	2300      	movs	r3, #0
 800470a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800470c:	702b      	strb	r3, [r5, #0]
 800470e:	f10b 0301 	add.w	r3, fp, #1
 8004712:	6013      	str	r3, [r2, #0]
 8004714:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004716:	2b00      	cmp	r3, #0
 8004718:	f43f acf8 	beq.w	800410c <_dtoa_r+0x94>
 800471c:	601d      	str	r5, [r3, #0]
 800471e:	e4f5      	b.n	800410c <_dtoa_r+0x94>
 8004720:	465f      	mov	r7, fp
 8004722:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004726:	2a39      	cmp	r2, #57	; 0x39
 8004728:	f105 33ff 	add.w	r3, r5, #4294967295
 800472c:	d106      	bne.n	800473c <_dtoa_r+0x6c4>
 800472e:	9a02      	ldr	r2, [sp, #8]
 8004730:	429a      	cmp	r2, r3
 8004732:	d107      	bne.n	8004744 <_dtoa_r+0x6cc>
 8004734:	2330      	movs	r3, #48	; 0x30
 8004736:	7013      	strb	r3, [r2, #0]
 8004738:	3701      	adds	r7, #1
 800473a:	4613      	mov	r3, r2
 800473c:	781a      	ldrb	r2, [r3, #0]
 800473e:	3201      	adds	r2, #1
 8004740:	701a      	strb	r2, [r3, #0]
 8004742:	e78d      	b.n	8004660 <_dtoa_r+0x5e8>
 8004744:	461d      	mov	r5, r3
 8004746:	e7ec      	b.n	8004722 <_dtoa_r+0x6aa>
 8004748:	2200      	movs	r2, #0
 800474a:	4ba4      	ldr	r3, [pc, #656]	; (80049dc <_dtoa_r+0x964>)
 800474c:	f7fb ff50 	bl	80005f0 <__aeabi_dmul>
 8004750:	2200      	movs	r2, #0
 8004752:	2300      	movs	r3, #0
 8004754:	4606      	mov	r6, r0
 8004756:	460f      	mov	r7, r1
 8004758:	f7fc f9b2 	bl	8000ac0 <__aeabi_dcmpeq>
 800475c:	2800      	cmp	r0, #0
 800475e:	d09a      	beq.n	8004696 <_dtoa_r+0x61e>
 8004760:	e7ce      	b.n	8004700 <_dtoa_r+0x688>
 8004762:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004764:	2a00      	cmp	r2, #0
 8004766:	f000 80cd 	beq.w	8004904 <_dtoa_r+0x88c>
 800476a:	9a07      	ldr	r2, [sp, #28]
 800476c:	2a01      	cmp	r2, #1
 800476e:	f300 80af 	bgt.w	80048d0 <_dtoa_r+0x858>
 8004772:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004774:	2a00      	cmp	r2, #0
 8004776:	f000 80a7 	beq.w	80048c8 <_dtoa_r+0x850>
 800477a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800477e:	9e08      	ldr	r6, [sp, #32]
 8004780:	9d05      	ldr	r5, [sp, #20]
 8004782:	9a05      	ldr	r2, [sp, #20]
 8004784:	441a      	add	r2, r3
 8004786:	9205      	str	r2, [sp, #20]
 8004788:	9a06      	ldr	r2, [sp, #24]
 800478a:	2101      	movs	r1, #1
 800478c:	441a      	add	r2, r3
 800478e:	4620      	mov	r0, r4
 8004790:	9206      	str	r2, [sp, #24]
 8004792:	f001 f889 	bl	80058a8 <__i2b>
 8004796:	4607      	mov	r7, r0
 8004798:	2d00      	cmp	r5, #0
 800479a:	dd0c      	ble.n	80047b6 <_dtoa_r+0x73e>
 800479c:	9b06      	ldr	r3, [sp, #24]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	dd09      	ble.n	80047b6 <_dtoa_r+0x73e>
 80047a2:	42ab      	cmp	r3, r5
 80047a4:	9a05      	ldr	r2, [sp, #20]
 80047a6:	bfa8      	it	ge
 80047a8:	462b      	movge	r3, r5
 80047aa:	1ad2      	subs	r2, r2, r3
 80047ac:	9205      	str	r2, [sp, #20]
 80047ae:	9a06      	ldr	r2, [sp, #24]
 80047b0:	1aed      	subs	r5, r5, r3
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	9306      	str	r3, [sp, #24]
 80047b6:	9b08      	ldr	r3, [sp, #32]
 80047b8:	b1f3      	cbz	r3, 80047f8 <_dtoa_r+0x780>
 80047ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 80a5 	beq.w	800490c <_dtoa_r+0x894>
 80047c2:	2e00      	cmp	r6, #0
 80047c4:	dd10      	ble.n	80047e8 <_dtoa_r+0x770>
 80047c6:	4639      	mov	r1, r7
 80047c8:	4632      	mov	r2, r6
 80047ca:	4620      	mov	r0, r4
 80047cc:	f001 f902 	bl	80059d4 <__pow5mult>
 80047d0:	4652      	mov	r2, sl
 80047d2:	4601      	mov	r1, r0
 80047d4:	4607      	mov	r7, r0
 80047d6:	4620      	mov	r0, r4
 80047d8:	f001 f86f 	bl	80058ba <__multiply>
 80047dc:	4651      	mov	r1, sl
 80047de:	4680      	mov	r8, r0
 80047e0:	4620      	mov	r0, r4
 80047e2:	f000 ffc1 	bl	8005768 <_Bfree>
 80047e6:	46c2      	mov	sl, r8
 80047e8:	9b08      	ldr	r3, [sp, #32]
 80047ea:	1b9a      	subs	r2, r3, r6
 80047ec:	d004      	beq.n	80047f8 <_dtoa_r+0x780>
 80047ee:	4651      	mov	r1, sl
 80047f0:	4620      	mov	r0, r4
 80047f2:	f001 f8ef 	bl	80059d4 <__pow5mult>
 80047f6:	4682      	mov	sl, r0
 80047f8:	2101      	movs	r1, #1
 80047fa:	4620      	mov	r0, r4
 80047fc:	f001 f854 	bl	80058a8 <__i2b>
 8004800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004802:	2b00      	cmp	r3, #0
 8004804:	4606      	mov	r6, r0
 8004806:	f340 8083 	ble.w	8004910 <_dtoa_r+0x898>
 800480a:	461a      	mov	r2, r3
 800480c:	4601      	mov	r1, r0
 800480e:	4620      	mov	r0, r4
 8004810:	f001 f8e0 	bl	80059d4 <__pow5mult>
 8004814:	9b07      	ldr	r3, [sp, #28]
 8004816:	2b01      	cmp	r3, #1
 8004818:	4606      	mov	r6, r0
 800481a:	dd7c      	ble.n	8004916 <_dtoa_r+0x89e>
 800481c:	f04f 0800 	mov.w	r8, #0
 8004820:	6933      	ldr	r3, [r6, #16]
 8004822:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004826:	6918      	ldr	r0, [r3, #16]
 8004828:	f000 fff0 	bl	800580c <__hi0bits>
 800482c:	f1c0 0020 	rsb	r0, r0, #32
 8004830:	9b06      	ldr	r3, [sp, #24]
 8004832:	4418      	add	r0, r3
 8004834:	f010 001f 	ands.w	r0, r0, #31
 8004838:	f000 8096 	beq.w	8004968 <_dtoa_r+0x8f0>
 800483c:	f1c0 0320 	rsb	r3, r0, #32
 8004840:	2b04      	cmp	r3, #4
 8004842:	f340 8087 	ble.w	8004954 <_dtoa_r+0x8dc>
 8004846:	9b05      	ldr	r3, [sp, #20]
 8004848:	f1c0 001c 	rsb	r0, r0, #28
 800484c:	4403      	add	r3, r0
 800484e:	9305      	str	r3, [sp, #20]
 8004850:	9b06      	ldr	r3, [sp, #24]
 8004852:	4405      	add	r5, r0
 8004854:	4403      	add	r3, r0
 8004856:	9306      	str	r3, [sp, #24]
 8004858:	9b05      	ldr	r3, [sp, #20]
 800485a:	2b00      	cmp	r3, #0
 800485c:	dd05      	ble.n	800486a <_dtoa_r+0x7f2>
 800485e:	4651      	mov	r1, sl
 8004860:	461a      	mov	r2, r3
 8004862:	4620      	mov	r0, r4
 8004864:	f001 f904 	bl	8005a70 <__lshift>
 8004868:	4682      	mov	sl, r0
 800486a:	9b06      	ldr	r3, [sp, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	dd05      	ble.n	800487c <_dtoa_r+0x804>
 8004870:	4631      	mov	r1, r6
 8004872:	461a      	mov	r2, r3
 8004874:	4620      	mov	r0, r4
 8004876:	f001 f8fb 	bl	8005a70 <__lshift>
 800487a:	4606      	mov	r6, r0
 800487c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800487e:	2b00      	cmp	r3, #0
 8004880:	d074      	beq.n	800496c <_dtoa_r+0x8f4>
 8004882:	4631      	mov	r1, r6
 8004884:	4650      	mov	r0, sl
 8004886:	f001 f944 	bl	8005b12 <__mcmp>
 800488a:	2800      	cmp	r0, #0
 800488c:	da6e      	bge.n	800496c <_dtoa_r+0x8f4>
 800488e:	2300      	movs	r3, #0
 8004890:	4651      	mov	r1, sl
 8004892:	220a      	movs	r2, #10
 8004894:	4620      	mov	r0, r4
 8004896:	f000 ff7e 	bl	8005796 <__multadd>
 800489a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800489c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80048a0:	4682      	mov	sl, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 81a8 	beq.w	8004bf8 <_dtoa_r+0xb80>
 80048a8:	2300      	movs	r3, #0
 80048aa:	4639      	mov	r1, r7
 80048ac:	220a      	movs	r2, #10
 80048ae:	4620      	mov	r0, r4
 80048b0:	f000 ff71 	bl	8005796 <__multadd>
 80048b4:	9b04      	ldr	r3, [sp, #16]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	4607      	mov	r7, r0
 80048ba:	f300 80c8 	bgt.w	8004a4e <_dtoa_r+0x9d6>
 80048be:	9b07      	ldr	r3, [sp, #28]
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	f340 80c4 	ble.w	8004a4e <_dtoa_r+0x9d6>
 80048c6:	e059      	b.n	800497c <_dtoa_r+0x904>
 80048c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80048ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80048ce:	e756      	b.n	800477e <_dtoa_r+0x706>
 80048d0:	9b03      	ldr	r3, [sp, #12]
 80048d2:	1e5e      	subs	r6, r3, #1
 80048d4:	9b08      	ldr	r3, [sp, #32]
 80048d6:	42b3      	cmp	r3, r6
 80048d8:	bfbf      	itttt	lt
 80048da:	9b08      	ldrlt	r3, [sp, #32]
 80048dc:	9608      	strlt	r6, [sp, #32]
 80048de:	1af2      	sublt	r2, r6, r3
 80048e0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80048e2:	bfb6      	itet	lt
 80048e4:	189b      	addlt	r3, r3, r2
 80048e6:	1b9e      	subge	r6, r3, r6
 80048e8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80048ea:	9b03      	ldr	r3, [sp, #12]
 80048ec:	bfb8      	it	lt
 80048ee:	2600      	movlt	r6, #0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	bfb9      	ittee	lt
 80048f4:	9b05      	ldrlt	r3, [sp, #20]
 80048f6:	9a03      	ldrlt	r2, [sp, #12]
 80048f8:	9d05      	ldrge	r5, [sp, #20]
 80048fa:	9b03      	ldrge	r3, [sp, #12]
 80048fc:	bfbc      	itt	lt
 80048fe:	1a9d      	sublt	r5, r3, r2
 8004900:	2300      	movlt	r3, #0
 8004902:	e73e      	b.n	8004782 <_dtoa_r+0x70a>
 8004904:	9e08      	ldr	r6, [sp, #32]
 8004906:	9d05      	ldr	r5, [sp, #20]
 8004908:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800490a:	e745      	b.n	8004798 <_dtoa_r+0x720>
 800490c:	9a08      	ldr	r2, [sp, #32]
 800490e:	e76e      	b.n	80047ee <_dtoa_r+0x776>
 8004910:	9b07      	ldr	r3, [sp, #28]
 8004912:	2b01      	cmp	r3, #1
 8004914:	dc19      	bgt.n	800494a <_dtoa_r+0x8d2>
 8004916:	9b00      	ldr	r3, [sp, #0]
 8004918:	b9bb      	cbnz	r3, 800494a <_dtoa_r+0x8d2>
 800491a:	9b01      	ldr	r3, [sp, #4]
 800491c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004920:	b99b      	cbnz	r3, 800494a <_dtoa_r+0x8d2>
 8004922:	9b01      	ldr	r3, [sp, #4]
 8004924:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004928:	0d1b      	lsrs	r3, r3, #20
 800492a:	051b      	lsls	r3, r3, #20
 800492c:	b183      	cbz	r3, 8004950 <_dtoa_r+0x8d8>
 800492e:	9b05      	ldr	r3, [sp, #20]
 8004930:	3301      	adds	r3, #1
 8004932:	9305      	str	r3, [sp, #20]
 8004934:	9b06      	ldr	r3, [sp, #24]
 8004936:	3301      	adds	r3, #1
 8004938:	9306      	str	r3, [sp, #24]
 800493a:	f04f 0801 	mov.w	r8, #1
 800493e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004940:	2b00      	cmp	r3, #0
 8004942:	f47f af6d 	bne.w	8004820 <_dtoa_r+0x7a8>
 8004946:	2001      	movs	r0, #1
 8004948:	e772      	b.n	8004830 <_dtoa_r+0x7b8>
 800494a:	f04f 0800 	mov.w	r8, #0
 800494e:	e7f6      	b.n	800493e <_dtoa_r+0x8c6>
 8004950:	4698      	mov	r8, r3
 8004952:	e7f4      	b.n	800493e <_dtoa_r+0x8c6>
 8004954:	d080      	beq.n	8004858 <_dtoa_r+0x7e0>
 8004956:	9a05      	ldr	r2, [sp, #20]
 8004958:	331c      	adds	r3, #28
 800495a:	441a      	add	r2, r3
 800495c:	9205      	str	r2, [sp, #20]
 800495e:	9a06      	ldr	r2, [sp, #24]
 8004960:	441a      	add	r2, r3
 8004962:	441d      	add	r5, r3
 8004964:	4613      	mov	r3, r2
 8004966:	e776      	b.n	8004856 <_dtoa_r+0x7de>
 8004968:	4603      	mov	r3, r0
 800496a:	e7f4      	b.n	8004956 <_dtoa_r+0x8de>
 800496c:	9b03      	ldr	r3, [sp, #12]
 800496e:	2b00      	cmp	r3, #0
 8004970:	dc36      	bgt.n	80049e0 <_dtoa_r+0x968>
 8004972:	9b07      	ldr	r3, [sp, #28]
 8004974:	2b02      	cmp	r3, #2
 8004976:	dd33      	ble.n	80049e0 <_dtoa_r+0x968>
 8004978:	9b03      	ldr	r3, [sp, #12]
 800497a:	9304      	str	r3, [sp, #16]
 800497c:	9b04      	ldr	r3, [sp, #16]
 800497e:	b963      	cbnz	r3, 800499a <_dtoa_r+0x922>
 8004980:	4631      	mov	r1, r6
 8004982:	2205      	movs	r2, #5
 8004984:	4620      	mov	r0, r4
 8004986:	f000 ff06 	bl	8005796 <__multadd>
 800498a:	4601      	mov	r1, r0
 800498c:	4606      	mov	r6, r0
 800498e:	4650      	mov	r0, sl
 8004990:	f001 f8bf 	bl	8005b12 <__mcmp>
 8004994:	2800      	cmp	r0, #0
 8004996:	f73f adb6 	bgt.w	8004506 <_dtoa_r+0x48e>
 800499a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800499c:	9d02      	ldr	r5, [sp, #8]
 800499e:	ea6f 0b03 	mvn.w	fp, r3
 80049a2:	2300      	movs	r3, #0
 80049a4:	9303      	str	r3, [sp, #12]
 80049a6:	4631      	mov	r1, r6
 80049a8:	4620      	mov	r0, r4
 80049aa:	f000 fedd 	bl	8005768 <_Bfree>
 80049ae:	2f00      	cmp	r7, #0
 80049b0:	f43f aea6 	beq.w	8004700 <_dtoa_r+0x688>
 80049b4:	9b03      	ldr	r3, [sp, #12]
 80049b6:	b12b      	cbz	r3, 80049c4 <_dtoa_r+0x94c>
 80049b8:	42bb      	cmp	r3, r7
 80049ba:	d003      	beq.n	80049c4 <_dtoa_r+0x94c>
 80049bc:	4619      	mov	r1, r3
 80049be:	4620      	mov	r0, r4
 80049c0:	f000 fed2 	bl	8005768 <_Bfree>
 80049c4:	4639      	mov	r1, r7
 80049c6:	4620      	mov	r0, r4
 80049c8:	f000 fece 	bl	8005768 <_Bfree>
 80049cc:	e698      	b.n	8004700 <_dtoa_r+0x688>
 80049ce:	2600      	movs	r6, #0
 80049d0:	4637      	mov	r7, r6
 80049d2:	e7e2      	b.n	800499a <_dtoa_r+0x922>
 80049d4:	46bb      	mov	fp, r7
 80049d6:	4637      	mov	r7, r6
 80049d8:	e595      	b.n	8004506 <_dtoa_r+0x48e>
 80049da:	bf00      	nop
 80049dc:	40240000 	.word	0x40240000
 80049e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049e2:	bb93      	cbnz	r3, 8004a4a <_dtoa_r+0x9d2>
 80049e4:	9b03      	ldr	r3, [sp, #12]
 80049e6:	9304      	str	r3, [sp, #16]
 80049e8:	9d02      	ldr	r5, [sp, #8]
 80049ea:	4631      	mov	r1, r6
 80049ec:	4650      	mov	r0, sl
 80049ee:	f7ff fab5 	bl	8003f5c <quorem>
 80049f2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80049f6:	f805 9b01 	strb.w	r9, [r5], #1
 80049fa:	9b02      	ldr	r3, [sp, #8]
 80049fc:	9a04      	ldr	r2, [sp, #16]
 80049fe:	1aeb      	subs	r3, r5, r3
 8004a00:	429a      	cmp	r2, r3
 8004a02:	f300 80dc 	bgt.w	8004bbe <_dtoa_r+0xb46>
 8004a06:	9b02      	ldr	r3, [sp, #8]
 8004a08:	2a01      	cmp	r2, #1
 8004a0a:	bfac      	ite	ge
 8004a0c:	189b      	addge	r3, r3, r2
 8004a0e:	3301      	addlt	r3, #1
 8004a10:	4698      	mov	r8, r3
 8004a12:	2300      	movs	r3, #0
 8004a14:	9303      	str	r3, [sp, #12]
 8004a16:	4651      	mov	r1, sl
 8004a18:	2201      	movs	r2, #1
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	f001 f828 	bl	8005a70 <__lshift>
 8004a20:	4631      	mov	r1, r6
 8004a22:	4682      	mov	sl, r0
 8004a24:	f001 f875 	bl	8005b12 <__mcmp>
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	f300 808d 	bgt.w	8004b48 <_dtoa_r+0xad0>
 8004a2e:	d103      	bne.n	8004a38 <_dtoa_r+0x9c0>
 8004a30:	f019 0f01 	tst.w	r9, #1
 8004a34:	f040 8088 	bne.w	8004b48 <_dtoa_r+0xad0>
 8004a38:	4645      	mov	r5, r8
 8004a3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004a3e:	2b30      	cmp	r3, #48	; 0x30
 8004a40:	f105 32ff 	add.w	r2, r5, #4294967295
 8004a44:	d1af      	bne.n	80049a6 <_dtoa_r+0x92e>
 8004a46:	4615      	mov	r5, r2
 8004a48:	e7f7      	b.n	8004a3a <_dtoa_r+0x9c2>
 8004a4a:	9b03      	ldr	r3, [sp, #12]
 8004a4c:	9304      	str	r3, [sp, #16]
 8004a4e:	2d00      	cmp	r5, #0
 8004a50:	dd05      	ble.n	8004a5e <_dtoa_r+0x9e6>
 8004a52:	4639      	mov	r1, r7
 8004a54:	462a      	mov	r2, r5
 8004a56:	4620      	mov	r0, r4
 8004a58:	f001 f80a 	bl	8005a70 <__lshift>
 8004a5c:	4607      	mov	r7, r0
 8004a5e:	f1b8 0f00 	cmp.w	r8, #0
 8004a62:	d04c      	beq.n	8004afe <_dtoa_r+0xa86>
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	4620      	mov	r0, r4
 8004a68:	f000 fe4a 	bl	8005700 <_Balloc>
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	3202      	adds	r2, #2
 8004a70:	4605      	mov	r5, r0
 8004a72:	0092      	lsls	r2, r2, #2
 8004a74:	f107 010c 	add.w	r1, r7, #12
 8004a78:	300c      	adds	r0, #12
 8004a7a:	f7fe f959 	bl	8002d30 <memcpy>
 8004a7e:	2201      	movs	r2, #1
 8004a80:	4629      	mov	r1, r5
 8004a82:	4620      	mov	r0, r4
 8004a84:	f000 fff4 	bl	8005a70 <__lshift>
 8004a88:	9b00      	ldr	r3, [sp, #0]
 8004a8a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004a8e:	9703      	str	r7, [sp, #12]
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	4607      	mov	r7, r0
 8004a96:	9305      	str	r3, [sp, #20]
 8004a98:	4631      	mov	r1, r6
 8004a9a:	4650      	mov	r0, sl
 8004a9c:	f7ff fa5e 	bl	8003f5c <quorem>
 8004aa0:	9903      	ldr	r1, [sp, #12]
 8004aa2:	4605      	mov	r5, r0
 8004aa4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004aa8:	4650      	mov	r0, sl
 8004aaa:	f001 f832 	bl	8005b12 <__mcmp>
 8004aae:	463a      	mov	r2, r7
 8004ab0:	9000      	str	r0, [sp, #0]
 8004ab2:	4631      	mov	r1, r6
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f001 f846 	bl	8005b46 <__mdiff>
 8004aba:	68c3      	ldr	r3, [r0, #12]
 8004abc:	4602      	mov	r2, r0
 8004abe:	bb03      	cbnz	r3, 8004b02 <_dtoa_r+0xa8a>
 8004ac0:	4601      	mov	r1, r0
 8004ac2:	9006      	str	r0, [sp, #24]
 8004ac4:	4650      	mov	r0, sl
 8004ac6:	f001 f824 	bl	8005b12 <__mcmp>
 8004aca:	9a06      	ldr	r2, [sp, #24]
 8004acc:	4603      	mov	r3, r0
 8004ace:	4611      	mov	r1, r2
 8004ad0:	4620      	mov	r0, r4
 8004ad2:	9306      	str	r3, [sp, #24]
 8004ad4:	f000 fe48 	bl	8005768 <_Bfree>
 8004ad8:	9b06      	ldr	r3, [sp, #24]
 8004ada:	b9a3      	cbnz	r3, 8004b06 <_dtoa_r+0xa8e>
 8004adc:	9a07      	ldr	r2, [sp, #28]
 8004ade:	b992      	cbnz	r2, 8004b06 <_dtoa_r+0xa8e>
 8004ae0:	9a05      	ldr	r2, [sp, #20]
 8004ae2:	b982      	cbnz	r2, 8004b06 <_dtoa_r+0xa8e>
 8004ae4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004ae8:	d029      	beq.n	8004b3e <_dtoa_r+0xac6>
 8004aea:	9b00      	ldr	r3, [sp, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	dd01      	ble.n	8004af4 <_dtoa_r+0xa7c>
 8004af0:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004af4:	f108 0501 	add.w	r5, r8, #1
 8004af8:	f888 9000 	strb.w	r9, [r8]
 8004afc:	e753      	b.n	80049a6 <_dtoa_r+0x92e>
 8004afe:	4638      	mov	r0, r7
 8004b00:	e7c2      	b.n	8004a88 <_dtoa_r+0xa10>
 8004b02:	2301      	movs	r3, #1
 8004b04:	e7e3      	b.n	8004ace <_dtoa_r+0xa56>
 8004b06:	9a00      	ldr	r2, [sp, #0]
 8004b08:	2a00      	cmp	r2, #0
 8004b0a:	db04      	blt.n	8004b16 <_dtoa_r+0xa9e>
 8004b0c:	d125      	bne.n	8004b5a <_dtoa_r+0xae2>
 8004b0e:	9a07      	ldr	r2, [sp, #28]
 8004b10:	bb1a      	cbnz	r2, 8004b5a <_dtoa_r+0xae2>
 8004b12:	9a05      	ldr	r2, [sp, #20]
 8004b14:	bb0a      	cbnz	r2, 8004b5a <_dtoa_r+0xae2>
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	ddec      	ble.n	8004af4 <_dtoa_r+0xa7c>
 8004b1a:	4651      	mov	r1, sl
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	4620      	mov	r0, r4
 8004b20:	f000 ffa6 	bl	8005a70 <__lshift>
 8004b24:	4631      	mov	r1, r6
 8004b26:	4682      	mov	sl, r0
 8004b28:	f000 fff3 	bl	8005b12 <__mcmp>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	dc03      	bgt.n	8004b38 <_dtoa_r+0xac0>
 8004b30:	d1e0      	bne.n	8004af4 <_dtoa_r+0xa7c>
 8004b32:	f019 0f01 	tst.w	r9, #1
 8004b36:	d0dd      	beq.n	8004af4 <_dtoa_r+0xa7c>
 8004b38:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004b3c:	d1d8      	bne.n	8004af0 <_dtoa_r+0xa78>
 8004b3e:	2339      	movs	r3, #57	; 0x39
 8004b40:	f888 3000 	strb.w	r3, [r8]
 8004b44:	f108 0801 	add.w	r8, r8, #1
 8004b48:	4645      	mov	r5, r8
 8004b4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004b4e:	2b39      	cmp	r3, #57	; 0x39
 8004b50:	f105 32ff 	add.w	r2, r5, #4294967295
 8004b54:	d03b      	beq.n	8004bce <_dtoa_r+0xb56>
 8004b56:	3301      	adds	r3, #1
 8004b58:	e040      	b.n	8004bdc <_dtoa_r+0xb64>
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f108 0501 	add.w	r5, r8, #1
 8004b60:	dd05      	ble.n	8004b6e <_dtoa_r+0xaf6>
 8004b62:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004b66:	d0ea      	beq.n	8004b3e <_dtoa_r+0xac6>
 8004b68:	f109 0901 	add.w	r9, r9, #1
 8004b6c:	e7c4      	b.n	8004af8 <_dtoa_r+0xa80>
 8004b6e:	9b02      	ldr	r3, [sp, #8]
 8004b70:	9a04      	ldr	r2, [sp, #16]
 8004b72:	f805 9c01 	strb.w	r9, [r5, #-1]
 8004b76:	1aeb      	subs	r3, r5, r3
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	46a8      	mov	r8, r5
 8004b7c:	f43f af4b 	beq.w	8004a16 <_dtoa_r+0x99e>
 8004b80:	4651      	mov	r1, sl
 8004b82:	2300      	movs	r3, #0
 8004b84:	220a      	movs	r2, #10
 8004b86:	4620      	mov	r0, r4
 8004b88:	f000 fe05 	bl	8005796 <__multadd>
 8004b8c:	9b03      	ldr	r3, [sp, #12]
 8004b8e:	9903      	ldr	r1, [sp, #12]
 8004b90:	42bb      	cmp	r3, r7
 8004b92:	4682      	mov	sl, r0
 8004b94:	f04f 0300 	mov.w	r3, #0
 8004b98:	f04f 020a 	mov.w	r2, #10
 8004b9c:	4620      	mov	r0, r4
 8004b9e:	d104      	bne.n	8004baa <_dtoa_r+0xb32>
 8004ba0:	f000 fdf9 	bl	8005796 <__multadd>
 8004ba4:	9003      	str	r0, [sp, #12]
 8004ba6:	4607      	mov	r7, r0
 8004ba8:	e776      	b.n	8004a98 <_dtoa_r+0xa20>
 8004baa:	f000 fdf4 	bl	8005796 <__multadd>
 8004bae:	2300      	movs	r3, #0
 8004bb0:	9003      	str	r0, [sp, #12]
 8004bb2:	220a      	movs	r2, #10
 8004bb4:	4639      	mov	r1, r7
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	f000 fded 	bl	8005796 <__multadd>
 8004bbc:	e7f3      	b.n	8004ba6 <_dtoa_r+0xb2e>
 8004bbe:	4651      	mov	r1, sl
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	220a      	movs	r2, #10
 8004bc4:	4620      	mov	r0, r4
 8004bc6:	f000 fde6 	bl	8005796 <__multadd>
 8004bca:	4682      	mov	sl, r0
 8004bcc:	e70d      	b.n	80049ea <_dtoa_r+0x972>
 8004bce:	9b02      	ldr	r3, [sp, #8]
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d105      	bne.n	8004be0 <_dtoa_r+0xb68>
 8004bd4:	9a02      	ldr	r2, [sp, #8]
 8004bd6:	f10b 0b01 	add.w	fp, fp, #1
 8004bda:	2331      	movs	r3, #49	; 0x31
 8004bdc:	7013      	strb	r3, [r2, #0]
 8004bde:	e6e2      	b.n	80049a6 <_dtoa_r+0x92e>
 8004be0:	4615      	mov	r5, r2
 8004be2:	e7b2      	b.n	8004b4a <_dtoa_r+0xad2>
 8004be4:	4b09      	ldr	r3, [pc, #36]	; (8004c0c <_dtoa_r+0xb94>)
 8004be6:	f7ff baae 	b.w	8004146 <_dtoa_r+0xce>
 8004bea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f47f aa88 	bne.w	8004102 <_dtoa_r+0x8a>
 8004bf2:	4b07      	ldr	r3, [pc, #28]	; (8004c10 <_dtoa_r+0xb98>)
 8004bf4:	f7ff baa7 	b.w	8004146 <_dtoa_r+0xce>
 8004bf8:	9b04      	ldr	r3, [sp, #16]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	f73f aef4 	bgt.w	80049e8 <_dtoa_r+0x970>
 8004c00:	9b07      	ldr	r3, [sp, #28]
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	f77f aef0 	ble.w	80049e8 <_dtoa_r+0x970>
 8004c08:	e6b8      	b.n	800497c <_dtoa_r+0x904>
 8004c0a:	bf00      	nop
 8004c0c:	0800683a 	.word	0x0800683a
 8004c10:	0800685c 	.word	0x0800685c

08004c14 <__sflush_r>:
 8004c14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c18:	b293      	uxth	r3, r2
 8004c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c1e:	4605      	mov	r5, r0
 8004c20:	0718      	lsls	r0, r3, #28
 8004c22:	460c      	mov	r4, r1
 8004c24:	d461      	bmi.n	8004cea <__sflush_r+0xd6>
 8004c26:	684b      	ldr	r3, [r1, #4]
 8004c28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	818a      	strh	r2, [r1, #12]
 8004c30:	dc05      	bgt.n	8004c3e <__sflush_r+0x2a>
 8004c32:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	dc02      	bgt.n	8004c3e <__sflush_r+0x2a>
 8004c38:	2000      	movs	r0, #0
 8004c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c40:	2e00      	cmp	r6, #0
 8004c42:	d0f9      	beq.n	8004c38 <__sflush_r+0x24>
 8004c44:	2300      	movs	r3, #0
 8004c46:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004c4a:	682f      	ldr	r7, [r5, #0]
 8004c4c:	602b      	str	r3, [r5, #0]
 8004c4e:	d037      	beq.n	8004cc0 <__sflush_r+0xac>
 8004c50:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004c52:	89a3      	ldrh	r3, [r4, #12]
 8004c54:	075a      	lsls	r2, r3, #29
 8004c56:	d505      	bpl.n	8004c64 <__sflush_r+0x50>
 8004c58:	6863      	ldr	r3, [r4, #4]
 8004c5a:	1ac0      	subs	r0, r0, r3
 8004c5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004c5e:	b10b      	cbz	r3, 8004c64 <__sflush_r+0x50>
 8004c60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c62:	1ac0      	subs	r0, r0, r3
 8004c64:	2300      	movs	r3, #0
 8004c66:	4602      	mov	r2, r0
 8004c68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c6a:	6a21      	ldr	r1, [r4, #32]
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	47b0      	blx	r6
 8004c70:	1c43      	adds	r3, r0, #1
 8004c72:	89a3      	ldrh	r3, [r4, #12]
 8004c74:	d106      	bne.n	8004c84 <__sflush_r+0x70>
 8004c76:	6829      	ldr	r1, [r5, #0]
 8004c78:	291d      	cmp	r1, #29
 8004c7a:	d84f      	bhi.n	8004d1c <__sflush_r+0x108>
 8004c7c:	4a2d      	ldr	r2, [pc, #180]	; (8004d34 <__sflush_r+0x120>)
 8004c7e:	40ca      	lsrs	r2, r1
 8004c80:	07d6      	lsls	r6, r2, #31
 8004c82:	d54b      	bpl.n	8004d1c <__sflush_r+0x108>
 8004c84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c88:	b21b      	sxth	r3, r3
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	6062      	str	r2, [r4, #4]
 8004c8e:	04d9      	lsls	r1, r3, #19
 8004c90:	6922      	ldr	r2, [r4, #16]
 8004c92:	81a3      	strh	r3, [r4, #12]
 8004c94:	6022      	str	r2, [r4, #0]
 8004c96:	d504      	bpl.n	8004ca2 <__sflush_r+0x8e>
 8004c98:	1c42      	adds	r2, r0, #1
 8004c9a:	d101      	bne.n	8004ca0 <__sflush_r+0x8c>
 8004c9c:	682b      	ldr	r3, [r5, #0]
 8004c9e:	b903      	cbnz	r3, 8004ca2 <__sflush_r+0x8e>
 8004ca0:	6560      	str	r0, [r4, #84]	; 0x54
 8004ca2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ca4:	602f      	str	r7, [r5, #0]
 8004ca6:	2900      	cmp	r1, #0
 8004ca8:	d0c6      	beq.n	8004c38 <__sflush_r+0x24>
 8004caa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004cae:	4299      	cmp	r1, r3
 8004cb0:	d002      	beq.n	8004cb8 <__sflush_r+0xa4>
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f000 f9aa 	bl	800500c <_free_r>
 8004cb8:	2000      	movs	r0, #0
 8004cba:	6360      	str	r0, [r4, #52]	; 0x34
 8004cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cc0:	6a21      	ldr	r1, [r4, #32]
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	4628      	mov	r0, r5
 8004cc6:	47b0      	blx	r6
 8004cc8:	1c41      	adds	r1, r0, #1
 8004cca:	d1c2      	bne.n	8004c52 <__sflush_r+0x3e>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0bf      	beq.n	8004c52 <__sflush_r+0x3e>
 8004cd2:	2b1d      	cmp	r3, #29
 8004cd4:	d001      	beq.n	8004cda <__sflush_r+0xc6>
 8004cd6:	2b16      	cmp	r3, #22
 8004cd8:	d101      	bne.n	8004cde <__sflush_r+0xca>
 8004cda:	602f      	str	r7, [r5, #0]
 8004cdc:	e7ac      	b.n	8004c38 <__sflush_r+0x24>
 8004cde:	89a3      	ldrh	r3, [r4, #12]
 8004ce0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ce4:	81a3      	strh	r3, [r4, #12]
 8004ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cea:	690f      	ldr	r7, [r1, #16]
 8004cec:	2f00      	cmp	r7, #0
 8004cee:	d0a3      	beq.n	8004c38 <__sflush_r+0x24>
 8004cf0:	079b      	lsls	r3, r3, #30
 8004cf2:	680e      	ldr	r6, [r1, #0]
 8004cf4:	bf08      	it	eq
 8004cf6:	694b      	ldreq	r3, [r1, #20]
 8004cf8:	600f      	str	r7, [r1, #0]
 8004cfa:	bf18      	it	ne
 8004cfc:	2300      	movne	r3, #0
 8004cfe:	eba6 0807 	sub.w	r8, r6, r7
 8004d02:	608b      	str	r3, [r1, #8]
 8004d04:	f1b8 0f00 	cmp.w	r8, #0
 8004d08:	dd96      	ble.n	8004c38 <__sflush_r+0x24>
 8004d0a:	4643      	mov	r3, r8
 8004d0c:	463a      	mov	r2, r7
 8004d0e:	6a21      	ldr	r1, [r4, #32]
 8004d10:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004d12:	4628      	mov	r0, r5
 8004d14:	47b0      	blx	r6
 8004d16:	2800      	cmp	r0, #0
 8004d18:	dc07      	bgt.n	8004d2a <__sflush_r+0x116>
 8004d1a:	89a3      	ldrh	r3, [r4, #12]
 8004d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d20:	81a3      	strh	r3, [r4, #12]
 8004d22:	f04f 30ff 	mov.w	r0, #4294967295
 8004d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d2a:	4407      	add	r7, r0
 8004d2c:	eba8 0800 	sub.w	r8, r8, r0
 8004d30:	e7e8      	b.n	8004d04 <__sflush_r+0xf0>
 8004d32:	bf00      	nop
 8004d34:	20400001 	.word	0x20400001

08004d38 <_fflush_r>:
 8004d38:	b538      	push	{r3, r4, r5, lr}
 8004d3a:	690b      	ldr	r3, [r1, #16]
 8004d3c:	4605      	mov	r5, r0
 8004d3e:	460c      	mov	r4, r1
 8004d40:	b913      	cbnz	r3, 8004d48 <_fflush_r+0x10>
 8004d42:	2500      	movs	r5, #0
 8004d44:	4628      	mov	r0, r5
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	b118      	cbz	r0, 8004d52 <_fflush_r+0x1a>
 8004d4a:	6983      	ldr	r3, [r0, #24]
 8004d4c:	b90b      	cbnz	r3, 8004d52 <_fflush_r+0x1a>
 8004d4e:	f000 f887 	bl	8004e60 <__sinit>
 8004d52:	4b14      	ldr	r3, [pc, #80]	; (8004da4 <_fflush_r+0x6c>)
 8004d54:	429c      	cmp	r4, r3
 8004d56:	d11b      	bne.n	8004d90 <_fflush_r+0x58>
 8004d58:	686c      	ldr	r4, [r5, #4]
 8004d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0ef      	beq.n	8004d42 <_fflush_r+0xa>
 8004d62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004d64:	07d0      	lsls	r0, r2, #31
 8004d66:	d404      	bmi.n	8004d72 <_fflush_r+0x3a>
 8004d68:	0599      	lsls	r1, r3, #22
 8004d6a:	d402      	bmi.n	8004d72 <_fflush_r+0x3a>
 8004d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d6e:	f000 fa37 	bl	80051e0 <__retarget_lock_acquire_recursive>
 8004d72:	4628      	mov	r0, r5
 8004d74:	4621      	mov	r1, r4
 8004d76:	f7ff ff4d 	bl	8004c14 <__sflush_r>
 8004d7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d7c:	07da      	lsls	r2, r3, #31
 8004d7e:	4605      	mov	r5, r0
 8004d80:	d4e0      	bmi.n	8004d44 <_fflush_r+0xc>
 8004d82:	89a3      	ldrh	r3, [r4, #12]
 8004d84:	059b      	lsls	r3, r3, #22
 8004d86:	d4dd      	bmi.n	8004d44 <_fflush_r+0xc>
 8004d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d8a:	f000 fa2a 	bl	80051e2 <__retarget_lock_release_recursive>
 8004d8e:	e7d9      	b.n	8004d44 <_fflush_r+0xc>
 8004d90:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <_fflush_r+0x70>)
 8004d92:	429c      	cmp	r4, r3
 8004d94:	d101      	bne.n	8004d9a <_fflush_r+0x62>
 8004d96:	68ac      	ldr	r4, [r5, #8]
 8004d98:	e7df      	b.n	8004d5a <_fflush_r+0x22>
 8004d9a:	4b04      	ldr	r3, [pc, #16]	; (8004dac <_fflush_r+0x74>)
 8004d9c:	429c      	cmp	r4, r3
 8004d9e:	bf08      	it	eq
 8004da0:	68ec      	ldreq	r4, [r5, #12]
 8004da2:	e7da      	b.n	8004d5a <_fflush_r+0x22>
 8004da4:	0800688c 	.word	0x0800688c
 8004da8:	080068ac 	.word	0x080068ac
 8004dac:	0800686c 	.word	0x0800686c

08004db0 <_cleanup_r>:
 8004db0:	4901      	ldr	r1, [pc, #4]	; (8004db8 <_cleanup_r+0x8>)
 8004db2:	f000 b9e7 	b.w	8005184 <_fwalk_reent>
 8004db6:	bf00      	nop
 8004db8:	08005e51 	.word	0x08005e51

08004dbc <std.isra.0>:
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	b510      	push	{r4, lr}
 8004dc0:	4604      	mov	r4, r0
 8004dc2:	6003      	str	r3, [r0, #0]
 8004dc4:	6043      	str	r3, [r0, #4]
 8004dc6:	6083      	str	r3, [r0, #8]
 8004dc8:	8181      	strh	r1, [r0, #12]
 8004dca:	6643      	str	r3, [r0, #100]	; 0x64
 8004dcc:	81c2      	strh	r2, [r0, #14]
 8004dce:	6103      	str	r3, [r0, #16]
 8004dd0:	6143      	str	r3, [r0, #20]
 8004dd2:	6183      	str	r3, [r0, #24]
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	2208      	movs	r2, #8
 8004dd8:	305c      	adds	r0, #92	; 0x5c
 8004dda:	f7fd ffb4 	bl	8002d46 <memset>
 8004dde:	4b05      	ldr	r3, [pc, #20]	; (8004df4 <std.isra.0+0x38>)
 8004de0:	6263      	str	r3, [r4, #36]	; 0x24
 8004de2:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <std.isra.0+0x3c>)
 8004de4:	62a3      	str	r3, [r4, #40]	; 0x28
 8004de6:	4b05      	ldr	r3, [pc, #20]	; (8004dfc <std.isra.0+0x40>)
 8004de8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004dea:	4b05      	ldr	r3, [pc, #20]	; (8004e00 <std.isra.0+0x44>)
 8004dec:	6224      	str	r4, [r4, #32]
 8004dee:	6323      	str	r3, [r4, #48]	; 0x30
 8004df0:	bd10      	pop	{r4, pc}
 8004df2:	bf00      	nop
 8004df4:	08005cc1 	.word	0x08005cc1
 8004df8:	08005ce3 	.word	0x08005ce3
 8004dfc:	08005d1b 	.word	0x08005d1b
 8004e00:	08005d3f 	.word	0x08005d3f

08004e04 <__sfmoreglue>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	1e4a      	subs	r2, r1, #1
 8004e08:	2568      	movs	r5, #104	; 0x68
 8004e0a:	4355      	muls	r5, r2
 8004e0c:	460e      	mov	r6, r1
 8004e0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e12:	f000 fa5b 	bl	80052cc <_malloc_r>
 8004e16:	4604      	mov	r4, r0
 8004e18:	b140      	cbz	r0, 8004e2c <__sfmoreglue+0x28>
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	e880 0042 	stmia.w	r0, {r1, r6}
 8004e20:	300c      	adds	r0, #12
 8004e22:	60a0      	str	r0, [r4, #8]
 8004e24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e28:	f7fd ff8d 	bl	8002d46 <memset>
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	bd70      	pop	{r4, r5, r6, pc}

08004e30 <__sfp_lock_acquire>:
 8004e30:	4801      	ldr	r0, [pc, #4]	; (8004e38 <__sfp_lock_acquire+0x8>)
 8004e32:	f000 b9d5 	b.w	80051e0 <__retarget_lock_acquire_recursive>
 8004e36:	bf00      	nop
 8004e38:	20000c90 	.word	0x20000c90

08004e3c <__sfp_lock_release>:
 8004e3c:	4801      	ldr	r0, [pc, #4]	; (8004e44 <__sfp_lock_release+0x8>)
 8004e3e:	f000 b9d0 	b.w	80051e2 <__retarget_lock_release_recursive>
 8004e42:	bf00      	nop
 8004e44:	20000c90 	.word	0x20000c90

08004e48 <__sinit_lock_acquire>:
 8004e48:	4801      	ldr	r0, [pc, #4]	; (8004e50 <__sinit_lock_acquire+0x8>)
 8004e4a:	f000 b9c9 	b.w	80051e0 <__retarget_lock_acquire_recursive>
 8004e4e:	bf00      	nop
 8004e50:	20000c8b 	.word	0x20000c8b

08004e54 <__sinit_lock_release>:
 8004e54:	4801      	ldr	r0, [pc, #4]	; (8004e5c <__sinit_lock_release+0x8>)
 8004e56:	f000 b9c4 	b.w	80051e2 <__retarget_lock_release_recursive>
 8004e5a:	bf00      	nop
 8004e5c:	20000c8b 	.word	0x20000c8b

08004e60 <__sinit>:
 8004e60:	b510      	push	{r4, lr}
 8004e62:	4604      	mov	r4, r0
 8004e64:	f7ff fff0 	bl	8004e48 <__sinit_lock_acquire>
 8004e68:	69a3      	ldr	r3, [r4, #24]
 8004e6a:	b11b      	cbz	r3, 8004e74 <__sinit+0x14>
 8004e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e70:	f7ff bff0 	b.w	8004e54 <__sinit_lock_release>
 8004e74:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8004e78:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8004e7c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8004e80:	4b12      	ldr	r3, [pc, #72]	; (8004ecc <__sinit+0x6c>)
 8004e82:	4a13      	ldr	r2, [pc, #76]	; (8004ed0 <__sinit+0x70>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	62a2      	str	r2, [r4, #40]	; 0x28
 8004e88:	429c      	cmp	r4, r3
 8004e8a:	bf04      	itt	eq
 8004e8c:	2301      	moveq	r3, #1
 8004e8e:	61a3      	streq	r3, [r4, #24]
 8004e90:	4620      	mov	r0, r4
 8004e92:	f000 f81f 	bl	8004ed4 <__sfp>
 8004e96:	6060      	str	r0, [r4, #4]
 8004e98:	4620      	mov	r0, r4
 8004e9a:	f000 f81b 	bl	8004ed4 <__sfp>
 8004e9e:	60a0      	str	r0, [r4, #8]
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	f000 f817 	bl	8004ed4 <__sfp>
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	60e0      	str	r0, [r4, #12]
 8004eaa:	2104      	movs	r1, #4
 8004eac:	6860      	ldr	r0, [r4, #4]
 8004eae:	f7ff ff85 	bl	8004dbc <std.isra.0>
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	2109      	movs	r1, #9
 8004eb6:	68a0      	ldr	r0, [r4, #8]
 8004eb8:	f7ff ff80 	bl	8004dbc <std.isra.0>
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	2112      	movs	r1, #18
 8004ec0:	68e0      	ldr	r0, [r4, #12]
 8004ec2:	f7ff ff7b 	bl	8004dbc <std.isra.0>
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	61a3      	str	r3, [r4, #24]
 8004eca:	e7cf      	b.n	8004e6c <__sinit+0xc>
 8004ecc:	08006804 	.word	0x08006804
 8004ed0:	08004db1 	.word	0x08004db1

08004ed4 <__sfp>:
 8004ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed6:	4607      	mov	r7, r0
 8004ed8:	f7ff ffaa 	bl	8004e30 <__sfp_lock_acquire>
 8004edc:	4b1f      	ldr	r3, [pc, #124]	; (8004f5c <__sfp+0x88>)
 8004ede:	681e      	ldr	r6, [r3, #0]
 8004ee0:	69b3      	ldr	r3, [r6, #24]
 8004ee2:	b913      	cbnz	r3, 8004eea <__sfp+0x16>
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	f7ff ffbb 	bl	8004e60 <__sinit>
 8004eea:	36d8      	adds	r6, #216	; 0xd8
 8004eec:	68b4      	ldr	r4, [r6, #8]
 8004eee:	6873      	ldr	r3, [r6, #4]
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	d503      	bpl.n	8004efc <__sfp+0x28>
 8004ef4:	6833      	ldr	r3, [r6, #0]
 8004ef6:	b133      	cbz	r3, 8004f06 <__sfp+0x32>
 8004ef8:	6836      	ldr	r6, [r6, #0]
 8004efa:	e7f7      	b.n	8004eec <__sfp+0x18>
 8004efc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f00:	b17d      	cbz	r5, 8004f22 <__sfp+0x4e>
 8004f02:	3468      	adds	r4, #104	; 0x68
 8004f04:	e7f4      	b.n	8004ef0 <__sfp+0x1c>
 8004f06:	2104      	movs	r1, #4
 8004f08:	4638      	mov	r0, r7
 8004f0a:	f7ff ff7b 	bl	8004e04 <__sfmoreglue>
 8004f0e:	4604      	mov	r4, r0
 8004f10:	6030      	str	r0, [r6, #0]
 8004f12:	2800      	cmp	r0, #0
 8004f14:	d1f0      	bne.n	8004ef8 <__sfp+0x24>
 8004f16:	f7ff ff91 	bl	8004e3c <__sfp_lock_release>
 8004f1a:	230c      	movs	r3, #12
 8004f1c:	603b      	str	r3, [r7, #0]
 8004f1e:	4620      	mov	r0, r4
 8004f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f26:	81e3      	strh	r3, [r4, #14]
 8004f28:	2301      	movs	r3, #1
 8004f2a:	81a3      	strh	r3, [r4, #12]
 8004f2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004f30:	6665      	str	r5, [r4, #100]	; 0x64
 8004f32:	f000 f953 	bl	80051dc <__retarget_lock_init_recursive>
 8004f36:	f7ff ff81 	bl	8004e3c <__sfp_lock_release>
 8004f3a:	6025      	str	r5, [r4, #0]
 8004f3c:	60a5      	str	r5, [r4, #8]
 8004f3e:	6065      	str	r5, [r4, #4]
 8004f40:	6125      	str	r5, [r4, #16]
 8004f42:	6165      	str	r5, [r4, #20]
 8004f44:	61a5      	str	r5, [r4, #24]
 8004f46:	2208      	movs	r2, #8
 8004f48:	4629      	mov	r1, r5
 8004f4a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f4e:	f7fd fefa 	bl	8002d46 <memset>
 8004f52:	6365      	str	r5, [r4, #52]	; 0x34
 8004f54:	63a5      	str	r5, [r4, #56]	; 0x38
 8004f56:	64a5      	str	r5, [r4, #72]	; 0x48
 8004f58:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004f5a:	e7e0      	b.n	8004f1e <__sfp+0x4a>
 8004f5c:	08006804 	.word	0x08006804

08004f60 <_malloc_trim_r>:
 8004f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f64:	4f25      	ldr	r7, [pc, #148]	; (8004ffc <_malloc_trim_r+0x9c>)
 8004f66:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005008 <_malloc_trim_r+0xa8>
 8004f6a:	4689      	mov	r9, r1
 8004f6c:	4606      	mov	r6, r0
 8004f6e:	f000 fbbb 	bl	80056e8 <__malloc_lock>
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	685d      	ldr	r5, [r3, #4]
 8004f76:	f1a8 0411 	sub.w	r4, r8, #17
 8004f7a:	f025 0503 	bic.w	r5, r5, #3
 8004f7e:	eba4 0409 	sub.w	r4, r4, r9
 8004f82:	442c      	add	r4, r5
 8004f84:	fbb4 f4f8 	udiv	r4, r4, r8
 8004f88:	3c01      	subs	r4, #1
 8004f8a:	fb08 f404 	mul.w	r4, r8, r4
 8004f8e:	4544      	cmp	r4, r8
 8004f90:	da05      	bge.n	8004f9e <_malloc_trim_r+0x3e>
 8004f92:	4630      	mov	r0, r6
 8004f94:	f000 fbae 	bl	80056f4 <__malloc_unlock>
 8004f98:	2000      	movs	r0, #0
 8004f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	4630      	mov	r0, r6
 8004fa2:	f000 fe7d 	bl	8005ca0 <_sbrk_r>
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	442b      	add	r3, r5
 8004faa:	4298      	cmp	r0, r3
 8004fac:	d1f1      	bne.n	8004f92 <_malloc_trim_r+0x32>
 8004fae:	4261      	negs	r1, r4
 8004fb0:	4630      	mov	r0, r6
 8004fb2:	f000 fe75 	bl	8005ca0 <_sbrk_r>
 8004fb6:	3001      	adds	r0, #1
 8004fb8:	d110      	bne.n	8004fdc <_malloc_trim_r+0x7c>
 8004fba:	2100      	movs	r1, #0
 8004fbc:	4630      	mov	r0, r6
 8004fbe:	f000 fe6f 	bl	8005ca0 <_sbrk_r>
 8004fc2:	68ba      	ldr	r2, [r7, #8]
 8004fc4:	1a83      	subs	r3, r0, r2
 8004fc6:	2b0f      	cmp	r3, #15
 8004fc8:	dde3      	ble.n	8004f92 <_malloc_trim_r+0x32>
 8004fca:	490d      	ldr	r1, [pc, #52]	; (8005000 <_malloc_trim_r+0xa0>)
 8004fcc:	6809      	ldr	r1, [r1, #0]
 8004fce:	1a40      	subs	r0, r0, r1
 8004fd0:	490c      	ldr	r1, [pc, #48]	; (8005004 <_malloc_trim_r+0xa4>)
 8004fd2:	f043 0301 	orr.w	r3, r3, #1
 8004fd6:	6008      	str	r0, [r1, #0]
 8004fd8:	6053      	str	r3, [r2, #4]
 8004fda:	e7da      	b.n	8004f92 <_malloc_trim_r+0x32>
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	4a09      	ldr	r2, [pc, #36]	; (8005004 <_malloc_trim_r+0xa4>)
 8004fe0:	1b2d      	subs	r5, r5, r4
 8004fe2:	f045 0501 	orr.w	r5, r5, #1
 8004fe6:	605d      	str	r5, [r3, #4]
 8004fe8:	6813      	ldr	r3, [r2, #0]
 8004fea:	4630      	mov	r0, r6
 8004fec:	1b1c      	subs	r4, r3, r4
 8004fee:	6014      	str	r4, [r2, #0]
 8004ff0:	f000 fb80 	bl	80056f4 <__malloc_unlock>
 8004ff4:	2001      	movs	r0, #1
 8004ff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20000104 	.word	0x20000104
 8005000:	2000050c 	.word	0x2000050c
 8005004:	200006b0 	.word	0x200006b0
 8005008:	00000080 	.word	0x00000080

0800500c <_free_r>:
 800500c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005010:	4604      	mov	r4, r0
 8005012:	4688      	mov	r8, r1
 8005014:	2900      	cmp	r1, #0
 8005016:	f000 80ab 	beq.w	8005170 <_free_r+0x164>
 800501a:	f000 fb65 	bl	80056e8 <__malloc_lock>
 800501e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005022:	4d54      	ldr	r5, [pc, #336]	; (8005174 <_free_r+0x168>)
 8005024:	f022 0001 	bic.w	r0, r2, #1
 8005028:	f1a8 0308 	sub.w	r3, r8, #8
 800502c:	181f      	adds	r7, r3, r0
 800502e:	68a9      	ldr	r1, [r5, #8]
 8005030:	687e      	ldr	r6, [r7, #4]
 8005032:	428f      	cmp	r7, r1
 8005034:	f026 0603 	bic.w	r6, r6, #3
 8005038:	f002 0201 	and.w	r2, r2, #1
 800503c:	d11b      	bne.n	8005076 <_free_r+0x6a>
 800503e:	4430      	add	r0, r6
 8005040:	b93a      	cbnz	r2, 8005052 <_free_r+0x46>
 8005042:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005046:	1a9b      	subs	r3, r3, r2
 8005048:	4410      	add	r0, r2
 800504a:	6899      	ldr	r1, [r3, #8]
 800504c:	68da      	ldr	r2, [r3, #12]
 800504e:	60ca      	str	r2, [r1, #12]
 8005050:	6091      	str	r1, [r2, #8]
 8005052:	f040 0201 	orr.w	r2, r0, #1
 8005056:	605a      	str	r2, [r3, #4]
 8005058:	60ab      	str	r3, [r5, #8]
 800505a:	4b47      	ldr	r3, [pc, #284]	; (8005178 <_free_r+0x16c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4298      	cmp	r0, r3
 8005060:	d304      	bcc.n	800506c <_free_r+0x60>
 8005062:	4b46      	ldr	r3, [pc, #280]	; (800517c <_free_r+0x170>)
 8005064:	4620      	mov	r0, r4
 8005066:	6819      	ldr	r1, [r3, #0]
 8005068:	f7ff ff7a 	bl	8004f60 <_malloc_trim_r>
 800506c:	4620      	mov	r0, r4
 800506e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005072:	f000 bb3f 	b.w	80056f4 <__malloc_unlock>
 8005076:	607e      	str	r6, [r7, #4]
 8005078:	2a00      	cmp	r2, #0
 800507a:	d139      	bne.n	80050f0 <_free_r+0xe4>
 800507c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005080:	1a5b      	subs	r3, r3, r1
 8005082:	4408      	add	r0, r1
 8005084:	6899      	ldr	r1, [r3, #8]
 8005086:	f105 0e08 	add.w	lr, r5, #8
 800508a:	4571      	cmp	r1, lr
 800508c:	d032      	beq.n	80050f4 <_free_r+0xe8>
 800508e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005092:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005096:	f8ce 1008 	str.w	r1, [lr, #8]
 800509a:	19b9      	adds	r1, r7, r6
 800509c:	6849      	ldr	r1, [r1, #4]
 800509e:	07c9      	lsls	r1, r1, #31
 80050a0:	d40a      	bmi.n	80050b8 <_free_r+0xac>
 80050a2:	4430      	add	r0, r6
 80050a4:	68b9      	ldr	r1, [r7, #8]
 80050a6:	bb3a      	cbnz	r2, 80050f8 <_free_r+0xec>
 80050a8:	4e35      	ldr	r6, [pc, #212]	; (8005180 <_free_r+0x174>)
 80050aa:	42b1      	cmp	r1, r6
 80050ac:	d124      	bne.n	80050f8 <_free_r+0xec>
 80050ae:	616b      	str	r3, [r5, #20]
 80050b0:	612b      	str	r3, [r5, #16]
 80050b2:	2201      	movs	r2, #1
 80050b4:	60d9      	str	r1, [r3, #12]
 80050b6:	6099      	str	r1, [r3, #8]
 80050b8:	f040 0101 	orr.w	r1, r0, #1
 80050bc:	6059      	str	r1, [r3, #4]
 80050be:	5018      	str	r0, [r3, r0]
 80050c0:	2a00      	cmp	r2, #0
 80050c2:	d1d3      	bne.n	800506c <_free_r+0x60>
 80050c4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80050c8:	d21a      	bcs.n	8005100 <_free_r+0xf4>
 80050ca:	08c0      	lsrs	r0, r0, #3
 80050cc:	1081      	asrs	r1, r0, #2
 80050ce:	2201      	movs	r2, #1
 80050d0:	408a      	lsls	r2, r1
 80050d2:	6869      	ldr	r1, [r5, #4]
 80050d4:	3001      	adds	r0, #1
 80050d6:	430a      	orrs	r2, r1
 80050d8:	606a      	str	r2, [r5, #4]
 80050da:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80050de:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80050e2:	6099      	str	r1, [r3, #8]
 80050e4:	3a08      	subs	r2, #8
 80050e6:	60da      	str	r2, [r3, #12]
 80050e8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80050ec:	60cb      	str	r3, [r1, #12]
 80050ee:	e7bd      	b.n	800506c <_free_r+0x60>
 80050f0:	2200      	movs	r2, #0
 80050f2:	e7d2      	b.n	800509a <_free_r+0x8e>
 80050f4:	2201      	movs	r2, #1
 80050f6:	e7d0      	b.n	800509a <_free_r+0x8e>
 80050f8:	68fe      	ldr	r6, [r7, #12]
 80050fa:	60ce      	str	r6, [r1, #12]
 80050fc:	60b1      	str	r1, [r6, #8]
 80050fe:	e7db      	b.n	80050b8 <_free_r+0xac>
 8005100:	0a42      	lsrs	r2, r0, #9
 8005102:	2a04      	cmp	r2, #4
 8005104:	d813      	bhi.n	800512e <_free_r+0x122>
 8005106:	0982      	lsrs	r2, r0, #6
 8005108:	3238      	adds	r2, #56	; 0x38
 800510a:	1c51      	adds	r1, r2, #1
 800510c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005110:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005114:	428e      	cmp	r6, r1
 8005116:	d124      	bne.n	8005162 <_free_r+0x156>
 8005118:	2001      	movs	r0, #1
 800511a:	1092      	asrs	r2, r2, #2
 800511c:	fa00 f202 	lsl.w	r2, r0, r2
 8005120:	6868      	ldr	r0, [r5, #4]
 8005122:	4302      	orrs	r2, r0
 8005124:	606a      	str	r2, [r5, #4]
 8005126:	60de      	str	r6, [r3, #12]
 8005128:	6099      	str	r1, [r3, #8]
 800512a:	60b3      	str	r3, [r6, #8]
 800512c:	e7de      	b.n	80050ec <_free_r+0xe0>
 800512e:	2a14      	cmp	r2, #20
 8005130:	d801      	bhi.n	8005136 <_free_r+0x12a>
 8005132:	325b      	adds	r2, #91	; 0x5b
 8005134:	e7e9      	b.n	800510a <_free_r+0xfe>
 8005136:	2a54      	cmp	r2, #84	; 0x54
 8005138:	d802      	bhi.n	8005140 <_free_r+0x134>
 800513a:	0b02      	lsrs	r2, r0, #12
 800513c:	326e      	adds	r2, #110	; 0x6e
 800513e:	e7e4      	b.n	800510a <_free_r+0xfe>
 8005140:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005144:	d802      	bhi.n	800514c <_free_r+0x140>
 8005146:	0bc2      	lsrs	r2, r0, #15
 8005148:	3277      	adds	r2, #119	; 0x77
 800514a:	e7de      	b.n	800510a <_free_r+0xfe>
 800514c:	f240 5154 	movw	r1, #1364	; 0x554
 8005150:	428a      	cmp	r2, r1
 8005152:	bf9a      	itte	ls
 8005154:	0c82      	lsrls	r2, r0, #18
 8005156:	327c      	addls	r2, #124	; 0x7c
 8005158:	227e      	movhi	r2, #126	; 0x7e
 800515a:	e7d6      	b.n	800510a <_free_r+0xfe>
 800515c:	6889      	ldr	r1, [r1, #8]
 800515e:	428e      	cmp	r6, r1
 8005160:	d004      	beq.n	800516c <_free_r+0x160>
 8005162:	684a      	ldr	r2, [r1, #4]
 8005164:	f022 0203 	bic.w	r2, r2, #3
 8005168:	4290      	cmp	r0, r2
 800516a:	d3f7      	bcc.n	800515c <_free_r+0x150>
 800516c:	68ce      	ldr	r6, [r1, #12]
 800516e:	e7da      	b.n	8005126 <_free_r+0x11a>
 8005170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005174:	20000104 	.word	0x20000104
 8005178:	20000510 	.word	0x20000510
 800517c:	200006e0 	.word	0x200006e0
 8005180:	2000010c 	.word	0x2000010c

08005184 <_fwalk_reent>:
 8005184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005188:	4680      	mov	r8, r0
 800518a:	4689      	mov	r9, r1
 800518c:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8005190:	2600      	movs	r6, #0
 8005192:	b914      	cbnz	r4, 800519a <_fwalk_reent+0x16>
 8005194:	4630      	mov	r0, r6
 8005196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800519a:	68a5      	ldr	r5, [r4, #8]
 800519c:	6867      	ldr	r7, [r4, #4]
 800519e:	3f01      	subs	r7, #1
 80051a0:	d501      	bpl.n	80051a6 <_fwalk_reent+0x22>
 80051a2:	6824      	ldr	r4, [r4, #0]
 80051a4:	e7f5      	b.n	8005192 <_fwalk_reent+0xe>
 80051a6:	89ab      	ldrh	r3, [r5, #12]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d907      	bls.n	80051bc <_fwalk_reent+0x38>
 80051ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051b0:	3301      	adds	r3, #1
 80051b2:	d003      	beq.n	80051bc <_fwalk_reent+0x38>
 80051b4:	4629      	mov	r1, r5
 80051b6:	4640      	mov	r0, r8
 80051b8:	47c8      	blx	r9
 80051ba:	4306      	orrs	r6, r0
 80051bc:	3568      	adds	r5, #104	; 0x68
 80051be:	e7ee      	b.n	800519e <_fwalk_reent+0x1a>

080051c0 <_localeconv_r>:
 80051c0:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <_localeconv_r+0x14>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	6a18      	ldr	r0, [r3, #32]
 80051c6:	4b04      	ldr	r3, [pc, #16]	; (80051d8 <_localeconv_r+0x18>)
 80051c8:	2800      	cmp	r0, #0
 80051ca:	bf08      	it	eq
 80051cc:	4618      	moveq	r0, r3
 80051ce:	30f0      	adds	r0, #240	; 0xf0
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	20000010 	.word	0x20000010
 80051d8:	20000514 	.word	0x20000514

080051dc <__retarget_lock_init_recursive>:
 80051dc:	4770      	bx	lr

080051de <__retarget_lock_close_recursive>:
 80051de:	4770      	bx	lr

080051e0 <__retarget_lock_acquire_recursive>:
 80051e0:	4770      	bx	lr

080051e2 <__retarget_lock_release_recursive>:
 80051e2:	4770      	bx	lr

080051e4 <__swhatbuf_r>:
 80051e4:	b570      	push	{r4, r5, r6, lr}
 80051e6:	460e      	mov	r6, r1
 80051e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051ec:	2900      	cmp	r1, #0
 80051ee:	b090      	sub	sp, #64	; 0x40
 80051f0:	4614      	mov	r4, r2
 80051f2:	461d      	mov	r5, r3
 80051f4:	da09      	bge.n	800520a <__swhatbuf_r+0x26>
 80051f6:	89b3      	ldrh	r3, [r6, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80051fe:	602a      	str	r2, [r5, #0]
 8005200:	d116      	bne.n	8005230 <__swhatbuf_r+0x4c>
 8005202:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005206:	6023      	str	r3, [r4, #0]
 8005208:	e015      	b.n	8005236 <__swhatbuf_r+0x52>
 800520a:	aa01      	add	r2, sp, #4
 800520c:	f000 fef6 	bl	8005ffc <_fstat_r>
 8005210:	2800      	cmp	r0, #0
 8005212:	dbf0      	blt.n	80051f6 <__swhatbuf_r+0x12>
 8005214:	9a02      	ldr	r2, [sp, #8]
 8005216:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800521a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800521e:	425a      	negs	r2, r3
 8005220:	415a      	adcs	r2, r3
 8005222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005226:	602a      	str	r2, [r5, #0]
 8005228:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800522c:	6023      	str	r3, [r4, #0]
 800522e:	e002      	b.n	8005236 <__swhatbuf_r+0x52>
 8005230:	2340      	movs	r3, #64	; 0x40
 8005232:	6023      	str	r3, [r4, #0]
 8005234:	4610      	mov	r0, r2
 8005236:	b010      	add	sp, #64	; 0x40
 8005238:	bd70      	pop	{r4, r5, r6, pc}
	...

0800523c <__smakebuf_r>:
 800523c:	898b      	ldrh	r3, [r1, #12]
 800523e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005240:	079d      	lsls	r5, r3, #30
 8005242:	4606      	mov	r6, r0
 8005244:	460c      	mov	r4, r1
 8005246:	d507      	bpl.n	8005258 <__smakebuf_r+0x1c>
 8005248:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800524c:	6023      	str	r3, [r4, #0]
 800524e:	6123      	str	r3, [r4, #16]
 8005250:	2301      	movs	r3, #1
 8005252:	6163      	str	r3, [r4, #20]
 8005254:	b002      	add	sp, #8
 8005256:	bd70      	pop	{r4, r5, r6, pc}
 8005258:	ab01      	add	r3, sp, #4
 800525a:	466a      	mov	r2, sp
 800525c:	f7ff ffc2 	bl	80051e4 <__swhatbuf_r>
 8005260:	9900      	ldr	r1, [sp, #0]
 8005262:	4605      	mov	r5, r0
 8005264:	4630      	mov	r0, r6
 8005266:	f000 f831 	bl	80052cc <_malloc_r>
 800526a:	b948      	cbnz	r0, 8005280 <__smakebuf_r+0x44>
 800526c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005270:	059a      	lsls	r2, r3, #22
 8005272:	d4ef      	bmi.n	8005254 <__smakebuf_r+0x18>
 8005274:	f023 0303 	bic.w	r3, r3, #3
 8005278:	f043 0302 	orr.w	r3, r3, #2
 800527c:	81a3      	strh	r3, [r4, #12]
 800527e:	e7e3      	b.n	8005248 <__smakebuf_r+0xc>
 8005280:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <__smakebuf_r+0x7c>)
 8005282:	62b3      	str	r3, [r6, #40]	; 0x28
 8005284:	89a3      	ldrh	r3, [r4, #12]
 8005286:	6020      	str	r0, [r4, #0]
 8005288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800528c:	81a3      	strh	r3, [r4, #12]
 800528e:	9b00      	ldr	r3, [sp, #0]
 8005290:	6163      	str	r3, [r4, #20]
 8005292:	9b01      	ldr	r3, [sp, #4]
 8005294:	6120      	str	r0, [r4, #16]
 8005296:	b15b      	cbz	r3, 80052b0 <__smakebuf_r+0x74>
 8005298:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800529c:	4630      	mov	r0, r6
 800529e:	f001 f80d 	bl	80062bc <_isatty_r>
 80052a2:	b128      	cbz	r0, 80052b0 <__smakebuf_r+0x74>
 80052a4:	89a3      	ldrh	r3, [r4, #12]
 80052a6:	f023 0303 	bic.w	r3, r3, #3
 80052aa:	f043 0301 	orr.w	r3, r3, #1
 80052ae:	81a3      	strh	r3, [r4, #12]
 80052b0:	89a3      	ldrh	r3, [r4, #12]
 80052b2:	431d      	orrs	r5, r3
 80052b4:	81a5      	strh	r5, [r4, #12]
 80052b6:	e7cd      	b.n	8005254 <__smakebuf_r+0x18>
 80052b8:	08004db1 	.word	0x08004db1

080052bc <malloc>:
 80052bc:	4b02      	ldr	r3, [pc, #8]	; (80052c8 <malloc+0xc>)
 80052be:	4601      	mov	r1, r0
 80052c0:	6818      	ldr	r0, [r3, #0]
 80052c2:	f000 b803 	b.w	80052cc <_malloc_r>
 80052c6:	bf00      	nop
 80052c8:	20000010 	.word	0x20000010

080052cc <_malloc_r>:
 80052cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052d0:	f101 040b 	add.w	r4, r1, #11
 80052d4:	2c16      	cmp	r4, #22
 80052d6:	4681      	mov	r9, r0
 80052d8:	d907      	bls.n	80052ea <_malloc_r+0x1e>
 80052da:	f034 0407 	bics.w	r4, r4, #7
 80052de:	d505      	bpl.n	80052ec <_malloc_r+0x20>
 80052e0:	230c      	movs	r3, #12
 80052e2:	f8c9 3000 	str.w	r3, [r9]
 80052e6:	2600      	movs	r6, #0
 80052e8:	e131      	b.n	800554e <_malloc_r+0x282>
 80052ea:	2410      	movs	r4, #16
 80052ec:	428c      	cmp	r4, r1
 80052ee:	d3f7      	bcc.n	80052e0 <_malloc_r+0x14>
 80052f0:	4648      	mov	r0, r9
 80052f2:	f000 f9f9 	bl	80056e8 <__malloc_lock>
 80052f6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80052fa:	4d9c      	ldr	r5, [pc, #624]	; (800556c <_malloc_r+0x2a0>)
 80052fc:	d236      	bcs.n	800536c <_malloc_r+0xa0>
 80052fe:	f104 0208 	add.w	r2, r4, #8
 8005302:	442a      	add	r2, r5
 8005304:	f1a2 0108 	sub.w	r1, r2, #8
 8005308:	6856      	ldr	r6, [r2, #4]
 800530a:	428e      	cmp	r6, r1
 800530c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005310:	d102      	bne.n	8005318 <_malloc_r+0x4c>
 8005312:	68d6      	ldr	r6, [r2, #12]
 8005314:	42b2      	cmp	r2, r6
 8005316:	d010      	beq.n	800533a <_malloc_r+0x6e>
 8005318:	6873      	ldr	r3, [r6, #4]
 800531a:	68f2      	ldr	r2, [r6, #12]
 800531c:	68b1      	ldr	r1, [r6, #8]
 800531e:	f023 0303 	bic.w	r3, r3, #3
 8005322:	60ca      	str	r2, [r1, #12]
 8005324:	4433      	add	r3, r6
 8005326:	6091      	str	r1, [r2, #8]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	f042 0201 	orr.w	r2, r2, #1
 800532e:	605a      	str	r2, [r3, #4]
 8005330:	4648      	mov	r0, r9
 8005332:	f000 f9df 	bl	80056f4 <__malloc_unlock>
 8005336:	3608      	adds	r6, #8
 8005338:	e109      	b.n	800554e <_malloc_r+0x282>
 800533a:	3302      	adds	r3, #2
 800533c:	4a8c      	ldr	r2, [pc, #560]	; (8005570 <_malloc_r+0x2a4>)
 800533e:	692e      	ldr	r6, [r5, #16]
 8005340:	4296      	cmp	r6, r2
 8005342:	4611      	mov	r1, r2
 8005344:	d06d      	beq.n	8005422 <_malloc_r+0x156>
 8005346:	6870      	ldr	r0, [r6, #4]
 8005348:	f020 0003 	bic.w	r0, r0, #3
 800534c:	1b07      	subs	r7, r0, r4
 800534e:	2f0f      	cmp	r7, #15
 8005350:	dd47      	ble.n	80053e2 <_malloc_r+0x116>
 8005352:	1933      	adds	r3, r6, r4
 8005354:	f044 0401 	orr.w	r4, r4, #1
 8005358:	6074      	str	r4, [r6, #4]
 800535a:	616b      	str	r3, [r5, #20]
 800535c:	612b      	str	r3, [r5, #16]
 800535e:	60da      	str	r2, [r3, #12]
 8005360:	609a      	str	r2, [r3, #8]
 8005362:	f047 0201 	orr.w	r2, r7, #1
 8005366:	605a      	str	r2, [r3, #4]
 8005368:	5037      	str	r7, [r6, r0]
 800536a:	e7e1      	b.n	8005330 <_malloc_r+0x64>
 800536c:	0a63      	lsrs	r3, r4, #9
 800536e:	d02a      	beq.n	80053c6 <_malloc_r+0xfa>
 8005370:	2b04      	cmp	r3, #4
 8005372:	d812      	bhi.n	800539a <_malloc_r+0xce>
 8005374:	09a3      	lsrs	r3, r4, #6
 8005376:	3338      	adds	r3, #56	; 0x38
 8005378:	1c5a      	adds	r2, r3, #1
 800537a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800537e:	f1a2 0008 	sub.w	r0, r2, #8
 8005382:	6856      	ldr	r6, [r2, #4]
 8005384:	4286      	cmp	r6, r0
 8005386:	d006      	beq.n	8005396 <_malloc_r+0xca>
 8005388:	6872      	ldr	r2, [r6, #4]
 800538a:	f022 0203 	bic.w	r2, r2, #3
 800538e:	1b11      	subs	r1, r2, r4
 8005390:	290f      	cmp	r1, #15
 8005392:	dd1c      	ble.n	80053ce <_malloc_r+0x102>
 8005394:	3b01      	subs	r3, #1
 8005396:	3301      	adds	r3, #1
 8005398:	e7d0      	b.n	800533c <_malloc_r+0x70>
 800539a:	2b14      	cmp	r3, #20
 800539c:	d801      	bhi.n	80053a2 <_malloc_r+0xd6>
 800539e:	335b      	adds	r3, #91	; 0x5b
 80053a0:	e7ea      	b.n	8005378 <_malloc_r+0xac>
 80053a2:	2b54      	cmp	r3, #84	; 0x54
 80053a4:	d802      	bhi.n	80053ac <_malloc_r+0xe0>
 80053a6:	0b23      	lsrs	r3, r4, #12
 80053a8:	336e      	adds	r3, #110	; 0x6e
 80053aa:	e7e5      	b.n	8005378 <_malloc_r+0xac>
 80053ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80053b0:	d802      	bhi.n	80053b8 <_malloc_r+0xec>
 80053b2:	0be3      	lsrs	r3, r4, #15
 80053b4:	3377      	adds	r3, #119	; 0x77
 80053b6:	e7df      	b.n	8005378 <_malloc_r+0xac>
 80053b8:	f240 5254 	movw	r2, #1364	; 0x554
 80053bc:	4293      	cmp	r3, r2
 80053be:	d804      	bhi.n	80053ca <_malloc_r+0xfe>
 80053c0:	0ca3      	lsrs	r3, r4, #18
 80053c2:	337c      	adds	r3, #124	; 0x7c
 80053c4:	e7d8      	b.n	8005378 <_malloc_r+0xac>
 80053c6:	233f      	movs	r3, #63	; 0x3f
 80053c8:	e7d6      	b.n	8005378 <_malloc_r+0xac>
 80053ca:	237e      	movs	r3, #126	; 0x7e
 80053cc:	e7d4      	b.n	8005378 <_malloc_r+0xac>
 80053ce:	2900      	cmp	r1, #0
 80053d0:	68f1      	ldr	r1, [r6, #12]
 80053d2:	db04      	blt.n	80053de <_malloc_r+0x112>
 80053d4:	68b3      	ldr	r3, [r6, #8]
 80053d6:	60d9      	str	r1, [r3, #12]
 80053d8:	608b      	str	r3, [r1, #8]
 80053da:	18b3      	adds	r3, r6, r2
 80053dc:	e7a4      	b.n	8005328 <_malloc_r+0x5c>
 80053de:	460e      	mov	r6, r1
 80053e0:	e7d0      	b.n	8005384 <_malloc_r+0xb8>
 80053e2:	2f00      	cmp	r7, #0
 80053e4:	616a      	str	r2, [r5, #20]
 80053e6:	612a      	str	r2, [r5, #16]
 80053e8:	db05      	blt.n	80053f6 <_malloc_r+0x12a>
 80053ea:	4430      	add	r0, r6
 80053ec:	6843      	ldr	r3, [r0, #4]
 80053ee:	f043 0301 	orr.w	r3, r3, #1
 80053f2:	6043      	str	r3, [r0, #4]
 80053f4:	e79c      	b.n	8005330 <_malloc_r+0x64>
 80053f6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80053fa:	d244      	bcs.n	8005486 <_malloc_r+0x1ba>
 80053fc:	08c0      	lsrs	r0, r0, #3
 80053fe:	1087      	asrs	r7, r0, #2
 8005400:	2201      	movs	r2, #1
 8005402:	fa02 f707 	lsl.w	r7, r2, r7
 8005406:	686a      	ldr	r2, [r5, #4]
 8005408:	3001      	adds	r0, #1
 800540a:	433a      	orrs	r2, r7
 800540c:	606a      	str	r2, [r5, #4]
 800540e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005412:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8005416:	60b7      	str	r7, [r6, #8]
 8005418:	3a08      	subs	r2, #8
 800541a:	60f2      	str	r2, [r6, #12]
 800541c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8005420:	60fe      	str	r6, [r7, #12]
 8005422:	2001      	movs	r0, #1
 8005424:	109a      	asrs	r2, r3, #2
 8005426:	fa00 f202 	lsl.w	r2, r0, r2
 800542a:	6868      	ldr	r0, [r5, #4]
 800542c:	4282      	cmp	r2, r0
 800542e:	f200 80a1 	bhi.w	8005574 <_malloc_r+0x2a8>
 8005432:	4202      	tst	r2, r0
 8005434:	d106      	bne.n	8005444 <_malloc_r+0x178>
 8005436:	f023 0303 	bic.w	r3, r3, #3
 800543a:	0052      	lsls	r2, r2, #1
 800543c:	4202      	tst	r2, r0
 800543e:	f103 0304 	add.w	r3, r3, #4
 8005442:	d0fa      	beq.n	800543a <_malloc_r+0x16e>
 8005444:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8005448:	46e0      	mov	r8, ip
 800544a:	469e      	mov	lr, r3
 800544c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8005450:	4546      	cmp	r6, r8
 8005452:	d153      	bne.n	80054fc <_malloc_r+0x230>
 8005454:	f10e 0e01 	add.w	lr, lr, #1
 8005458:	f01e 0f03 	tst.w	lr, #3
 800545c:	f108 0808 	add.w	r8, r8, #8
 8005460:	d1f4      	bne.n	800544c <_malloc_r+0x180>
 8005462:	0798      	lsls	r0, r3, #30
 8005464:	d179      	bne.n	800555a <_malloc_r+0x28e>
 8005466:	686b      	ldr	r3, [r5, #4]
 8005468:	ea23 0302 	bic.w	r3, r3, r2
 800546c:	606b      	str	r3, [r5, #4]
 800546e:	6868      	ldr	r0, [r5, #4]
 8005470:	0052      	lsls	r2, r2, #1
 8005472:	4282      	cmp	r2, r0
 8005474:	d87e      	bhi.n	8005574 <_malloc_r+0x2a8>
 8005476:	2a00      	cmp	r2, #0
 8005478:	d07c      	beq.n	8005574 <_malloc_r+0x2a8>
 800547a:	4673      	mov	r3, lr
 800547c:	4202      	tst	r2, r0
 800547e:	d1e1      	bne.n	8005444 <_malloc_r+0x178>
 8005480:	3304      	adds	r3, #4
 8005482:	0052      	lsls	r2, r2, #1
 8005484:	e7fa      	b.n	800547c <_malloc_r+0x1b0>
 8005486:	0a42      	lsrs	r2, r0, #9
 8005488:	2a04      	cmp	r2, #4
 800548a:	d815      	bhi.n	80054b8 <_malloc_r+0x1ec>
 800548c:	0982      	lsrs	r2, r0, #6
 800548e:	3238      	adds	r2, #56	; 0x38
 8005490:	1c57      	adds	r7, r2, #1
 8005492:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8005496:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800549a:	45be      	cmp	lr, r7
 800549c:	d126      	bne.n	80054ec <_malloc_r+0x220>
 800549e:	2001      	movs	r0, #1
 80054a0:	1092      	asrs	r2, r2, #2
 80054a2:	fa00 f202 	lsl.w	r2, r0, r2
 80054a6:	6868      	ldr	r0, [r5, #4]
 80054a8:	4310      	orrs	r0, r2
 80054aa:	6068      	str	r0, [r5, #4]
 80054ac:	f8c6 e00c 	str.w	lr, [r6, #12]
 80054b0:	60b7      	str	r7, [r6, #8]
 80054b2:	f8ce 6008 	str.w	r6, [lr, #8]
 80054b6:	e7b3      	b.n	8005420 <_malloc_r+0x154>
 80054b8:	2a14      	cmp	r2, #20
 80054ba:	d801      	bhi.n	80054c0 <_malloc_r+0x1f4>
 80054bc:	325b      	adds	r2, #91	; 0x5b
 80054be:	e7e7      	b.n	8005490 <_malloc_r+0x1c4>
 80054c0:	2a54      	cmp	r2, #84	; 0x54
 80054c2:	d802      	bhi.n	80054ca <_malloc_r+0x1fe>
 80054c4:	0b02      	lsrs	r2, r0, #12
 80054c6:	326e      	adds	r2, #110	; 0x6e
 80054c8:	e7e2      	b.n	8005490 <_malloc_r+0x1c4>
 80054ca:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80054ce:	d802      	bhi.n	80054d6 <_malloc_r+0x20a>
 80054d0:	0bc2      	lsrs	r2, r0, #15
 80054d2:	3277      	adds	r2, #119	; 0x77
 80054d4:	e7dc      	b.n	8005490 <_malloc_r+0x1c4>
 80054d6:	f240 5754 	movw	r7, #1364	; 0x554
 80054da:	42ba      	cmp	r2, r7
 80054dc:	bf9a      	itte	ls
 80054de:	0c82      	lsrls	r2, r0, #18
 80054e0:	327c      	addls	r2, #124	; 0x7c
 80054e2:	227e      	movhi	r2, #126	; 0x7e
 80054e4:	e7d4      	b.n	8005490 <_malloc_r+0x1c4>
 80054e6:	68bf      	ldr	r7, [r7, #8]
 80054e8:	45be      	cmp	lr, r7
 80054ea:	d004      	beq.n	80054f6 <_malloc_r+0x22a>
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	f022 0203 	bic.w	r2, r2, #3
 80054f2:	4290      	cmp	r0, r2
 80054f4:	d3f7      	bcc.n	80054e6 <_malloc_r+0x21a>
 80054f6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80054fa:	e7d7      	b.n	80054ac <_malloc_r+0x1e0>
 80054fc:	6870      	ldr	r0, [r6, #4]
 80054fe:	68f7      	ldr	r7, [r6, #12]
 8005500:	f020 0003 	bic.w	r0, r0, #3
 8005504:	eba0 0a04 	sub.w	sl, r0, r4
 8005508:	f1ba 0f0f 	cmp.w	sl, #15
 800550c:	dd10      	ble.n	8005530 <_malloc_r+0x264>
 800550e:	68b2      	ldr	r2, [r6, #8]
 8005510:	1933      	adds	r3, r6, r4
 8005512:	f044 0401 	orr.w	r4, r4, #1
 8005516:	6074      	str	r4, [r6, #4]
 8005518:	60d7      	str	r7, [r2, #12]
 800551a:	60ba      	str	r2, [r7, #8]
 800551c:	f04a 0201 	orr.w	r2, sl, #1
 8005520:	616b      	str	r3, [r5, #20]
 8005522:	612b      	str	r3, [r5, #16]
 8005524:	60d9      	str	r1, [r3, #12]
 8005526:	6099      	str	r1, [r3, #8]
 8005528:	605a      	str	r2, [r3, #4]
 800552a:	f846 a000 	str.w	sl, [r6, r0]
 800552e:	e6ff      	b.n	8005330 <_malloc_r+0x64>
 8005530:	f1ba 0f00 	cmp.w	sl, #0
 8005534:	db0f      	blt.n	8005556 <_malloc_r+0x28a>
 8005536:	4430      	add	r0, r6
 8005538:	6843      	ldr	r3, [r0, #4]
 800553a:	f043 0301 	orr.w	r3, r3, #1
 800553e:	6043      	str	r3, [r0, #4]
 8005540:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005544:	4648      	mov	r0, r9
 8005546:	60df      	str	r7, [r3, #12]
 8005548:	60bb      	str	r3, [r7, #8]
 800554a:	f000 f8d3 	bl	80056f4 <__malloc_unlock>
 800554e:	4630      	mov	r0, r6
 8005550:	b003      	add	sp, #12
 8005552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005556:	463e      	mov	r6, r7
 8005558:	e77a      	b.n	8005450 <_malloc_r+0x184>
 800555a:	f85c 0908 	ldr.w	r0, [ip], #-8
 800555e:	4584      	cmp	ip, r0
 8005560:	f103 33ff 	add.w	r3, r3, #4294967295
 8005564:	f43f af7d 	beq.w	8005462 <_malloc_r+0x196>
 8005568:	e781      	b.n	800546e <_malloc_r+0x1a2>
 800556a:	bf00      	nop
 800556c:	20000104 	.word	0x20000104
 8005570:	2000010c 	.word	0x2000010c
 8005574:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005578:	f8db 6004 	ldr.w	r6, [fp, #4]
 800557c:	f026 0603 	bic.w	r6, r6, #3
 8005580:	42b4      	cmp	r4, r6
 8005582:	d803      	bhi.n	800558c <_malloc_r+0x2c0>
 8005584:	1b33      	subs	r3, r6, r4
 8005586:	2b0f      	cmp	r3, #15
 8005588:	f300 8096 	bgt.w	80056b8 <_malloc_r+0x3ec>
 800558c:	4a4f      	ldr	r2, [pc, #316]	; (80056cc <_malloc_r+0x400>)
 800558e:	6817      	ldr	r7, [r2, #0]
 8005590:	4a4f      	ldr	r2, [pc, #316]	; (80056d0 <_malloc_r+0x404>)
 8005592:	6811      	ldr	r1, [r2, #0]
 8005594:	3710      	adds	r7, #16
 8005596:	3101      	adds	r1, #1
 8005598:	eb0b 0306 	add.w	r3, fp, r6
 800559c:	4427      	add	r7, r4
 800559e:	d005      	beq.n	80055ac <_malloc_r+0x2e0>
 80055a0:	494c      	ldr	r1, [pc, #304]	; (80056d4 <_malloc_r+0x408>)
 80055a2:	3901      	subs	r1, #1
 80055a4:	440f      	add	r7, r1
 80055a6:	3101      	adds	r1, #1
 80055a8:	4249      	negs	r1, r1
 80055aa:	400f      	ands	r7, r1
 80055ac:	4639      	mov	r1, r7
 80055ae:	4648      	mov	r0, r9
 80055b0:	9201      	str	r2, [sp, #4]
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	f000 fb74 	bl	8005ca0 <_sbrk_r>
 80055b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80055bc:	4680      	mov	r8, r0
 80055be:	d056      	beq.n	800566e <_malloc_r+0x3a2>
 80055c0:	9b00      	ldr	r3, [sp, #0]
 80055c2:	9a01      	ldr	r2, [sp, #4]
 80055c4:	4283      	cmp	r3, r0
 80055c6:	d901      	bls.n	80055cc <_malloc_r+0x300>
 80055c8:	45ab      	cmp	fp, r5
 80055ca:	d150      	bne.n	800566e <_malloc_r+0x3a2>
 80055cc:	4842      	ldr	r0, [pc, #264]	; (80056d8 <_malloc_r+0x40c>)
 80055ce:	6801      	ldr	r1, [r0, #0]
 80055d0:	4543      	cmp	r3, r8
 80055d2:	eb07 0e01 	add.w	lr, r7, r1
 80055d6:	f8c0 e000 	str.w	lr, [r0]
 80055da:	4940      	ldr	r1, [pc, #256]	; (80056dc <_malloc_r+0x410>)
 80055dc:	4682      	mov	sl, r0
 80055de:	d113      	bne.n	8005608 <_malloc_r+0x33c>
 80055e0:	420b      	tst	r3, r1
 80055e2:	d111      	bne.n	8005608 <_malloc_r+0x33c>
 80055e4:	68ab      	ldr	r3, [r5, #8]
 80055e6:	443e      	add	r6, r7
 80055e8:	f046 0601 	orr.w	r6, r6, #1
 80055ec:	605e      	str	r6, [r3, #4]
 80055ee:	4a3c      	ldr	r2, [pc, #240]	; (80056e0 <_malloc_r+0x414>)
 80055f0:	f8da 3000 	ldr.w	r3, [sl]
 80055f4:	6811      	ldr	r1, [r2, #0]
 80055f6:	428b      	cmp	r3, r1
 80055f8:	bf88      	it	hi
 80055fa:	6013      	strhi	r3, [r2, #0]
 80055fc:	4a39      	ldr	r2, [pc, #228]	; (80056e4 <_malloc_r+0x418>)
 80055fe:	6811      	ldr	r1, [r2, #0]
 8005600:	428b      	cmp	r3, r1
 8005602:	bf88      	it	hi
 8005604:	6013      	strhi	r3, [r2, #0]
 8005606:	e032      	b.n	800566e <_malloc_r+0x3a2>
 8005608:	6810      	ldr	r0, [r2, #0]
 800560a:	3001      	adds	r0, #1
 800560c:	bf1b      	ittet	ne
 800560e:	eba8 0303 	subne.w	r3, r8, r3
 8005612:	4473      	addne	r3, lr
 8005614:	f8c2 8000 	streq.w	r8, [r2]
 8005618:	f8ca 3000 	strne.w	r3, [sl]
 800561c:	f018 0007 	ands.w	r0, r8, #7
 8005620:	bf1c      	itt	ne
 8005622:	f1c0 0008 	rsbne	r0, r0, #8
 8005626:	4480      	addne	r8, r0
 8005628:	4b2a      	ldr	r3, [pc, #168]	; (80056d4 <_malloc_r+0x408>)
 800562a:	4447      	add	r7, r8
 800562c:	4418      	add	r0, r3
 800562e:	400f      	ands	r7, r1
 8005630:	1bc7      	subs	r7, r0, r7
 8005632:	4639      	mov	r1, r7
 8005634:	4648      	mov	r0, r9
 8005636:	f000 fb33 	bl	8005ca0 <_sbrk_r>
 800563a:	1c43      	adds	r3, r0, #1
 800563c:	bf08      	it	eq
 800563e:	4640      	moveq	r0, r8
 8005640:	f8da 3000 	ldr.w	r3, [sl]
 8005644:	f8c5 8008 	str.w	r8, [r5, #8]
 8005648:	bf08      	it	eq
 800564a:	2700      	moveq	r7, #0
 800564c:	eba0 0008 	sub.w	r0, r0, r8
 8005650:	443b      	add	r3, r7
 8005652:	4407      	add	r7, r0
 8005654:	f047 0701 	orr.w	r7, r7, #1
 8005658:	45ab      	cmp	fp, r5
 800565a:	f8ca 3000 	str.w	r3, [sl]
 800565e:	f8c8 7004 	str.w	r7, [r8, #4]
 8005662:	d0c4      	beq.n	80055ee <_malloc_r+0x322>
 8005664:	2e0f      	cmp	r6, #15
 8005666:	d810      	bhi.n	800568a <_malloc_r+0x3be>
 8005668:	2301      	movs	r3, #1
 800566a:	f8c8 3004 	str.w	r3, [r8, #4]
 800566e:	68ab      	ldr	r3, [r5, #8]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	f022 0203 	bic.w	r2, r2, #3
 8005676:	4294      	cmp	r4, r2
 8005678:	eba2 0304 	sub.w	r3, r2, r4
 800567c:	d801      	bhi.n	8005682 <_malloc_r+0x3b6>
 800567e:	2b0f      	cmp	r3, #15
 8005680:	dc1a      	bgt.n	80056b8 <_malloc_r+0x3ec>
 8005682:	4648      	mov	r0, r9
 8005684:	f000 f836 	bl	80056f4 <__malloc_unlock>
 8005688:	e62d      	b.n	80052e6 <_malloc_r+0x1a>
 800568a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800568e:	3e0c      	subs	r6, #12
 8005690:	f026 0607 	bic.w	r6, r6, #7
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	4333      	orrs	r3, r6
 800569a:	f8cb 3004 	str.w	r3, [fp, #4]
 800569e:	eb0b 0306 	add.w	r3, fp, r6
 80056a2:	2205      	movs	r2, #5
 80056a4:	2e0f      	cmp	r6, #15
 80056a6:	605a      	str	r2, [r3, #4]
 80056a8:	609a      	str	r2, [r3, #8]
 80056aa:	d9a0      	bls.n	80055ee <_malloc_r+0x322>
 80056ac:	f10b 0108 	add.w	r1, fp, #8
 80056b0:	4648      	mov	r0, r9
 80056b2:	f7ff fcab 	bl	800500c <_free_r>
 80056b6:	e79a      	b.n	80055ee <_malloc_r+0x322>
 80056b8:	68ae      	ldr	r6, [r5, #8]
 80056ba:	f044 0201 	orr.w	r2, r4, #1
 80056be:	4434      	add	r4, r6
 80056c0:	f043 0301 	orr.w	r3, r3, #1
 80056c4:	6072      	str	r2, [r6, #4]
 80056c6:	60ac      	str	r4, [r5, #8]
 80056c8:	6063      	str	r3, [r4, #4]
 80056ca:	e631      	b.n	8005330 <_malloc_r+0x64>
 80056cc:	200006e0 	.word	0x200006e0
 80056d0:	2000050c 	.word	0x2000050c
 80056d4:	00000080 	.word	0x00000080
 80056d8:	200006b0 	.word	0x200006b0
 80056dc:	0000007f 	.word	0x0000007f
 80056e0:	200006d8 	.word	0x200006d8
 80056e4:	200006dc 	.word	0x200006dc

080056e8 <__malloc_lock>:
 80056e8:	4801      	ldr	r0, [pc, #4]	; (80056f0 <__malloc_lock+0x8>)
 80056ea:	f7ff bd79 	b.w	80051e0 <__retarget_lock_acquire_recursive>
 80056ee:	bf00      	nop
 80056f0:	20000c8c 	.word	0x20000c8c

080056f4 <__malloc_unlock>:
 80056f4:	4801      	ldr	r0, [pc, #4]	; (80056fc <__malloc_unlock+0x8>)
 80056f6:	f7ff bd74 	b.w	80051e2 <__retarget_lock_release_recursive>
 80056fa:	bf00      	nop
 80056fc:	20000c8c 	.word	0x20000c8c

08005700 <_Balloc>:
 8005700:	b570      	push	{r4, r5, r6, lr}
 8005702:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005704:	4604      	mov	r4, r0
 8005706:	460e      	mov	r6, r1
 8005708:	b93d      	cbnz	r5, 800571a <_Balloc+0x1a>
 800570a:	2010      	movs	r0, #16
 800570c:	f7ff fdd6 	bl	80052bc <malloc>
 8005710:	6260      	str	r0, [r4, #36]	; 0x24
 8005712:	6045      	str	r5, [r0, #4]
 8005714:	6085      	str	r5, [r0, #8]
 8005716:	6005      	str	r5, [r0, #0]
 8005718:	60c5      	str	r5, [r0, #12]
 800571a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800571c:	68eb      	ldr	r3, [r5, #12]
 800571e:	b183      	cbz	r3, 8005742 <_Balloc+0x42>
 8005720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005728:	b9b8      	cbnz	r0, 800575a <_Balloc+0x5a>
 800572a:	2101      	movs	r1, #1
 800572c:	fa01 f506 	lsl.w	r5, r1, r6
 8005730:	1d6a      	adds	r2, r5, #5
 8005732:	0092      	lsls	r2, r2, #2
 8005734:	4620      	mov	r0, r4
 8005736:	f000 fb4d 	bl	8005dd4 <_calloc_r>
 800573a:	b160      	cbz	r0, 8005756 <_Balloc+0x56>
 800573c:	6046      	str	r6, [r0, #4]
 800573e:	6085      	str	r5, [r0, #8]
 8005740:	e00e      	b.n	8005760 <_Balloc+0x60>
 8005742:	2221      	movs	r2, #33	; 0x21
 8005744:	2104      	movs	r1, #4
 8005746:	4620      	mov	r0, r4
 8005748:	f000 fb44 	bl	8005dd4 <_calloc_r>
 800574c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800574e:	60e8      	str	r0, [r5, #12]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1e4      	bne.n	8005720 <_Balloc+0x20>
 8005756:	2000      	movs	r0, #0
 8005758:	bd70      	pop	{r4, r5, r6, pc}
 800575a:	6802      	ldr	r2, [r0, #0]
 800575c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005760:	2300      	movs	r3, #0
 8005762:	6103      	str	r3, [r0, #16]
 8005764:	60c3      	str	r3, [r0, #12]
 8005766:	bd70      	pop	{r4, r5, r6, pc}

08005768 <_Bfree>:
 8005768:	b570      	push	{r4, r5, r6, lr}
 800576a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800576c:	4606      	mov	r6, r0
 800576e:	460d      	mov	r5, r1
 8005770:	b93c      	cbnz	r4, 8005782 <_Bfree+0x1a>
 8005772:	2010      	movs	r0, #16
 8005774:	f7ff fda2 	bl	80052bc <malloc>
 8005778:	6270      	str	r0, [r6, #36]	; 0x24
 800577a:	6044      	str	r4, [r0, #4]
 800577c:	6084      	str	r4, [r0, #8]
 800577e:	6004      	str	r4, [r0, #0]
 8005780:	60c4      	str	r4, [r0, #12]
 8005782:	b13d      	cbz	r5, 8005794 <_Bfree+0x2c>
 8005784:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005786:	686a      	ldr	r2, [r5, #4]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800578e:	6029      	str	r1, [r5, #0]
 8005790:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005794:	bd70      	pop	{r4, r5, r6, pc}

08005796 <__multadd>:
 8005796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800579a:	690d      	ldr	r5, [r1, #16]
 800579c:	461f      	mov	r7, r3
 800579e:	4606      	mov	r6, r0
 80057a0:	460c      	mov	r4, r1
 80057a2:	f101 0e14 	add.w	lr, r1, #20
 80057a6:	2300      	movs	r3, #0
 80057a8:	f8de 0000 	ldr.w	r0, [lr]
 80057ac:	b281      	uxth	r1, r0
 80057ae:	fb02 7101 	mla	r1, r2, r1, r7
 80057b2:	0c0f      	lsrs	r7, r1, #16
 80057b4:	0c00      	lsrs	r0, r0, #16
 80057b6:	fb02 7000 	mla	r0, r2, r0, r7
 80057ba:	b289      	uxth	r1, r1
 80057bc:	3301      	adds	r3, #1
 80057be:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80057c2:	429d      	cmp	r5, r3
 80057c4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80057c8:	f84e 1b04 	str.w	r1, [lr], #4
 80057cc:	dcec      	bgt.n	80057a8 <__multadd+0x12>
 80057ce:	b1d7      	cbz	r7, 8005806 <__multadd+0x70>
 80057d0:	68a3      	ldr	r3, [r4, #8]
 80057d2:	429d      	cmp	r5, r3
 80057d4:	db12      	blt.n	80057fc <__multadd+0x66>
 80057d6:	6861      	ldr	r1, [r4, #4]
 80057d8:	4630      	mov	r0, r6
 80057da:	3101      	adds	r1, #1
 80057dc:	f7ff ff90 	bl	8005700 <_Balloc>
 80057e0:	6922      	ldr	r2, [r4, #16]
 80057e2:	3202      	adds	r2, #2
 80057e4:	f104 010c 	add.w	r1, r4, #12
 80057e8:	4680      	mov	r8, r0
 80057ea:	0092      	lsls	r2, r2, #2
 80057ec:	300c      	adds	r0, #12
 80057ee:	f7fd fa9f 	bl	8002d30 <memcpy>
 80057f2:	4621      	mov	r1, r4
 80057f4:	4630      	mov	r0, r6
 80057f6:	f7ff ffb7 	bl	8005768 <_Bfree>
 80057fa:	4644      	mov	r4, r8
 80057fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005800:	3501      	adds	r5, #1
 8005802:	615f      	str	r7, [r3, #20]
 8005804:	6125      	str	r5, [r4, #16]
 8005806:	4620      	mov	r0, r4
 8005808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800580c <__hi0bits>:
 800580c:	0c02      	lsrs	r2, r0, #16
 800580e:	0412      	lsls	r2, r2, #16
 8005810:	4603      	mov	r3, r0
 8005812:	b9b2      	cbnz	r2, 8005842 <__hi0bits+0x36>
 8005814:	0403      	lsls	r3, r0, #16
 8005816:	2010      	movs	r0, #16
 8005818:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800581c:	bf04      	itt	eq
 800581e:	021b      	lsleq	r3, r3, #8
 8005820:	3008      	addeq	r0, #8
 8005822:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005826:	bf04      	itt	eq
 8005828:	011b      	lsleq	r3, r3, #4
 800582a:	3004      	addeq	r0, #4
 800582c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005830:	bf04      	itt	eq
 8005832:	009b      	lsleq	r3, r3, #2
 8005834:	3002      	addeq	r0, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	db06      	blt.n	8005848 <__hi0bits+0x3c>
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	d503      	bpl.n	8005846 <__hi0bits+0x3a>
 800583e:	3001      	adds	r0, #1
 8005840:	4770      	bx	lr
 8005842:	2000      	movs	r0, #0
 8005844:	e7e8      	b.n	8005818 <__hi0bits+0xc>
 8005846:	2020      	movs	r0, #32
 8005848:	4770      	bx	lr

0800584a <__lo0bits>:
 800584a:	6803      	ldr	r3, [r0, #0]
 800584c:	f013 0207 	ands.w	r2, r3, #7
 8005850:	4601      	mov	r1, r0
 8005852:	d00b      	beq.n	800586c <__lo0bits+0x22>
 8005854:	07da      	lsls	r2, r3, #31
 8005856:	d423      	bmi.n	80058a0 <__lo0bits+0x56>
 8005858:	0798      	lsls	r0, r3, #30
 800585a:	bf49      	itett	mi
 800585c:	085b      	lsrmi	r3, r3, #1
 800585e:	089b      	lsrpl	r3, r3, #2
 8005860:	2001      	movmi	r0, #1
 8005862:	600b      	strmi	r3, [r1, #0]
 8005864:	bf5c      	itt	pl
 8005866:	600b      	strpl	r3, [r1, #0]
 8005868:	2002      	movpl	r0, #2
 800586a:	4770      	bx	lr
 800586c:	b298      	uxth	r0, r3
 800586e:	b9a8      	cbnz	r0, 800589c <__lo0bits+0x52>
 8005870:	0c1b      	lsrs	r3, r3, #16
 8005872:	2010      	movs	r0, #16
 8005874:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005878:	bf04      	itt	eq
 800587a:	0a1b      	lsreq	r3, r3, #8
 800587c:	3008      	addeq	r0, #8
 800587e:	071a      	lsls	r2, r3, #28
 8005880:	bf04      	itt	eq
 8005882:	091b      	lsreq	r3, r3, #4
 8005884:	3004      	addeq	r0, #4
 8005886:	079a      	lsls	r2, r3, #30
 8005888:	bf04      	itt	eq
 800588a:	089b      	lsreq	r3, r3, #2
 800588c:	3002      	addeq	r0, #2
 800588e:	07da      	lsls	r2, r3, #31
 8005890:	d402      	bmi.n	8005898 <__lo0bits+0x4e>
 8005892:	085b      	lsrs	r3, r3, #1
 8005894:	d006      	beq.n	80058a4 <__lo0bits+0x5a>
 8005896:	3001      	adds	r0, #1
 8005898:	600b      	str	r3, [r1, #0]
 800589a:	4770      	bx	lr
 800589c:	4610      	mov	r0, r2
 800589e:	e7e9      	b.n	8005874 <__lo0bits+0x2a>
 80058a0:	2000      	movs	r0, #0
 80058a2:	4770      	bx	lr
 80058a4:	2020      	movs	r0, #32
 80058a6:	4770      	bx	lr

080058a8 <__i2b>:
 80058a8:	b510      	push	{r4, lr}
 80058aa:	460c      	mov	r4, r1
 80058ac:	2101      	movs	r1, #1
 80058ae:	f7ff ff27 	bl	8005700 <_Balloc>
 80058b2:	2201      	movs	r2, #1
 80058b4:	6144      	str	r4, [r0, #20]
 80058b6:	6102      	str	r2, [r0, #16]
 80058b8:	bd10      	pop	{r4, pc}

080058ba <__multiply>:
 80058ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058be:	4614      	mov	r4, r2
 80058c0:	690a      	ldr	r2, [r1, #16]
 80058c2:	6923      	ldr	r3, [r4, #16]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	bfb8      	it	lt
 80058c8:	460b      	movlt	r3, r1
 80058ca:	4689      	mov	r9, r1
 80058cc:	bfbc      	itt	lt
 80058ce:	46a1      	movlt	r9, r4
 80058d0:	461c      	movlt	r4, r3
 80058d2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80058d6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80058da:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80058de:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80058e2:	eb07 060a 	add.w	r6, r7, sl
 80058e6:	429e      	cmp	r6, r3
 80058e8:	bfc8      	it	gt
 80058ea:	3101      	addgt	r1, #1
 80058ec:	f7ff ff08 	bl	8005700 <_Balloc>
 80058f0:	f100 0514 	add.w	r5, r0, #20
 80058f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80058f8:	462b      	mov	r3, r5
 80058fa:	2200      	movs	r2, #0
 80058fc:	4543      	cmp	r3, r8
 80058fe:	d316      	bcc.n	800592e <__multiply+0x74>
 8005900:	f104 0214 	add.w	r2, r4, #20
 8005904:	f109 0114 	add.w	r1, r9, #20
 8005908:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800590c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005910:	9301      	str	r3, [sp, #4]
 8005912:	9c01      	ldr	r4, [sp, #4]
 8005914:	4294      	cmp	r4, r2
 8005916:	4613      	mov	r3, r2
 8005918:	d80c      	bhi.n	8005934 <__multiply+0x7a>
 800591a:	2e00      	cmp	r6, #0
 800591c:	dd03      	ble.n	8005926 <__multiply+0x6c>
 800591e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005922:	2b00      	cmp	r3, #0
 8005924:	d054      	beq.n	80059d0 <__multiply+0x116>
 8005926:	6106      	str	r6, [r0, #16]
 8005928:	b003      	add	sp, #12
 800592a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800592e:	f843 2b04 	str.w	r2, [r3], #4
 8005932:	e7e3      	b.n	80058fc <__multiply+0x42>
 8005934:	f8b3 a000 	ldrh.w	sl, [r3]
 8005938:	3204      	adds	r2, #4
 800593a:	f1ba 0f00 	cmp.w	sl, #0
 800593e:	d020      	beq.n	8005982 <__multiply+0xc8>
 8005940:	46ae      	mov	lr, r5
 8005942:	4689      	mov	r9, r1
 8005944:	f04f 0c00 	mov.w	ip, #0
 8005948:	f859 4b04 	ldr.w	r4, [r9], #4
 800594c:	f8be b000 	ldrh.w	fp, [lr]
 8005950:	b2a3      	uxth	r3, r4
 8005952:	fb0a b303 	mla	r3, sl, r3, fp
 8005956:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800595a:	f8de 4000 	ldr.w	r4, [lr]
 800595e:	4463      	add	r3, ip
 8005960:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005964:	fb0a c40b 	mla	r4, sl, fp, ip
 8005968:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800596c:	b29b      	uxth	r3, r3
 800596e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005972:	454f      	cmp	r7, r9
 8005974:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005978:	f84e 3b04 	str.w	r3, [lr], #4
 800597c:	d8e4      	bhi.n	8005948 <__multiply+0x8e>
 800597e:	f8ce c000 	str.w	ip, [lr]
 8005982:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005986:	f1b9 0f00 	cmp.w	r9, #0
 800598a:	d01f      	beq.n	80059cc <__multiply+0x112>
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	46ae      	mov	lr, r5
 8005990:	468c      	mov	ip, r1
 8005992:	f04f 0a00 	mov.w	sl, #0
 8005996:	f8bc 4000 	ldrh.w	r4, [ip]
 800599a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800599e:	fb09 b404 	mla	r4, r9, r4, fp
 80059a2:	44a2      	add	sl, r4
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80059aa:	f84e 3b04 	str.w	r3, [lr], #4
 80059ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 80059b2:	f8be 4000 	ldrh.w	r4, [lr]
 80059b6:	0c1b      	lsrs	r3, r3, #16
 80059b8:	fb09 4303 	mla	r3, r9, r3, r4
 80059bc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80059c0:	4567      	cmp	r7, ip
 80059c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80059c6:	d8e6      	bhi.n	8005996 <__multiply+0xdc>
 80059c8:	f8ce 3000 	str.w	r3, [lr]
 80059cc:	3504      	adds	r5, #4
 80059ce:	e7a0      	b.n	8005912 <__multiply+0x58>
 80059d0:	3e01      	subs	r6, #1
 80059d2:	e7a2      	b.n	800591a <__multiply+0x60>

080059d4 <__pow5mult>:
 80059d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059d8:	4615      	mov	r5, r2
 80059da:	f012 0203 	ands.w	r2, r2, #3
 80059de:	4606      	mov	r6, r0
 80059e0:	460f      	mov	r7, r1
 80059e2:	d007      	beq.n	80059f4 <__pow5mult+0x20>
 80059e4:	3a01      	subs	r2, #1
 80059e6:	4c21      	ldr	r4, [pc, #132]	; (8005a6c <__pow5mult+0x98>)
 80059e8:	2300      	movs	r3, #0
 80059ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80059ee:	f7ff fed2 	bl	8005796 <__multadd>
 80059f2:	4607      	mov	r7, r0
 80059f4:	10ad      	asrs	r5, r5, #2
 80059f6:	d035      	beq.n	8005a64 <__pow5mult+0x90>
 80059f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80059fa:	b93c      	cbnz	r4, 8005a0c <__pow5mult+0x38>
 80059fc:	2010      	movs	r0, #16
 80059fe:	f7ff fc5d 	bl	80052bc <malloc>
 8005a02:	6270      	str	r0, [r6, #36]	; 0x24
 8005a04:	6044      	str	r4, [r0, #4]
 8005a06:	6084      	str	r4, [r0, #8]
 8005a08:	6004      	str	r4, [r0, #0]
 8005a0a:	60c4      	str	r4, [r0, #12]
 8005a0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005a10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005a14:	b94c      	cbnz	r4, 8005a2a <__pow5mult+0x56>
 8005a16:	f240 2171 	movw	r1, #625	; 0x271
 8005a1a:	4630      	mov	r0, r6
 8005a1c:	f7ff ff44 	bl	80058a8 <__i2b>
 8005a20:	2300      	movs	r3, #0
 8005a22:	f8c8 0008 	str.w	r0, [r8, #8]
 8005a26:	4604      	mov	r4, r0
 8005a28:	6003      	str	r3, [r0, #0]
 8005a2a:	f04f 0800 	mov.w	r8, #0
 8005a2e:	07eb      	lsls	r3, r5, #31
 8005a30:	d50a      	bpl.n	8005a48 <__pow5mult+0x74>
 8005a32:	4639      	mov	r1, r7
 8005a34:	4622      	mov	r2, r4
 8005a36:	4630      	mov	r0, r6
 8005a38:	f7ff ff3f 	bl	80058ba <__multiply>
 8005a3c:	4639      	mov	r1, r7
 8005a3e:	4681      	mov	r9, r0
 8005a40:	4630      	mov	r0, r6
 8005a42:	f7ff fe91 	bl	8005768 <_Bfree>
 8005a46:	464f      	mov	r7, r9
 8005a48:	106d      	asrs	r5, r5, #1
 8005a4a:	d00b      	beq.n	8005a64 <__pow5mult+0x90>
 8005a4c:	6820      	ldr	r0, [r4, #0]
 8005a4e:	b938      	cbnz	r0, 8005a60 <__pow5mult+0x8c>
 8005a50:	4622      	mov	r2, r4
 8005a52:	4621      	mov	r1, r4
 8005a54:	4630      	mov	r0, r6
 8005a56:	f7ff ff30 	bl	80058ba <__multiply>
 8005a5a:	6020      	str	r0, [r4, #0]
 8005a5c:	f8c0 8000 	str.w	r8, [r0]
 8005a60:	4604      	mov	r4, r0
 8005a62:	e7e4      	b.n	8005a2e <__pow5mult+0x5a>
 8005a64:	4638      	mov	r0, r7
 8005a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a6a:	bf00      	nop
 8005a6c:	080069c0 	.word	0x080069c0

08005a70 <__lshift>:
 8005a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a74:	460c      	mov	r4, r1
 8005a76:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005a7a:	6923      	ldr	r3, [r4, #16]
 8005a7c:	6849      	ldr	r1, [r1, #4]
 8005a7e:	eb0a 0903 	add.w	r9, sl, r3
 8005a82:	68a3      	ldr	r3, [r4, #8]
 8005a84:	4607      	mov	r7, r0
 8005a86:	4616      	mov	r6, r2
 8005a88:	f109 0501 	add.w	r5, r9, #1
 8005a8c:	42ab      	cmp	r3, r5
 8005a8e:	db31      	blt.n	8005af4 <__lshift+0x84>
 8005a90:	4638      	mov	r0, r7
 8005a92:	f7ff fe35 	bl	8005700 <_Balloc>
 8005a96:	2200      	movs	r2, #0
 8005a98:	4680      	mov	r8, r0
 8005a9a:	f100 0314 	add.w	r3, r0, #20
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	4552      	cmp	r2, sl
 8005aa2:	db2a      	blt.n	8005afa <__lshift+0x8a>
 8005aa4:	6920      	ldr	r0, [r4, #16]
 8005aa6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005aaa:	f104 0114 	add.w	r1, r4, #20
 8005aae:	f016 021f 	ands.w	r2, r6, #31
 8005ab2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005ab6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005aba:	d022      	beq.n	8005b02 <__lshift+0x92>
 8005abc:	f1c2 0c20 	rsb	ip, r2, #32
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	680e      	ldr	r6, [r1, #0]
 8005ac4:	4096      	lsls	r6, r2
 8005ac6:	4330      	orrs	r0, r6
 8005ac8:	f843 0b04 	str.w	r0, [r3], #4
 8005acc:	f851 0b04 	ldr.w	r0, [r1], #4
 8005ad0:	458e      	cmp	lr, r1
 8005ad2:	fa20 f00c 	lsr.w	r0, r0, ip
 8005ad6:	d8f4      	bhi.n	8005ac2 <__lshift+0x52>
 8005ad8:	6018      	str	r0, [r3, #0]
 8005ada:	b108      	cbz	r0, 8005ae0 <__lshift+0x70>
 8005adc:	f109 0502 	add.w	r5, r9, #2
 8005ae0:	3d01      	subs	r5, #1
 8005ae2:	4638      	mov	r0, r7
 8005ae4:	f8c8 5010 	str.w	r5, [r8, #16]
 8005ae8:	4621      	mov	r1, r4
 8005aea:	f7ff fe3d 	bl	8005768 <_Bfree>
 8005aee:	4640      	mov	r0, r8
 8005af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af4:	3101      	adds	r1, #1
 8005af6:	005b      	lsls	r3, r3, #1
 8005af8:	e7c8      	b.n	8005a8c <__lshift+0x1c>
 8005afa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005afe:	3201      	adds	r2, #1
 8005b00:	e7ce      	b.n	8005aa0 <__lshift+0x30>
 8005b02:	3b04      	subs	r3, #4
 8005b04:	f851 2b04 	ldr.w	r2, [r1], #4
 8005b08:	f843 2f04 	str.w	r2, [r3, #4]!
 8005b0c:	458e      	cmp	lr, r1
 8005b0e:	d8f9      	bhi.n	8005b04 <__lshift+0x94>
 8005b10:	e7e6      	b.n	8005ae0 <__lshift+0x70>

08005b12 <__mcmp>:
 8005b12:	6903      	ldr	r3, [r0, #16]
 8005b14:	690a      	ldr	r2, [r1, #16]
 8005b16:	1a9b      	subs	r3, r3, r2
 8005b18:	b530      	push	{r4, r5, lr}
 8005b1a:	d10c      	bne.n	8005b36 <__mcmp+0x24>
 8005b1c:	0092      	lsls	r2, r2, #2
 8005b1e:	3014      	adds	r0, #20
 8005b20:	3114      	adds	r1, #20
 8005b22:	1884      	adds	r4, r0, r2
 8005b24:	4411      	add	r1, r2
 8005b26:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005b2a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005b2e:	4295      	cmp	r5, r2
 8005b30:	d003      	beq.n	8005b3a <__mcmp+0x28>
 8005b32:	d305      	bcc.n	8005b40 <__mcmp+0x2e>
 8005b34:	2301      	movs	r3, #1
 8005b36:	4618      	mov	r0, r3
 8005b38:	bd30      	pop	{r4, r5, pc}
 8005b3a:	42a0      	cmp	r0, r4
 8005b3c:	d3f3      	bcc.n	8005b26 <__mcmp+0x14>
 8005b3e:	e7fa      	b.n	8005b36 <__mcmp+0x24>
 8005b40:	f04f 33ff 	mov.w	r3, #4294967295
 8005b44:	e7f7      	b.n	8005b36 <__mcmp+0x24>

08005b46 <__mdiff>:
 8005b46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b4a:	460d      	mov	r5, r1
 8005b4c:	4607      	mov	r7, r0
 8005b4e:	4611      	mov	r1, r2
 8005b50:	4628      	mov	r0, r5
 8005b52:	4614      	mov	r4, r2
 8005b54:	f7ff ffdd 	bl	8005b12 <__mcmp>
 8005b58:	1e06      	subs	r6, r0, #0
 8005b5a:	d108      	bne.n	8005b6e <__mdiff+0x28>
 8005b5c:	4631      	mov	r1, r6
 8005b5e:	4638      	mov	r0, r7
 8005b60:	f7ff fdce 	bl	8005700 <_Balloc>
 8005b64:	2301      	movs	r3, #1
 8005b66:	6103      	str	r3, [r0, #16]
 8005b68:	6146      	str	r6, [r0, #20]
 8005b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b6e:	bfa4      	itt	ge
 8005b70:	4623      	movge	r3, r4
 8005b72:	462c      	movge	r4, r5
 8005b74:	4638      	mov	r0, r7
 8005b76:	6861      	ldr	r1, [r4, #4]
 8005b78:	bfa6      	itte	ge
 8005b7a:	461d      	movge	r5, r3
 8005b7c:	2600      	movge	r6, #0
 8005b7e:	2601      	movlt	r6, #1
 8005b80:	f7ff fdbe 	bl	8005700 <_Balloc>
 8005b84:	692b      	ldr	r3, [r5, #16]
 8005b86:	60c6      	str	r6, [r0, #12]
 8005b88:	6926      	ldr	r6, [r4, #16]
 8005b8a:	f105 0914 	add.w	r9, r5, #20
 8005b8e:	f104 0214 	add.w	r2, r4, #20
 8005b92:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005b96:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005b9a:	f100 0514 	add.w	r5, r0, #20
 8005b9e:	f04f 0c00 	mov.w	ip, #0
 8005ba2:	f852 ab04 	ldr.w	sl, [r2], #4
 8005ba6:	f859 4b04 	ldr.w	r4, [r9], #4
 8005baa:	fa1c f18a 	uxtah	r1, ip, sl
 8005bae:	b2a3      	uxth	r3, r4
 8005bb0:	1ac9      	subs	r1, r1, r3
 8005bb2:	0c23      	lsrs	r3, r4, #16
 8005bb4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005bb8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005bbc:	b289      	uxth	r1, r1
 8005bbe:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005bc2:	45c8      	cmp	r8, r9
 8005bc4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005bc8:	4696      	mov	lr, r2
 8005bca:	f845 3b04 	str.w	r3, [r5], #4
 8005bce:	d8e8      	bhi.n	8005ba2 <__mdiff+0x5c>
 8005bd0:	45be      	cmp	lr, r7
 8005bd2:	d305      	bcc.n	8005be0 <__mdiff+0x9a>
 8005bd4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005bd8:	b18b      	cbz	r3, 8005bfe <__mdiff+0xb8>
 8005bda:	6106      	str	r6, [r0, #16]
 8005bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be0:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005be4:	fa1c f381 	uxtah	r3, ip, r1
 8005be8:	141a      	asrs	r2, r3, #16
 8005bea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bf4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005bf8:	f845 3b04 	str.w	r3, [r5], #4
 8005bfc:	e7e8      	b.n	8005bd0 <__mdiff+0x8a>
 8005bfe:	3e01      	subs	r6, #1
 8005c00:	e7e8      	b.n	8005bd4 <__mdiff+0x8e>

08005c02 <__d2b>:
 8005c02:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005c06:	460e      	mov	r6, r1
 8005c08:	2101      	movs	r1, #1
 8005c0a:	ec59 8b10 	vmov	r8, r9, d0
 8005c0e:	4615      	mov	r5, r2
 8005c10:	f7ff fd76 	bl	8005700 <_Balloc>
 8005c14:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005c18:	4607      	mov	r7, r0
 8005c1a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c1e:	bb34      	cbnz	r4, 8005c6e <__d2b+0x6c>
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	f1b8 0f00 	cmp.w	r8, #0
 8005c26:	d027      	beq.n	8005c78 <__d2b+0x76>
 8005c28:	a802      	add	r0, sp, #8
 8005c2a:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005c2e:	f7ff fe0c 	bl	800584a <__lo0bits>
 8005c32:	9900      	ldr	r1, [sp, #0]
 8005c34:	b1f0      	cbz	r0, 8005c74 <__d2b+0x72>
 8005c36:	9a01      	ldr	r2, [sp, #4]
 8005c38:	f1c0 0320 	rsb	r3, r0, #32
 8005c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c40:	430b      	orrs	r3, r1
 8005c42:	40c2      	lsrs	r2, r0
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	9201      	str	r2, [sp, #4]
 8005c48:	9b01      	ldr	r3, [sp, #4]
 8005c4a:	61bb      	str	r3, [r7, #24]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	bf14      	ite	ne
 8005c50:	2102      	movne	r1, #2
 8005c52:	2101      	moveq	r1, #1
 8005c54:	6139      	str	r1, [r7, #16]
 8005c56:	b1c4      	cbz	r4, 8005c8a <__d2b+0x88>
 8005c58:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005c5c:	4404      	add	r4, r0
 8005c5e:	6034      	str	r4, [r6, #0]
 8005c60:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005c64:	6028      	str	r0, [r5, #0]
 8005c66:	4638      	mov	r0, r7
 8005c68:	b003      	add	sp, #12
 8005c6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c72:	e7d5      	b.n	8005c20 <__d2b+0x1e>
 8005c74:	6179      	str	r1, [r7, #20]
 8005c76:	e7e7      	b.n	8005c48 <__d2b+0x46>
 8005c78:	a801      	add	r0, sp, #4
 8005c7a:	f7ff fde6 	bl	800584a <__lo0bits>
 8005c7e:	9b01      	ldr	r3, [sp, #4]
 8005c80:	617b      	str	r3, [r7, #20]
 8005c82:	2101      	movs	r1, #1
 8005c84:	6139      	str	r1, [r7, #16]
 8005c86:	3020      	adds	r0, #32
 8005c88:	e7e5      	b.n	8005c56 <__d2b+0x54>
 8005c8a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005c8e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005c92:	6030      	str	r0, [r6, #0]
 8005c94:	6918      	ldr	r0, [r3, #16]
 8005c96:	f7ff fdb9 	bl	800580c <__hi0bits>
 8005c9a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005c9e:	e7e1      	b.n	8005c64 <__d2b+0x62>

08005ca0 <_sbrk_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	4c06      	ldr	r4, [pc, #24]	; (8005cbc <_sbrk_r+0x1c>)
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	4605      	mov	r5, r0
 8005ca8:	4608      	mov	r0, r1
 8005caa:	6023      	str	r3, [r4, #0]
 8005cac:	f7fc fe64 	bl	8002978 <_sbrk>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_sbrk_r+0x1a>
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_sbrk_r+0x1a>
 8005cb8:	602b      	str	r3, [r5, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	20000c94 	.word	0x20000c94

08005cc0 <__sread>:
 8005cc0:	b510      	push	{r4, lr}
 8005cc2:	460c      	mov	r4, r1
 8005cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cc8:	f000 fb54 	bl	8006374 <_read_r>
 8005ccc:	2800      	cmp	r0, #0
 8005cce:	bfab      	itete	ge
 8005cd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005cd2:	89a3      	ldrhlt	r3, [r4, #12]
 8005cd4:	181b      	addge	r3, r3, r0
 8005cd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005cda:	bfac      	ite	ge
 8005cdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005cde:	81a3      	strhlt	r3, [r4, #12]
 8005ce0:	bd10      	pop	{r4, pc}

08005ce2 <__swrite>:
 8005ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce6:	461f      	mov	r7, r3
 8005ce8:	898b      	ldrh	r3, [r1, #12]
 8005cea:	05db      	lsls	r3, r3, #23
 8005cec:	4605      	mov	r5, r0
 8005cee:	460c      	mov	r4, r1
 8005cf0:	4616      	mov	r6, r2
 8005cf2:	d505      	bpl.n	8005d00 <__swrite+0x1e>
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cfc:	f000 fafc 	bl	80062f8 <_lseek_r>
 8005d00:	89a3      	ldrh	r3, [r4, #12]
 8005d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d0a:	81a3      	strh	r3, [r4, #12]
 8005d0c:	4632      	mov	r2, r6
 8005d0e:	463b      	mov	r3, r7
 8005d10:	4628      	mov	r0, r5
 8005d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d16:	f000 b84b 	b.w	8005db0 <_write_r>

08005d1a <__sseek>:
 8005d1a:	b510      	push	{r4, lr}
 8005d1c:	460c      	mov	r4, r1
 8005d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d22:	f000 fae9 	bl	80062f8 <_lseek_r>
 8005d26:	1c43      	adds	r3, r0, #1
 8005d28:	89a3      	ldrh	r3, [r4, #12]
 8005d2a:	bf15      	itete	ne
 8005d2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d36:	81a3      	strheq	r3, [r4, #12]
 8005d38:	bf18      	it	ne
 8005d3a:	81a3      	strhne	r3, [r4, #12]
 8005d3c:	bd10      	pop	{r4, pc}

08005d3e <__sclose>:
 8005d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d42:	f000 b875 	b.w	8005e30 <_close_r>

08005d46 <__sprint_r>:
 8005d46:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4a:	6893      	ldr	r3, [r2, #8]
 8005d4c:	4680      	mov	r8, r0
 8005d4e:	460f      	mov	r7, r1
 8005d50:	4614      	mov	r4, r2
 8005d52:	b91b      	cbnz	r3, 8005d5c <__sprint_r+0x16>
 8005d54:	6053      	str	r3, [r2, #4]
 8005d56:	4618      	mov	r0, r3
 8005d58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d5c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8005d5e:	049d      	lsls	r5, r3, #18
 8005d60:	d523      	bpl.n	8005daa <__sprint_r+0x64>
 8005d62:	6815      	ldr	r5, [r2, #0]
 8005d64:	68a0      	ldr	r0, [r4, #8]
 8005d66:	3508      	adds	r5, #8
 8005d68:	b920      	cbnz	r0, 8005d74 <__sprint_r+0x2e>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60a3      	str	r3, [r4, #8]
 8005d6e:	6063      	str	r3, [r4, #4]
 8005d70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d74:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8005d78:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8005d7c:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8005d80:	f04f 0900 	mov.w	r9, #0
 8005d84:	45ca      	cmp	sl, r9
 8005d86:	dc05      	bgt.n	8005d94 <__sprint_r+0x4e>
 8005d88:	68a3      	ldr	r3, [r4, #8]
 8005d8a:	f026 0603 	bic.w	r6, r6, #3
 8005d8e:	1b9e      	subs	r6, r3, r6
 8005d90:	60a6      	str	r6, [r4, #8]
 8005d92:	e7e7      	b.n	8005d64 <__sprint_r+0x1e>
 8005d94:	463a      	mov	r2, r7
 8005d96:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8005d9a:	4640      	mov	r0, r8
 8005d9c:	f000 f905 	bl	8005faa <_fputwc_r>
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	d0e2      	beq.n	8005d6a <__sprint_r+0x24>
 8005da4:	f109 0901 	add.w	r9, r9, #1
 8005da8:	e7ec      	b.n	8005d84 <__sprint_r+0x3e>
 8005daa:	f000 f939 	bl	8006020 <__sfvwrite_r>
 8005dae:	e7dc      	b.n	8005d6a <__sprint_r+0x24>

08005db0 <_write_r>:
 8005db0:	b538      	push	{r3, r4, r5, lr}
 8005db2:	4c07      	ldr	r4, [pc, #28]	; (8005dd0 <_write_r+0x20>)
 8005db4:	4605      	mov	r5, r0
 8005db6:	4608      	mov	r0, r1
 8005db8:	4611      	mov	r1, r2
 8005dba:	2200      	movs	r2, #0
 8005dbc:	6022      	str	r2, [r4, #0]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	f7fc fb4a 	bl	8002458 <_write>
 8005dc4:	1c43      	adds	r3, r0, #1
 8005dc6:	d102      	bne.n	8005dce <_write_r+0x1e>
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	b103      	cbz	r3, 8005dce <_write_r+0x1e>
 8005dcc:	602b      	str	r3, [r5, #0]
 8005dce:	bd38      	pop	{r3, r4, r5, pc}
 8005dd0:	20000c94 	.word	0x20000c94

08005dd4 <_calloc_r>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	4351      	muls	r1, r2
 8005dd8:	f7ff fa78 	bl	80052cc <_malloc_r>
 8005ddc:	4604      	mov	r4, r0
 8005dde:	b198      	cbz	r0, 8005e08 <_calloc_r+0x34>
 8005de0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005de4:	f022 0203 	bic.w	r2, r2, #3
 8005de8:	3a04      	subs	r2, #4
 8005dea:	2a24      	cmp	r2, #36	; 0x24
 8005dec:	d81b      	bhi.n	8005e26 <_calloc_r+0x52>
 8005dee:	2a13      	cmp	r2, #19
 8005df0:	d917      	bls.n	8005e22 <_calloc_r+0x4e>
 8005df2:	2100      	movs	r1, #0
 8005df4:	2a1b      	cmp	r2, #27
 8005df6:	6001      	str	r1, [r0, #0]
 8005df8:	6041      	str	r1, [r0, #4]
 8005dfa:	d807      	bhi.n	8005e0c <_calloc_r+0x38>
 8005dfc:	f100 0308 	add.w	r3, r0, #8
 8005e00:	2200      	movs	r2, #0
 8005e02:	601a      	str	r2, [r3, #0]
 8005e04:	605a      	str	r2, [r3, #4]
 8005e06:	609a      	str	r2, [r3, #8]
 8005e08:	4620      	mov	r0, r4
 8005e0a:	bd10      	pop	{r4, pc}
 8005e0c:	2a24      	cmp	r2, #36	; 0x24
 8005e0e:	6081      	str	r1, [r0, #8]
 8005e10:	60c1      	str	r1, [r0, #12]
 8005e12:	bf11      	iteee	ne
 8005e14:	f100 0310 	addne.w	r3, r0, #16
 8005e18:	6101      	streq	r1, [r0, #16]
 8005e1a:	f100 0318 	addeq.w	r3, r0, #24
 8005e1e:	6141      	streq	r1, [r0, #20]
 8005e20:	e7ee      	b.n	8005e00 <_calloc_r+0x2c>
 8005e22:	4603      	mov	r3, r0
 8005e24:	e7ec      	b.n	8005e00 <_calloc_r+0x2c>
 8005e26:	2100      	movs	r1, #0
 8005e28:	f7fc ff8d 	bl	8002d46 <memset>
 8005e2c:	e7ec      	b.n	8005e08 <_calloc_r+0x34>
	...

08005e30 <_close_r>:
 8005e30:	b538      	push	{r3, r4, r5, lr}
 8005e32:	4c06      	ldr	r4, [pc, #24]	; (8005e4c <_close_r+0x1c>)
 8005e34:	2300      	movs	r3, #0
 8005e36:	4605      	mov	r5, r0
 8005e38:	4608      	mov	r0, r1
 8005e3a:	6023      	str	r3, [r4, #0]
 8005e3c:	f7fc fdb6 	bl	80029ac <_close>
 8005e40:	1c43      	adds	r3, r0, #1
 8005e42:	d102      	bne.n	8005e4a <_close_r+0x1a>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	b103      	cbz	r3, 8005e4a <_close_r+0x1a>
 8005e48:	602b      	str	r3, [r5, #0]
 8005e4a:	bd38      	pop	{r3, r4, r5, pc}
 8005e4c:	20000c94 	.word	0x20000c94

08005e50 <_fclose_r>:
 8005e50:	b570      	push	{r4, r5, r6, lr}
 8005e52:	4605      	mov	r5, r0
 8005e54:	460c      	mov	r4, r1
 8005e56:	b911      	cbnz	r1, 8005e5e <_fclose_r+0xe>
 8005e58:	2600      	movs	r6, #0
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	bd70      	pop	{r4, r5, r6, pc}
 8005e5e:	b118      	cbz	r0, 8005e68 <_fclose_r+0x18>
 8005e60:	6983      	ldr	r3, [r0, #24]
 8005e62:	b90b      	cbnz	r3, 8005e68 <_fclose_r+0x18>
 8005e64:	f7fe fffc 	bl	8004e60 <__sinit>
 8005e68:	4b2c      	ldr	r3, [pc, #176]	; (8005f1c <_fclose_r+0xcc>)
 8005e6a:	429c      	cmp	r4, r3
 8005e6c:	d114      	bne.n	8005e98 <_fclose_r+0x48>
 8005e6e:	686c      	ldr	r4, [r5, #4]
 8005e70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e72:	07d8      	lsls	r0, r3, #31
 8005e74:	d405      	bmi.n	8005e82 <_fclose_r+0x32>
 8005e76:	89a3      	ldrh	r3, [r4, #12]
 8005e78:	0599      	lsls	r1, r3, #22
 8005e7a:	d402      	bmi.n	8005e82 <_fclose_r+0x32>
 8005e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e7e:	f7ff f9af 	bl	80051e0 <__retarget_lock_acquire_recursive>
 8005e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e86:	b98b      	cbnz	r3, 8005eac <_fclose_r+0x5c>
 8005e88:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8005e8a:	f016 0601 	ands.w	r6, r6, #1
 8005e8e:	d1e3      	bne.n	8005e58 <_fclose_r+0x8>
 8005e90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e92:	f7ff f9a6 	bl	80051e2 <__retarget_lock_release_recursive>
 8005e96:	e7e0      	b.n	8005e5a <_fclose_r+0xa>
 8005e98:	4b21      	ldr	r3, [pc, #132]	; (8005f20 <_fclose_r+0xd0>)
 8005e9a:	429c      	cmp	r4, r3
 8005e9c:	d101      	bne.n	8005ea2 <_fclose_r+0x52>
 8005e9e:	68ac      	ldr	r4, [r5, #8]
 8005ea0:	e7e6      	b.n	8005e70 <_fclose_r+0x20>
 8005ea2:	4b20      	ldr	r3, [pc, #128]	; (8005f24 <_fclose_r+0xd4>)
 8005ea4:	429c      	cmp	r4, r3
 8005ea6:	bf08      	it	eq
 8005ea8:	68ec      	ldreq	r4, [r5, #12]
 8005eaa:	e7e1      	b.n	8005e70 <_fclose_r+0x20>
 8005eac:	4621      	mov	r1, r4
 8005eae:	4628      	mov	r0, r5
 8005eb0:	f7fe feb0 	bl	8004c14 <__sflush_r>
 8005eb4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005eb6:	4606      	mov	r6, r0
 8005eb8:	b133      	cbz	r3, 8005ec8 <_fclose_r+0x78>
 8005eba:	6a21      	ldr	r1, [r4, #32]
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	4798      	blx	r3
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	bfb8      	it	lt
 8005ec4:	f04f 36ff 	movlt.w	r6, #4294967295
 8005ec8:	89a3      	ldrh	r3, [r4, #12]
 8005eca:	061a      	lsls	r2, r3, #24
 8005ecc:	d503      	bpl.n	8005ed6 <_fclose_r+0x86>
 8005ece:	6921      	ldr	r1, [r4, #16]
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	f7ff f89b 	bl	800500c <_free_r>
 8005ed6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ed8:	b141      	cbz	r1, 8005eec <_fclose_r+0x9c>
 8005eda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ede:	4299      	cmp	r1, r3
 8005ee0:	d002      	beq.n	8005ee8 <_fclose_r+0x98>
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	f7ff f892 	bl	800500c <_free_r>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	6363      	str	r3, [r4, #52]	; 0x34
 8005eec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005eee:	b121      	cbz	r1, 8005efa <_fclose_r+0xaa>
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	f7ff f88b 	bl	800500c <_free_r>
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	64a3      	str	r3, [r4, #72]	; 0x48
 8005efa:	f7fe ff99 	bl	8004e30 <__sfp_lock_acquire>
 8005efe:	2300      	movs	r3, #0
 8005f00:	81a3      	strh	r3, [r4, #12]
 8005f02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f04:	07db      	lsls	r3, r3, #31
 8005f06:	d402      	bmi.n	8005f0e <_fclose_r+0xbe>
 8005f08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f0a:	f7ff f96a 	bl	80051e2 <__retarget_lock_release_recursive>
 8005f0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f10:	f7ff f965 	bl	80051de <__retarget_lock_close_recursive>
 8005f14:	f7fe ff92 	bl	8004e3c <__sfp_lock_release>
 8005f18:	e79f      	b.n	8005e5a <_fclose_r+0xa>
 8005f1a:	bf00      	nop
 8005f1c:	0800688c 	.word	0x0800688c
 8005f20:	080068ac 	.word	0x080068ac
 8005f24:	0800686c 	.word	0x0800686c

08005f28 <__fputwc>:
 8005f28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f2c:	4680      	mov	r8, r0
 8005f2e:	460e      	mov	r6, r1
 8005f30:	4614      	mov	r4, r2
 8005f32:	f000 f9d3 	bl	80062dc <__locale_mb_cur_max>
 8005f36:	2801      	cmp	r0, #1
 8005f38:	d11c      	bne.n	8005f74 <__fputwc+0x4c>
 8005f3a:	1e73      	subs	r3, r6, #1
 8005f3c:	2bfe      	cmp	r3, #254	; 0xfe
 8005f3e:	d819      	bhi.n	8005f74 <__fputwc+0x4c>
 8005f40:	f88d 6004 	strb.w	r6, [sp, #4]
 8005f44:	4605      	mov	r5, r0
 8005f46:	2700      	movs	r7, #0
 8005f48:	f10d 0904 	add.w	r9, sp, #4
 8005f4c:	42af      	cmp	r7, r5
 8005f4e:	d020      	beq.n	8005f92 <__fputwc+0x6a>
 8005f50:	68a3      	ldr	r3, [r4, #8]
 8005f52:	f817 1009 	ldrb.w	r1, [r7, r9]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	60a3      	str	r3, [r4, #8]
 8005f5c:	da04      	bge.n	8005f68 <__fputwc+0x40>
 8005f5e:	69a2      	ldr	r2, [r4, #24]
 8005f60:	4293      	cmp	r3, r2
 8005f62:	db1a      	blt.n	8005f9a <__fputwc+0x72>
 8005f64:	290a      	cmp	r1, #10
 8005f66:	d018      	beq.n	8005f9a <__fputwc+0x72>
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	6022      	str	r2, [r4, #0]
 8005f6e:	7019      	strb	r1, [r3, #0]
 8005f70:	3701      	adds	r7, #1
 8005f72:	e7eb      	b.n	8005f4c <__fputwc+0x24>
 8005f74:	4632      	mov	r2, r6
 8005f76:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8005f7a:	a901      	add	r1, sp, #4
 8005f7c:	4640      	mov	r0, r8
 8005f7e:	f000 fbe9 	bl	8006754 <_wcrtomb_r>
 8005f82:	1c42      	adds	r2, r0, #1
 8005f84:	4605      	mov	r5, r0
 8005f86:	d1de      	bne.n	8005f46 <__fputwc+0x1e>
 8005f88:	89a3      	ldrh	r3, [r4, #12]
 8005f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f8e:	81a3      	strh	r3, [r4, #12]
 8005f90:	4606      	mov	r6, r0
 8005f92:	4630      	mov	r0, r6
 8005f94:	b003      	add	sp, #12
 8005f96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f9a:	4622      	mov	r2, r4
 8005f9c:	4640      	mov	r0, r8
 8005f9e:	f000 fb7b 	bl	8006698 <__swbuf_r>
 8005fa2:	1c43      	adds	r3, r0, #1
 8005fa4:	d1e4      	bne.n	8005f70 <__fputwc+0x48>
 8005fa6:	4606      	mov	r6, r0
 8005fa8:	e7f3      	b.n	8005f92 <__fputwc+0x6a>

08005faa <_fputwc_r>:
 8005faa:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8005fac:	07db      	lsls	r3, r3, #31
 8005fae:	b570      	push	{r4, r5, r6, lr}
 8005fb0:	4605      	mov	r5, r0
 8005fb2:	460e      	mov	r6, r1
 8005fb4:	4614      	mov	r4, r2
 8005fb6:	d405      	bmi.n	8005fc4 <_fputwc_r+0x1a>
 8005fb8:	8993      	ldrh	r3, [r2, #12]
 8005fba:	0598      	lsls	r0, r3, #22
 8005fbc:	d402      	bmi.n	8005fc4 <_fputwc_r+0x1a>
 8005fbe:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8005fc0:	f7ff f90e 	bl	80051e0 <__retarget_lock_acquire_recursive>
 8005fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fc8:	0499      	lsls	r1, r3, #18
 8005fca:	d406      	bmi.n	8005fda <_fputwc_r+0x30>
 8005fcc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005fd0:	81a3      	strh	r3, [r4, #12]
 8005fd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005fd8:	6663      	str	r3, [r4, #100]	; 0x64
 8005fda:	4622      	mov	r2, r4
 8005fdc:	4628      	mov	r0, r5
 8005fde:	4631      	mov	r1, r6
 8005fe0:	f7ff ffa2 	bl	8005f28 <__fputwc>
 8005fe4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fe6:	07da      	lsls	r2, r3, #31
 8005fe8:	4605      	mov	r5, r0
 8005fea:	d405      	bmi.n	8005ff8 <_fputwc_r+0x4e>
 8005fec:	89a3      	ldrh	r3, [r4, #12]
 8005fee:	059b      	lsls	r3, r3, #22
 8005ff0:	d402      	bmi.n	8005ff8 <_fputwc_r+0x4e>
 8005ff2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ff4:	f7ff f8f5 	bl	80051e2 <__retarget_lock_release_recursive>
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	bd70      	pop	{r4, r5, r6, pc}

08005ffc <_fstat_r>:
 8005ffc:	b538      	push	{r3, r4, r5, lr}
 8005ffe:	4c07      	ldr	r4, [pc, #28]	; (800601c <_fstat_r+0x20>)
 8006000:	2300      	movs	r3, #0
 8006002:	4605      	mov	r5, r0
 8006004:	4608      	mov	r0, r1
 8006006:	4611      	mov	r1, r2
 8006008:	6023      	str	r3, [r4, #0]
 800600a:	f7fc fcd2 	bl	80029b2 <_fstat>
 800600e:	1c43      	adds	r3, r0, #1
 8006010:	d102      	bne.n	8006018 <_fstat_r+0x1c>
 8006012:	6823      	ldr	r3, [r4, #0]
 8006014:	b103      	cbz	r3, 8006018 <_fstat_r+0x1c>
 8006016:	602b      	str	r3, [r5, #0]
 8006018:	bd38      	pop	{r3, r4, r5, pc}
 800601a:	bf00      	nop
 800601c:	20000c94 	.word	0x20000c94

08006020 <__sfvwrite_r>:
 8006020:	6893      	ldr	r3, [r2, #8]
 8006022:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006026:	4607      	mov	r7, r0
 8006028:	460c      	mov	r4, r1
 800602a:	4690      	mov	r8, r2
 800602c:	b91b      	cbnz	r3, 8006036 <__sfvwrite_r+0x16>
 800602e:	2000      	movs	r0, #0
 8006030:	b003      	add	sp, #12
 8006032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006036:	898b      	ldrh	r3, [r1, #12]
 8006038:	0718      	lsls	r0, r3, #28
 800603a:	d526      	bpl.n	800608a <__sfvwrite_r+0x6a>
 800603c:	690b      	ldr	r3, [r1, #16]
 800603e:	b323      	cbz	r3, 800608a <__sfvwrite_r+0x6a>
 8006040:	89a3      	ldrh	r3, [r4, #12]
 8006042:	f8d8 6000 	ldr.w	r6, [r8]
 8006046:	f013 0902 	ands.w	r9, r3, #2
 800604a:	d02d      	beq.n	80060a8 <__sfvwrite_r+0x88>
 800604c:	f04f 0a00 	mov.w	sl, #0
 8006050:	f8df b264 	ldr.w	fp, [pc, #612]	; 80062b8 <__sfvwrite_r+0x298>
 8006054:	46d1      	mov	r9, sl
 8006056:	f1b9 0f00 	cmp.w	r9, #0
 800605a:	d01f      	beq.n	800609c <__sfvwrite_r+0x7c>
 800605c:	45d9      	cmp	r9, fp
 800605e:	464b      	mov	r3, r9
 8006060:	4652      	mov	r2, sl
 8006062:	bf28      	it	cs
 8006064:	465b      	movcs	r3, fp
 8006066:	6a21      	ldr	r1, [r4, #32]
 8006068:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800606a:	4638      	mov	r0, r7
 800606c:	47a8      	blx	r5
 800606e:	2800      	cmp	r0, #0
 8006070:	f340 8089 	ble.w	8006186 <__sfvwrite_r+0x166>
 8006074:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006078:	4482      	add	sl, r0
 800607a:	eba9 0900 	sub.w	r9, r9, r0
 800607e:	1a18      	subs	r0, r3, r0
 8006080:	f8c8 0008 	str.w	r0, [r8, #8]
 8006084:	2800      	cmp	r0, #0
 8006086:	d1e6      	bne.n	8006056 <__sfvwrite_r+0x36>
 8006088:	e7d1      	b.n	800602e <__sfvwrite_r+0xe>
 800608a:	4621      	mov	r1, r4
 800608c:	4638      	mov	r0, r7
 800608e:	f7fd fef7 	bl	8003e80 <__swsetup_r>
 8006092:	2800      	cmp	r0, #0
 8006094:	d0d4      	beq.n	8006040 <__sfvwrite_r+0x20>
 8006096:	f04f 30ff 	mov.w	r0, #4294967295
 800609a:	e7c9      	b.n	8006030 <__sfvwrite_r+0x10>
 800609c:	f8d6 a000 	ldr.w	sl, [r6]
 80060a0:	f8d6 9004 	ldr.w	r9, [r6, #4]
 80060a4:	3608      	adds	r6, #8
 80060a6:	e7d6      	b.n	8006056 <__sfvwrite_r+0x36>
 80060a8:	f013 0301 	ands.w	r3, r3, #1
 80060ac:	d043      	beq.n	8006136 <__sfvwrite_r+0x116>
 80060ae:	4648      	mov	r0, r9
 80060b0:	46ca      	mov	sl, r9
 80060b2:	46cb      	mov	fp, r9
 80060b4:	f1bb 0f00 	cmp.w	fp, #0
 80060b8:	f000 80d9 	beq.w	800626e <__sfvwrite_r+0x24e>
 80060bc:	b950      	cbnz	r0, 80060d4 <__sfvwrite_r+0xb4>
 80060be:	465a      	mov	r2, fp
 80060c0:	210a      	movs	r1, #10
 80060c2:	4650      	mov	r0, sl
 80060c4:	f7fa f884 	bl	80001d0 <memchr>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	f000 80d5 	beq.w	8006278 <__sfvwrite_r+0x258>
 80060ce:	3001      	adds	r0, #1
 80060d0:	eba0 090a 	sub.w	r9, r0, sl
 80060d4:	6820      	ldr	r0, [r4, #0]
 80060d6:	6921      	ldr	r1, [r4, #16]
 80060d8:	6962      	ldr	r2, [r4, #20]
 80060da:	45d9      	cmp	r9, fp
 80060dc:	464b      	mov	r3, r9
 80060de:	bf28      	it	cs
 80060e0:	465b      	movcs	r3, fp
 80060e2:	4288      	cmp	r0, r1
 80060e4:	f240 80cb 	bls.w	800627e <__sfvwrite_r+0x25e>
 80060e8:	68a5      	ldr	r5, [r4, #8]
 80060ea:	4415      	add	r5, r2
 80060ec:	42ab      	cmp	r3, r5
 80060ee:	f340 80c6 	ble.w	800627e <__sfvwrite_r+0x25e>
 80060f2:	4651      	mov	r1, sl
 80060f4:	462a      	mov	r2, r5
 80060f6:	f000 f923 	bl	8006340 <memmove>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	442b      	add	r3, r5
 80060fe:	6023      	str	r3, [r4, #0]
 8006100:	4621      	mov	r1, r4
 8006102:	4638      	mov	r0, r7
 8006104:	f7fe fe18 	bl	8004d38 <_fflush_r>
 8006108:	2800      	cmp	r0, #0
 800610a:	d13c      	bne.n	8006186 <__sfvwrite_r+0x166>
 800610c:	ebb9 0905 	subs.w	r9, r9, r5
 8006110:	f040 80cf 	bne.w	80062b2 <__sfvwrite_r+0x292>
 8006114:	4621      	mov	r1, r4
 8006116:	4638      	mov	r0, r7
 8006118:	f7fe fe0e 	bl	8004d38 <_fflush_r>
 800611c:	2800      	cmp	r0, #0
 800611e:	d132      	bne.n	8006186 <__sfvwrite_r+0x166>
 8006120:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006124:	44aa      	add	sl, r5
 8006126:	ebab 0b05 	sub.w	fp, fp, r5
 800612a:	1b5d      	subs	r5, r3, r5
 800612c:	f8c8 5008 	str.w	r5, [r8, #8]
 8006130:	2d00      	cmp	r5, #0
 8006132:	d1bf      	bne.n	80060b4 <__sfvwrite_r+0x94>
 8006134:	e77b      	b.n	800602e <__sfvwrite_r+0xe>
 8006136:	4699      	mov	r9, r3
 8006138:	469a      	mov	sl, r3
 800613a:	f1ba 0f00 	cmp.w	sl, #0
 800613e:	d027      	beq.n	8006190 <__sfvwrite_r+0x170>
 8006140:	89a2      	ldrh	r2, [r4, #12]
 8006142:	68a5      	ldr	r5, [r4, #8]
 8006144:	0591      	lsls	r1, r2, #22
 8006146:	d565      	bpl.n	8006214 <__sfvwrite_r+0x1f4>
 8006148:	45aa      	cmp	sl, r5
 800614a:	d33b      	bcc.n	80061c4 <__sfvwrite_r+0x1a4>
 800614c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006150:	d036      	beq.n	80061c0 <__sfvwrite_r+0x1a0>
 8006152:	6921      	ldr	r1, [r4, #16]
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	1a5b      	subs	r3, r3, r1
 8006158:	9301      	str	r3, [sp, #4]
 800615a:	6963      	ldr	r3, [r4, #20]
 800615c:	2002      	movs	r0, #2
 800615e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006162:	fb93 fbf0 	sdiv	fp, r3, r0
 8006166:	9b01      	ldr	r3, [sp, #4]
 8006168:	1c58      	adds	r0, r3, #1
 800616a:	4450      	add	r0, sl
 800616c:	4583      	cmp	fp, r0
 800616e:	bf38      	it	cc
 8006170:	4683      	movcc	fp, r0
 8006172:	0553      	lsls	r3, r2, #21
 8006174:	d53e      	bpl.n	80061f4 <__sfvwrite_r+0x1d4>
 8006176:	4659      	mov	r1, fp
 8006178:	4638      	mov	r0, r7
 800617a:	f7ff f8a7 	bl	80052cc <_malloc_r>
 800617e:	4605      	mov	r5, r0
 8006180:	b950      	cbnz	r0, 8006198 <__sfvwrite_r+0x178>
 8006182:	230c      	movs	r3, #12
 8006184:	603b      	str	r3, [r7, #0]
 8006186:	89a3      	ldrh	r3, [r4, #12]
 8006188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800618c:	81a3      	strh	r3, [r4, #12]
 800618e:	e782      	b.n	8006096 <__sfvwrite_r+0x76>
 8006190:	e896 0600 	ldmia.w	r6, {r9, sl}
 8006194:	3608      	adds	r6, #8
 8006196:	e7d0      	b.n	800613a <__sfvwrite_r+0x11a>
 8006198:	9a01      	ldr	r2, [sp, #4]
 800619a:	6921      	ldr	r1, [r4, #16]
 800619c:	f7fc fdc8 	bl	8002d30 <memcpy>
 80061a0:	89a2      	ldrh	r2, [r4, #12]
 80061a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80061a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061aa:	81a2      	strh	r2, [r4, #12]
 80061ac:	9b01      	ldr	r3, [sp, #4]
 80061ae:	6125      	str	r5, [r4, #16]
 80061b0:	441d      	add	r5, r3
 80061b2:	ebab 0303 	sub.w	r3, fp, r3
 80061b6:	6025      	str	r5, [r4, #0]
 80061b8:	f8c4 b014 	str.w	fp, [r4, #20]
 80061bc:	4655      	mov	r5, sl
 80061be:	60a3      	str	r3, [r4, #8]
 80061c0:	45aa      	cmp	sl, r5
 80061c2:	d200      	bcs.n	80061c6 <__sfvwrite_r+0x1a6>
 80061c4:	4655      	mov	r5, sl
 80061c6:	462a      	mov	r2, r5
 80061c8:	4649      	mov	r1, r9
 80061ca:	6820      	ldr	r0, [r4, #0]
 80061cc:	f000 f8b8 	bl	8006340 <memmove>
 80061d0:	68a3      	ldr	r3, [r4, #8]
 80061d2:	1b5b      	subs	r3, r3, r5
 80061d4:	60a3      	str	r3, [r4, #8]
 80061d6:	6823      	ldr	r3, [r4, #0]
 80061d8:	441d      	add	r5, r3
 80061da:	6025      	str	r5, [r4, #0]
 80061dc:	4655      	mov	r5, sl
 80061de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80061e2:	44a9      	add	r9, r5
 80061e4:	ebaa 0a05 	sub.w	sl, sl, r5
 80061e8:	1b5d      	subs	r5, r3, r5
 80061ea:	f8c8 5008 	str.w	r5, [r8, #8]
 80061ee:	2d00      	cmp	r5, #0
 80061f0:	d1a3      	bne.n	800613a <__sfvwrite_r+0x11a>
 80061f2:	e71c      	b.n	800602e <__sfvwrite_r+0xe>
 80061f4:	465a      	mov	r2, fp
 80061f6:	4638      	mov	r0, r7
 80061f8:	f000 f8ce 	bl	8006398 <_realloc_r>
 80061fc:	4605      	mov	r5, r0
 80061fe:	2800      	cmp	r0, #0
 8006200:	d1d4      	bne.n	80061ac <__sfvwrite_r+0x18c>
 8006202:	6921      	ldr	r1, [r4, #16]
 8006204:	4638      	mov	r0, r7
 8006206:	f7fe ff01 	bl	800500c <_free_r>
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006210:	81a3      	strh	r3, [r4, #12]
 8006212:	e7b6      	b.n	8006182 <__sfvwrite_r+0x162>
 8006214:	6820      	ldr	r0, [r4, #0]
 8006216:	6923      	ldr	r3, [r4, #16]
 8006218:	4298      	cmp	r0, r3
 800621a:	d802      	bhi.n	8006222 <__sfvwrite_r+0x202>
 800621c:	6962      	ldr	r2, [r4, #20]
 800621e:	4592      	cmp	sl, r2
 8006220:	d215      	bcs.n	800624e <__sfvwrite_r+0x22e>
 8006222:	4555      	cmp	r5, sl
 8006224:	bf28      	it	cs
 8006226:	4655      	movcs	r5, sl
 8006228:	462a      	mov	r2, r5
 800622a:	4649      	mov	r1, r9
 800622c:	f000 f888 	bl	8006340 <memmove>
 8006230:	68a3      	ldr	r3, [r4, #8]
 8006232:	6822      	ldr	r2, [r4, #0]
 8006234:	1b5b      	subs	r3, r3, r5
 8006236:	442a      	add	r2, r5
 8006238:	60a3      	str	r3, [r4, #8]
 800623a:	6022      	str	r2, [r4, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1ce      	bne.n	80061de <__sfvwrite_r+0x1be>
 8006240:	4621      	mov	r1, r4
 8006242:	4638      	mov	r0, r7
 8006244:	f7fe fd78 	bl	8004d38 <_fflush_r>
 8006248:	2800      	cmp	r0, #0
 800624a:	d0c8      	beq.n	80061de <__sfvwrite_r+0x1be>
 800624c:	e79b      	b.n	8006186 <__sfvwrite_r+0x166>
 800624e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8006252:	4553      	cmp	r3, sl
 8006254:	bf28      	it	cs
 8006256:	4653      	movcs	r3, sl
 8006258:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800625a:	fb93 f3f2 	sdiv	r3, r3, r2
 800625e:	6a21      	ldr	r1, [r4, #32]
 8006260:	4353      	muls	r3, r2
 8006262:	4638      	mov	r0, r7
 8006264:	464a      	mov	r2, r9
 8006266:	47a8      	blx	r5
 8006268:	1e05      	subs	r5, r0, #0
 800626a:	dcb8      	bgt.n	80061de <__sfvwrite_r+0x1be>
 800626c:	e78b      	b.n	8006186 <__sfvwrite_r+0x166>
 800626e:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8006272:	2000      	movs	r0, #0
 8006274:	3608      	adds	r6, #8
 8006276:	e71d      	b.n	80060b4 <__sfvwrite_r+0x94>
 8006278:	f10b 0901 	add.w	r9, fp, #1
 800627c:	e72a      	b.n	80060d4 <__sfvwrite_r+0xb4>
 800627e:	4293      	cmp	r3, r2
 8006280:	db09      	blt.n	8006296 <__sfvwrite_r+0x276>
 8006282:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006284:	6a21      	ldr	r1, [r4, #32]
 8006286:	4613      	mov	r3, r2
 8006288:	4638      	mov	r0, r7
 800628a:	4652      	mov	r2, sl
 800628c:	47a8      	blx	r5
 800628e:	1e05      	subs	r5, r0, #0
 8006290:	f73f af3c 	bgt.w	800610c <__sfvwrite_r+0xec>
 8006294:	e777      	b.n	8006186 <__sfvwrite_r+0x166>
 8006296:	461a      	mov	r2, r3
 8006298:	4651      	mov	r1, sl
 800629a:	9301      	str	r3, [sp, #4]
 800629c:	f000 f850 	bl	8006340 <memmove>
 80062a0:	9b01      	ldr	r3, [sp, #4]
 80062a2:	68a2      	ldr	r2, [r4, #8]
 80062a4:	1ad2      	subs	r2, r2, r3
 80062a6:	60a2      	str	r2, [r4, #8]
 80062a8:	6822      	ldr	r2, [r4, #0]
 80062aa:	441a      	add	r2, r3
 80062ac:	6022      	str	r2, [r4, #0]
 80062ae:	461d      	mov	r5, r3
 80062b0:	e72c      	b.n	800610c <__sfvwrite_r+0xec>
 80062b2:	2001      	movs	r0, #1
 80062b4:	e734      	b.n	8006120 <__sfvwrite_r+0x100>
 80062b6:	bf00      	nop
 80062b8:	7ffffc00 	.word	0x7ffffc00

080062bc <_isatty_r>:
 80062bc:	b538      	push	{r3, r4, r5, lr}
 80062be:	4c06      	ldr	r4, [pc, #24]	; (80062d8 <_isatty_r+0x1c>)
 80062c0:	2300      	movs	r3, #0
 80062c2:	4605      	mov	r5, r0
 80062c4:	4608      	mov	r0, r1
 80062c6:	6023      	str	r3, [r4, #0]
 80062c8:	f7fc fb78 	bl	80029bc <_isatty>
 80062cc:	1c43      	adds	r3, r0, #1
 80062ce:	d102      	bne.n	80062d6 <_isatty_r+0x1a>
 80062d0:	6823      	ldr	r3, [r4, #0]
 80062d2:	b103      	cbz	r3, 80062d6 <_isatty_r+0x1a>
 80062d4:	602b      	str	r3, [r5, #0]
 80062d6:	bd38      	pop	{r3, r4, r5, pc}
 80062d8:	20000c94 	.word	0x20000c94

080062dc <__locale_mb_cur_max>:
 80062dc:	4b04      	ldr	r3, [pc, #16]	; (80062f0 <__locale_mb_cur_max+0x14>)
 80062de:	4a05      	ldr	r2, [pc, #20]	; (80062f4 <__locale_mb_cur_max+0x18>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6a1b      	ldr	r3, [r3, #32]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	bf08      	it	eq
 80062e8:	4613      	moveq	r3, r2
 80062ea:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80062ee:	4770      	bx	lr
 80062f0:	20000010 	.word	0x20000010
 80062f4:	20000514 	.word	0x20000514

080062f8 <_lseek_r>:
 80062f8:	b538      	push	{r3, r4, r5, lr}
 80062fa:	4c07      	ldr	r4, [pc, #28]	; (8006318 <_lseek_r+0x20>)
 80062fc:	4605      	mov	r5, r0
 80062fe:	4608      	mov	r0, r1
 8006300:	4611      	mov	r1, r2
 8006302:	2200      	movs	r2, #0
 8006304:	6022      	str	r2, [r4, #0]
 8006306:	461a      	mov	r2, r3
 8006308:	f7fc fb5a 	bl	80029c0 <_lseek>
 800630c:	1c43      	adds	r3, r0, #1
 800630e:	d102      	bne.n	8006316 <_lseek_r+0x1e>
 8006310:	6823      	ldr	r3, [r4, #0]
 8006312:	b103      	cbz	r3, 8006316 <_lseek_r+0x1e>
 8006314:	602b      	str	r3, [r5, #0]
 8006316:	bd38      	pop	{r3, r4, r5, pc}
 8006318:	20000c94 	.word	0x20000c94

0800631c <__ascii_mbtowc>:
 800631c:	b082      	sub	sp, #8
 800631e:	b901      	cbnz	r1, 8006322 <__ascii_mbtowc+0x6>
 8006320:	a901      	add	r1, sp, #4
 8006322:	b142      	cbz	r2, 8006336 <__ascii_mbtowc+0x1a>
 8006324:	b14b      	cbz	r3, 800633a <__ascii_mbtowc+0x1e>
 8006326:	7813      	ldrb	r3, [r2, #0]
 8006328:	600b      	str	r3, [r1, #0]
 800632a:	7812      	ldrb	r2, [r2, #0]
 800632c:	1c10      	adds	r0, r2, #0
 800632e:	bf18      	it	ne
 8006330:	2001      	movne	r0, #1
 8006332:	b002      	add	sp, #8
 8006334:	4770      	bx	lr
 8006336:	4610      	mov	r0, r2
 8006338:	e7fb      	b.n	8006332 <__ascii_mbtowc+0x16>
 800633a:	f06f 0001 	mvn.w	r0, #1
 800633e:	e7f8      	b.n	8006332 <__ascii_mbtowc+0x16>

08006340 <memmove>:
 8006340:	4288      	cmp	r0, r1
 8006342:	b510      	push	{r4, lr}
 8006344:	eb01 0302 	add.w	r3, r1, r2
 8006348:	d803      	bhi.n	8006352 <memmove+0x12>
 800634a:	1e42      	subs	r2, r0, #1
 800634c:	4299      	cmp	r1, r3
 800634e:	d10c      	bne.n	800636a <memmove+0x2a>
 8006350:	bd10      	pop	{r4, pc}
 8006352:	4298      	cmp	r0, r3
 8006354:	d2f9      	bcs.n	800634a <memmove+0xa>
 8006356:	1881      	adds	r1, r0, r2
 8006358:	1ad2      	subs	r2, r2, r3
 800635a:	42d3      	cmn	r3, r2
 800635c:	d100      	bne.n	8006360 <memmove+0x20>
 800635e:	bd10      	pop	{r4, pc}
 8006360:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006364:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006368:	e7f7      	b.n	800635a <memmove+0x1a>
 800636a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800636e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006372:	e7eb      	b.n	800634c <memmove+0xc>

08006374 <_read_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	4c07      	ldr	r4, [pc, #28]	; (8006394 <_read_r+0x20>)
 8006378:	4605      	mov	r5, r0
 800637a:	4608      	mov	r0, r1
 800637c:	4611      	mov	r1, r2
 800637e:	2200      	movs	r2, #0
 8006380:	6022      	str	r2, [r4, #0]
 8006382:	461a      	mov	r2, r3
 8006384:	f7fc faea 	bl	800295c <_read>
 8006388:	1c43      	adds	r3, r0, #1
 800638a:	d102      	bne.n	8006392 <_read_r+0x1e>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	b103      	cbz	r3, 8006392 <_read_r+0x1e>
 8006390:	602b      	str	r3, [r5, #0]
 8006392:	bd38      	pop	{r3, r4, r5, pc}
 8006394:	20000c94 	.word	0x20000c94

08006398 <_realloc_r>:
 8006398:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800639c:	4682      	mov	sl, r0
 800639e:	460c      	mov	r4, r1
 80063a0:	b929      	cbnz	r1, 80063ae <_realloc_r+0x16>
 80063a2:	4611      	mov	r1, r2
 80063a4:	b003      	add	sp, #12
 80063a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063aa:	f7fe bf8f 	b.w	80052cc <_malloc_r>
 80063ae:	9201      	str	r2, [sp, #4]
 80063b0:	f7ff f99a 	bl	80056e8 <__malloc_lock>
 80063b4:	9a01      	ldr	r2, [sp, #4]
 80063b6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80063ba:	f102 080b 	add.w	r8, r2, #11
 80063be:	f1b8 0f16 	cmp.w	r8, #22
 80063c2:	f1a4 0908 	sub.w	r9, r4, #8
 80063c6:	f025 0603 	bic.w	r6, r5, #3
 80063ca:	d90a      	bls.n	80063e2 <_realloc_r+0x4a>
 80063cc:	f038 0807 	bics.w	r8, r8, #7
 80063d0:	d509      	bpl.n	80063e6 <_realloc_r+0x4e>
 80063d2:	230c      	movs	r3, #12
 80063d4:	f8ca 3000 	str.w	r3, [sl]
 80063d8:	2700      	movs	r7, #0
 80063da:	4638      	mov	r0, r7
 80063dc:	b003      	add	sp, #12
 80063de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e2:	f04f 0810 	mov.w	r8, #16
 80063e6:	4590      	cmp	r8, r2
 80063e8:	d3f3      	bcc.n	80063d2 <_realloc_r+0x3a>
 80063ea:	45b0      	cmp	r8, r6
 80063ec:	f340 8145 	ble.w	800667a <_realloc_r+0x2e2>
 80063f0:	4ba8      	ldr	r3, [pc, #672]	; (8006694 <_realloc_r+0x2fc>)
 80063f2:	f8d3 e008 	ldr.w	lr, [r3, #8]
 80063f6:	eb09 0106 	add.w	r1, r9, r6
 80063fa:	4571      	cmp	r1, lr
 80063fc:	469b      	mov	fp, r3
 80063fe:	684b      	ldr	r3, [r1, #4]
 8006400:	d005      	beq.n	800640e <_realloc_r+0x76>
 8006402:	f023 0001 	bic.w	r0, r3, #1
 8006406:	4408      	add	r0, r1
 8006408:	6840      	ldr	r0, [r0, #4]
 800640a:	07c7      	lsls	r7, r0, #31
 800640c:	d447      	bmi.n	800649e <_realloc_r+0x106>
 800640e:	f023 0303 	bic.w	r3, r3, #3
 8006412:	4571      	cmp	r1, lr
 8006414:	eb06 0703 	add.w	r7, r6, r3
 8006418:	d119      	bne.n	800644e <_realloc_r+0xb6>
 800641a:	f108 0010 	add.w	r0, r8, #16
 800641e:	4287      	cmp	r7, r0
 8006420:	db3f      	blt.n	80064a2 <_realloc_r+0x10a>
 8006422:	eb09 0308 	add.w	r3, r9, r8
 8006426:	eba7 0708 	sub.w	r7, r7, r8
 800642a:	f047 0701 	orr.w	r7, r7, #1
 800642e:	f8cb 3008 	str.w	r3, [fp, #8]
 8006432:	605f      	str	r7, [r3, #4]
 8006434:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	ea43 0308 	orr.w	r3, r3, r8
 8006440:	f844 3c04 	str.w	r3, [r4, #-4]
 8006444:	4650      	mov	r0, sl
 8006446:	f7ff f955 	bl	80056f4 <__malloc_unlock>
 800644a:	4627      	mov	r7, r4
 800644c:	e7c5      	b.n	80063da <_realloc_r+0x42>
 800644e:	45b8      	cmp	r8, r7
 8006450:	dc27      	bgt.n	80064a2 <_realloc_r+0x10a>
 8006452:	68cb      	ldr	r3, [r1, #12]
 8006454:	688a      	ldr	r2, [r1, #8]
 8006456:	60d3      	str	r3, [r2, #12]
 8006458:	609a      	str	r2, [r3, #8]
 800645a:	eba7 0008 	sub.w	r0, r7, r8
 800645e:	280f      	cmp	r0, #15
 8006460:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006464:	eb09 0207 	add.w	r2, r9, r7
 8006468:	f240 8109 	bls.w	800667e <_realloc_r+0x2e6>
 800646c:	eb09 0108 	add.w	r1, r9, r8
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	ea43 0308 	orr.w	r3, r3, r8
 8006478:	f040 0001 	orr.w	r0, r0, #1
 800647c:	f8c9 3004 	str.w	r3, [r9, #4]
 8006480:	6048      	str	r0, [r1, #4]
 8006482:	6853      	ldr	r3, [r2, #4]
 8006484:	f043 0301 	orr.w	r3, r3, #1
 8006488:	6053      	str	r3, [r2, #4]
 800648a:	3108      	adds	r1, #8
 800648c:	4650      	mov	r0, sl
 800648e:	f7fe fdbd 	bl	800500c <_free_r>
 8006492:	4650      	mov	r0, sl
 8006494:	f7ff f92e 	bl	80056f4 <__malloc_unlock>
 8006498:	f109 0708 	add.w	r7, r9, #8
 800649c:	e79d      	b.n	80063da <_realloc_r+0x42>
 800649e:	2300      	movs	r3, #0
 80064a0:	4619      	mov	r1, r3
 80064a2:	07e8      	lsls	r0, r5, #31
 80064a4:	f100 8084 	bmi.w	80065b0 <_realloc_r+0x218>
 80064a8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80064ac:	eba9 0505 	sub.w	r5, r9, r5
 80064b0:	6868      	ldr	r0, [r5, #4]
 80064b2:	f020 0003 	bic.w	r0, r0, #3
 80064b6:	4430      	add	r0, r6
 80064b8:	2900      	cmp	r1, #0
 80064ba:	d076      	beq.n	80065aa <_realloc_r+0x212>
 80064bc:	4571      	cmp	r1, lr
 80064be:	d150      	bne.n	8006562 <_realloc_r+0x1ca>
 80064c0:	4403      	add	r3, r0
 80064c2:	f108 0110 	add.w	r1, r8, #16
 80064c6:	428b      	cmp	r3, r1
 80064c8:	db6f      	blt.n	80065aa <_realloc_r+0x212>
 80064ca:	462f      	mov	r7, r5
 80064cc:	68ea      	ldr	r2, [r5, #12]
 80064ce:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80064d2:	60ca      	str	r2, [r1, #12]
 80064d4:	6091      	str	r1, [r2, #8]
 80064d6:	1f32      	subs	r2, r6, #4
 80064d8:	2a24      	cmp	r2, #36	; 0x24
 80064da:	d83b      	bhi.n	8006554 <_realloc_r+0x1bc>
 80064dc:	2a13      	cmp	r2, #19
 80064de:	d936      	bls.n	800654e <_realloc_r+0x1b6>
 80064e0:	6821      	ldr	r1, [r4, #0]
 80064e2:	60a9      	str	r1, [r5, #8]
 80064e4:	6861      	ldr	r1, [r4, #4]
 80064e6:	60e9      	str	r1, [r5, #12]
 80064e8:	2a1b      	cmp	r2, #27
 80064ea:	d81c      	bhi.n	8006526 <_realloc_r+0x18e>
 80064ec:	f105 0210 	add.w	r2, r5, #16
 80064f0:	f104 0108 	add.w	r1, r4, #8
 80064f4:	6808      	ldr	r0, [r1, #0]
 80064f6:	6010      	str	r0, [r2, #0]
 80064f8:	6848      	ldr	r0, [r1, #4]
 80064fa:	6050      	str	r0, [r2, #4]
 80064fc:	6889      	ldr	r1, [r1, #8]
 80064fe:	6091      	str	r1, [r2, #8]
 8006500:	eb05 0208 	add.w	r2, r5, r8
 8006504:	eba3 0308 	sub.w	r3, r3, r8
 8006508:	f043 0301 	orr.w	r3, r3, #1
 800650c:	f8cb 2008 	str.w	r2, [fp, #8]
 8006510:	6053      	str	r3, [r2, #4]
 8006512:	686b      	ldr	r3, [r5, #4]
 8006514:	f003 0301 	and.w	r3, r3, #1
 8006518:	ea43 0308 	orr.w	r3, r3, r8
 800651c:	606b      	str	r3, [r5, #4]
 800651e:	4650      	mov	r0, sl
 8006520:	f7ff f8e8 	bl	80056f4 <__malloc_unlock>
 8006524:	e759      	b.n	80063da <_realloc_r+0x42>
 8006526:	68a1      	ldr	r1, [r4, #8]
 8006528:	6129      	str	r1, [r5, #16]
 800652a:	68e1      	ldr	r1, [r4, #12]
 800652c:	6169      	str	r1, [r5, #20]
 800652e:	2a24      	cmp	r2, #36	; 0x24
 8006530:	bf01      	itttt	eq
 8006532:	6922      	ldreq	r2, [r4, #16]
 8006534:	61aa      	streq	r2, [r5, #24]
 8006536:	6960      	ldreq	r0, [r4, #20]
 8006538:	61e8      	streq	r0, [r5, #28]
 800653a:	bf19      	ittee	ne
 800653c:	f105 0218 	addne.w	r2, r5, #24
 8006540:	f104 0110 	addne.w	r1, r4, #16
 8006544:	f105 0220 	addeq.w	r2, r5, #32
 8006548:	f104 0118 	addeq.w	r1, r4, #24
 800654c:	e7d2      	b.n	80064f4 <_realloc_r+0x15c>
 800654e:	463a      	mov	r2, r7
 8006550:	4621      	mov	r1, r4
 8006552:	e7cf      	b.n	80064f4 <_realloc_r+0x15c>
 8006554:	4621      	mov	r1, r4
 8006556:	4638      	mov	r0, r7
 8006558:	9301      	str	r3, [sp, #4]
 800655a:	f7ff fef1 	bl	8006340 <memmove>
 800655e:	9b01      	ldr	r3, [sp, #4]
 8006560:	e7ce      	b.n	8006500 <_realloc_r+0x168>
 8006562:	18c7      	adds	r7, r0, r3
 8006564:	45b8      	cmp	r8, r7
 8006566:	dc20      	bgt.n	80065aa <_realloc_r+0x212>
 8006568:	68cb      	ldr	r3, [r1, #12]
 800656a:	688a      	ldr	r2, [r1, #8]
 800656c:	60d3      	str	r3, [r2, #12]
 800656e:	609a      	str	r2, [r3, #8]
 8006570:	4628      	mov	r0, r5
 8006572:	68eb      	ldr	r3, [r5, #12]
 8006574:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006578:	60d3      	str	r3, [r2, #12]
 800657a:	609a      	str	r2, [r3, #8]
 800657c:	1f32      	subs	r2, r6, #4
 800657e:	2a24      	cmp	r2, #36	; 0x24
 8006580:	d842      	bhi.n	8006608 <_realloc_r+0x270>
 8006582:	2a13      	cmp	r2, #19
 8006584:	d93e      	bls.n	8006604 <_realloc_r+0x26c>
 8006586:	6823      	ldr	r3, [r4, #0]
 8006588:	60ab      	str	r3, [r5, #8]
 800658a:	6863      	ldr	r3, [r4, #4]
 800658c:	60eb      	str	r3, [r5, #12]
 800658e:	2a1b      	cmp	r2, #27
 8006590:	d824      	bhi.n	80065dc <_realloc_r+0x244>
 8006592:	f105 0010 	add.w	r0, r5, #16
 8006596:	f104 0308 	add.w	r3, r4, #8
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	6002      	str	r2, [r0, #0]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	6042      	str	r2, [r0, #4]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	6083      	str	r3, [r0, #8]
 80065a6:	46a9      	mov	r9, r5
 80065a8:	e757      	b.n	800645a <_realloc_r+0xc2>
 80065aa:	4580      	cmp	r8, r0
 80065ac:	4607      	mov	r7, r0
 80065ae:	dddf      	ble.n	8006570 <_realloc_r+0x1d8>
 80065b0:	4611      	mov	r1, r2
 80065b2:	4650      	mov	r0, sl
 80065b4:	f7fe fe8a 	bl	80052cc <_malloc_r>
 80065b8:	4607      	mov	r7, r0
 80065ba:	2800      	cmp	r0, #0
 80065bc:	d0af      	beq.n	800651e <_realloc_r+0x186>
 80065be:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80065c2:	f023 0301 	bic.w	r3, r3, #1
 80065c6:	f1a0 0208 	sub.w	r2, r0, #8
 80065ca:	444b      	add	r3, r9
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d11f      	bne.n	8006610 <_realloc_r+0x278>
 80065d0:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80065d4:	f027 0703 	bic.w	r7, r7, #3
 80065d8:	4437      	add	r7, r6
 80065da:	e73e      	b.n	800645a <_realloc_r+0xc2>
 80065dc:	68a3      	ldr	r3, [r4, #8]
 80065de:	612b      	str	r3, [r5, #16]
 80065e0:	68e3      	ldr	r3, [r4, #12]
 80065e2:	616b      	str	r3, [r5, #20]
 80065e4:	2a24      	cmp	r2, #36	; 0x24
 80065e6:	bf01      	itttt	eq
 80065e8:	6923      	ldreq	r3, [r4, #16]
 80065ea:	61ab      	streq	r3, [r5, #24]
 80065ec:	6962      	ldreq	r2, [r4, #20]
 80065ee:	61ea      	streq	r2, [r5, #28]
 80065f0:	bf19      	ittee	ne
 80065f2:	f105 0018 	addne.w	r0, r5, #24
 80065f6:	f104 0310 	addne.w	r3, r4, #16
 80065fa:	f105 0020 	addeq.w	r0, r5, #32
 80065fe:	f104 0318 	addeq.w	r3, r4, #24
 8006602:	e7ca      	b.n	800659a <_realloc_r+0x202>
 8006604:	4623      	mov	r3, r4
 8006606:	e7c8      	b.n	800659a <_realloc_r+0x202>
 8006608:	4621      	mov	r1, r4
 800660a:	f7ff fe99 	bl	8006340 <memmove>
 800660e:	e7ca      	b.n	80065a6 <_realloc_r+0x20e>
 8006610:	1f32      	subs	r2, r6, #4
 8006612:	2a24      	cmp	r2, #36	; 0x24
 8006614:	d82d      	bhi.n	8006672 <_realloc_r+0x2da>
 8006616:	2a13      	cmp	r2, #19
 8006618:	d928      	bls.n	800666c <_realloc_r+0x2d4>
 800661a:	6823      	ldr	r3, [r4, #0]
 800661c:	6003      	str	r3, [r0, #0]
 800661e:	6863      	ldr	r3, [r4, #4]
 8006620:	6043      	str	r3, [r0, #4]
 8006622:	2a1b      	cmp	r2, #27
 8006624:	d80e      	bhi.n	8006644 <_realloc_r+0x2ac>
 8006626:	f100 0308 	add.w	r3, r0, #8
 800662a:	f104 0208 	add.w	r2, r4, #8
 800662e:	6811      	ldr	r1, [r2, #0]
 8006630:	6019      	str	r1, [r3, #0]
 8006632:	6851      	ldr	r1, [r2, #4]
 8006634:	6059      	str	r1, [r3, #4]
 8006636:	6892      	ldr	r2, [r2, #8]
 8006638:	609a      	str	r2, [r3, #8]
 800663a:	4621      	mov	r1, r4
 800663c:	4650      	mov	r0, sl
 800663e:	f7fe fce5 	bl	800500c <_free_r>
 8006642:	e76c      	b.n	800651e <_realloc_r+0x186>
 8006644:	68a3      	ldr	r3, [r4, #8]
 8006646:	6083      	str	r3, [r0, #8]
 8006648:	68e3      	ldr	r3, [r4, #12]
 800664a:	60c3      	str	r3, [r0, #12]
 800664c:	2a24      	cmp	r2, #36	; 0x24
 800664e:	bf01      	itttt	eq
 8006650:	6923      	ldreq	r3, [r4, #16]
 8006652:	6103      	streq	r3, [r0, #16]
 8006654:	6961      	ldreq	r1, [r4, #20]
 8006656:	6141      	streq	r1, [r0, #20]
 8006658:	bf19      	ittee	ne
 800665a:	f100 0310 	addne.w	r3, r0, #16
 800665e:	f104 0210 	addne.w	r2, r4, #16
 8006662:	f100 0318 	addeq.w	r3, r0, #24
 8006666:	f104 0218 	addeq.w	r2, r4, #24
 800666a:	e7e0      	b.n	800662e <_realloc_r+0x296>
 800666c:	4603      	mov	r3, r0
 800666e:	4622      	mov	r2, r4
 8006670:	e7dd      	b.n	800662e <_realloc_r+0x296>
 8006672:	4621      	mov	r1, r4
 8006674:	f7ff fe64 	bl	8006340 <memmove>
 8006678:	e7df      	b.n	800663a <_realloc_r+0x2a2>
 800667a:	4637      	mov	r7, r6
 800667c:	e6ed      	b.n	800645a <_realloc_r+0xc2>
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	431f      	orrs	r7, r3
 8006684:	f8c9 7004 	str.w	r7, [r9, #4]
 8006688:	6853      	ldr	r3, [r2, #4]
 800668a:	f043 0301 	orr.w	r3, r3, #1
 800668e:	6053      	str	r3, [r2, #4]
 8006690:	e6ff      	b.n	8006492 <_realloc_r+0xfa>
 8006692:	bf00      	nop
 8006694:	20000104 	.word	0x20000104

08006698 <__swbuf_r>:
 8006698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669a:	460e      	mov	r6, r1
 800669c:	4614      	mov	r4, r2
 800669e:	4605      	mov	r5, r0
 80066a0:	b118      	cbz	r0, 80066aa <__swbuf_r+0x12>
 80066a2:	6983      	ldr	r3, [r0, #24]
 80066a4:	b90b      	cbnz	r3, 80066aa <__swbuf_r+0x12>
 80066a6:	f7fe fbdb 	bl	8004e60 <__sinit>
 80066aa:	4b27      	ldr	r3, [pc, #156]	; (8006748 <__swbuf_r+0xb0>)
 80066ac:	429c      	cmp	r4, r3
 80066ae:	d12f      	bne.n	8006710 <__swbuf_r+0x78>
 80066b0:	686c      	ldr	r4, [r5, #4]
 80066b2:	69a3      	ldr	r3, [r4, #24]
 80066b4:	60a3      	str	r3, [r4, #8]
 80066b6:	89a3      	ldrh	r3, [r4, #12]
 80066b8:	0719      	lsls	r1, r3, #28
 80066ba:	d533      	bpl.n	8006724 <__swbuf_r+0x8c>
 80066bc:	6923      	ldr	r3, [r4, #16]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d030      	beq.n	8006724 <__swbuf_r+0x8c>
 80066c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066c6:	b2f6      	uxtb	r6, r6
 80066c8:	049a      	lsls	r2, r3, #18
 80066ca:	4637      	mov	r7, r6
 80066cc:	d534      	bpl.n	8006738 <__swbuf_r+0xa0>
 80066ce:	6923      	ldr	r3, [r4, #16]
 80066d0:	6820      	ldr	r0, [r4, #0]
 80066d2:	1ac0      	subs	r0, r0, r3
 80066d4:	6963      	ldr	r3, [r4, #20]
 80066d6:	4298      	cmp	r0, r3
 80066d8:	db04      	blt.n	80066e4 <__swbuf_r+0x4c>
 80066da:	4621      	mov	r1, r4
 80066dc:	4628      	mov	r0, r5
 80066de:	f7fe fb2b 	bl	8004d38 <_fflush_r>
 80066e2:	bb28      	cbnz	r0, 8006730 <__swbuf_r+0x98>
 80066e4:	68a3      	ldr	r3, [r4, #8]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	60a3      	str	r3, [r4, #8]
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	6022      	str	r2, [r4, #0]
 80066f0:	701e      	strb	r6, [r3, #0]
 80066f2:	6963      	ldr	r3, [r4, #20]
 80066f4:	3001      	adds	r0, #1
 80066f6:	4298      	cmp	r0, r3
 80066f8:	d004      	beq.n	8006704 <__swbuf_r+0x6c>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	07db      	lsls	r3, r3, #31
 80066fe:	d519      	bpl.n	8006734 <__swbuf_r+0x9c>
 8006700:	2e0a      	cmp	r6, #10
 8006702:	d117      	bne.n	8006734 <__swbuf_r+0x9c>
 8006704:	4621      	mov	r1, r4
 8006706:	4628      	mov	r0, r5
 8006708:	f7fe fb16 	bl	8004d38 <_fflush_r>
 800670c:	b190      	cbz	r0, 8006734 <__swbuf_r+0x9c>
 800670e:	e00f      	b.n	8006730 <__swbuf_r+0x98>
 8006710:	4b0e      	ldr	r3, [pc, #56]	; (800674c <__swbuf_r+0xb4>)
 8006712:	429c      	cmp	r4, r3
 8006714:	d101      	bne.n	800671a <__swbuf_r+0x82>
 8006716:	68ac      	ldr	r4, [r5, #8]
 8006718:	e7cb      	b.n	80066b2 <__swbuf_r+0x1a>
 800671a:	4b0d      	ldr	r3, [pc, #52]	; (8006750 <__swbuf_r+0xb8>)
 800671c:	429c      	cmp	r4, r3
 800671e:	bf08      	it	eq
 8006720:	68ec      	ldreq	r4, [r5, #12]
 8006722:	e7c6      	b.n	80066b2 <__swbuf_r+0x1a>
 8006724:	4621      	mov	r1, r4
 8006726:	4628      	mov	r0, r5
 8006728:	f7fd fbaa 	bl	8003e80 <__swsetup_r>
 800672c:	2800      	cmp	r0, #0
 800672e:	d0c8      	beq.n	80066c2 <__swbuf_r+0x2a>
 8006730:	f04f 37ff 	mov.w	r7, #4294967295
 8006734:	4638      	mov	r0, r7
 8006736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006738:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800673c:	81a3      	strh	r3, [r4, #12]
 800673e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006740:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006744:	6663      	str	r3, [r4, #100]	; 0x64
 8006746:	e7c2      	b.n	80066ce <__swbuf_r+0x36>
 8006748:	0800688c 	.word	0x0800688c
 800674c:	080068ac 	.word	0x080068ac
 8006750:	0800686c 	.word	0x0800686c

08006754 <_wcrtomb_r>:
 8006754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006756:	4605      	mov	r5, r0
 8006758:	b085      	sub	sp, #20
 800675a:	461e      	mov	r6, r3
 800675c:	460f      	mov	r7, r1
 800675e:	4c0f      	ldr	r4, [pc, #60]	; (800679c <_wcrtomb_r+0x48>)
 8006760:	b991      	cbnz	r1, 8006788 <_wcrtomb_r+0x34>
 8006762:	6822      	ldr	r2, [r4, #0]
 8006764:	490e      	ldr	r1, [pc, #56]	; (80067a0 <_wcrtomb_r+0x4c>)
 8006766:	6a12      	ldr	r2, [r2, #32]
 8006768:	2a00      	cmp	r2, #0
 800676a:	bf08      	it	eq
 800676c:	460a      	moveq	r2, r1
 800676e:	a901      	add	r1, sp, #4
 8006770:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8006774:	463a      	mov	r2, r7
 8006776:	47a0      	blx	r4
 8006778:	1c43      	adds	r3, r0, #1
 800677a:	bf01      	itttt	eq
 800677c:	2300      	moveq	r3, #0
 800677e:	6033      	streq	r3, [r6, #0]
 8006780:	238a      	moveq	r3, #138	; 0x8a
 8006782:	602b      	streq	r3, [r5, #0]
 8006784:	b005      	add	sp, #20
 8006786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006788:	6824      	ldr	r4, [r4, #0]
 800678a:	4f05      	ldr	r7, [pc, #20]	; (80067a0 <_wcrtomb_r+0x4c>)
 800678c:	6a24      	ldr	r4, [r4, #32]
 800678e:	2c00      	cmp	r4, #0
 8006790:	bf08      	it	eq
 8006792:	463c      	moveq	r4, r7
 8006794:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8006798:	e7ed      	b.n	8006776 <_wcrtomb_r+0x22>
 800679a:	bf00      	nop
 800679c:	20000010 	.word	0x20000010
 80067a0:	20000514 	.word	0x20000514

080067a4 <__ascii_wctomb>:
 80067a4:	b149      	cbz	r1, 80067ba <__ascii_wctomb+0x16>
 80067a6:	2aff      	cmp	r2, #255	; 0xff
 80067a8:	bf85      	ittet	hi
 80067aa:	238a      	movhi	r3, #138	; 0x8a
 80067ac:	6003      	strhi	r3, [r0, #0]
 80067ae:	700a      	strbls	r2, [r1, #0]
 80067b0:	f04f 30ff 	movhi.w	r0, #4294967295
 80067b4:	bf98      	it	ls
 80067b6:	2001      	movls	r0, #1
 80067b8:	4770      	bx	lr
 80067ba:	4608      	mov	r0, r1
 80067bc:	4770      	bx	lr
	...

080067c0 <_init>:
 80067c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c2:	bf00      	nop
 80067c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067c6:	bc08      	pop	{r3}
 80067c8:	469e      	mov	lr, r3
 80067ca:	4770      	bx	lr

080067cc <_fini>:
 80067cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ce:	bf00      	nop
 80067d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067d2:	bc08      	pop	{r3}
 80067d4:	469e      	mov	lr, r3
 80067d6:	4770      	bx	lr
