digraph "CFG for '_Z23gpu_stencil2D_4pt_hack2PdS_ii' function" {
	label="CFG for '_Z23gpu_stencil2D_4pt_hack2PdS_ii' function";

	Node0x4815e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = mul i32 %5, 50\l  %7 = mul i32 %6, %3\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = mul i32 %8, 500\l  %10 = add i32 %7, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = icmp ult i32 %11, 502\l  %13 = tail call align 4 i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  br i1 %12, label %16, label %57\l|{<s0>T|<s1>F}}"];
	Node0x4815e80:s0 -> Node0x4817d70;
	Node0x4815e80:s1 -> Node0x4817e00;
	Node0x4817d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%16:\l16:                                               \l  %17 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %18 = zext i16 %17 to i32\l  br label %19\l}"];
	Node0x4817d70 -> Node0x48183b0;
	Node0x48183b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%19:\l19:                                               \l  %20 = phi i32 [ %11, %16 ], [ %26, %19 ]\l  %21 = add nsw i32 %10, %20\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds double, double addrspace(1)* %1, i64 %22\l  %24 = load double, double addrspace(1)* %23, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %25 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32 0,\l... i32 %20\l  store double %24, double addrspace(3)* %25, align 8, !tbaa !7\l  %26 = add nuw nsw i32 %20, %18\l  %27 = icmp ult i32 %26, 502\l  br i1 %27, label %19, label %28, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x48183b0:s0 -> Node0x48183b0;
	Node0x48183b0:s1 -> Node0x4818fa0;
	Node0x4818fa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%28:\l28:                                               \l  br i1 %12, label %29, label %57\l|{<s0>T|<s1>F}}"];
	Node0x4818fa0:s0 -> Node0x4819a50;
	Node0x4818fa0:s1 -> Node0x4817e00;
	Node0x4819a50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%29:\l29:                                               \l  %30 = add nsw i32 %10, %3\l  %31 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %32 = zext i16 %31 to i32\l  br label %33\l}"];
	Node0x4819a50 -> Node0x4817f40;
	Node0x4817f40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%33:\l33:                                               \l  %34 = phi i32 [ %11, %29 ], [ %40, %33 ]\l  %35 = add nsw i32 %30, %34\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds double, double addrspace(1)* %1, i64 %36\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %39 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32 1,\l... i32 %34\l  store double %38, double addrspace(3)* %39, align 8, !tbaa !7\l  %40 = add nuw nsw i32 %34, %32\l  %41 = icmp ult i32 %40, 502\l  br i1 %41, label %33, label %42, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4817f40:s0 -> Node0x4817f40;
	Node0x4817f40:s1 -> Node0x481ab30;
	Node0x481ab30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%42:\l42:                                               \l  br i1 %12, label %43, label %57\l|{<s0>T|<s1>F}}"];
	Node0x481ab30:s0 -> Node0x481a810;
	Node0x481ab30:s1 -> Node0x4817e00;
	Node0x481a810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#7ea1fa70",label="{%43:\l43:                                               \l  %44 = shl nsw i32 %3, 1\l  %45 = add nsw i32 %44, %10\l  %46 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %47 = zext i16 %46 to i32\l  br label %48\l}"];
	Node0x481a810 -> Node0x481b4f0;
	Node0x481b4f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%48:\l48:                                               \l  %49 = phi i32 [ %11, %43 ], [ %55, %48 ]\l  %50 = add nsw i32 %45, %49\l  %51 = sext i32 %50 to i64\l  %52 = getelementptr inbounds double, double addrspace(1)* %1, i64 %51\l  %53 = load double, double addrspace(1)* %52, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %54 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32 2,\l... i32 %49\l  store double %53, double addrspace(3)* %54, align 8, !tbaa !7\l  %55 = add nuw nsw i32 %49, %47\l  %56 = icmp ult i32 %55, 502\l  br i1 %56, label %48, label %57, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x481b4f0:s0 -> Node0x481b4f0;
	Node0x481b4f0:s1 -> Node0x4817e00;
	Node0x4817e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%57:\l57:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %58 = add nuw nsw i32 %11, 1\l  %59 = icmp ult i32 %11, 500\l  br label %60\l}"];
	Node0x4817e00 -> Node0x481c040;
	Node0x481c040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%60:\l60:                                               \l  %61 = phi i32 [ 2, %57 ], [ %111, %107 ]\l  %62 = phi i32 [ 0, %57 ], [ %113, %107 ]\l  %63 = phi i32 [ 1, %57 ], [ %109, %107 ]\l  %64 = phi i32 [ 1, %57 ], [ %114, %107 ]\l  br i1 %59, label %65, label %91\l|{<s0>T|<s1>F}}"];
	Node0x481c040:s0 -> Node0x481a2d0;
	Node0x481c040:s1 -> Node0x481a360;
	Node0x481a2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%65:\l65:                                               \l  %66 = mul nsw i32 %64, %3\l  %67 = add nsw i32 %66, %10\l  %68 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %69 = zext i16 %68 to i32\l  br label %70\l}"];
	Node0x481a2d0 -> Node0x481cb50;
	Node0x481cb50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%70:\l70:                                               \l  %71 = phi i32 [ %58, %65 ], [ %89, %70 ]\l  %72 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32\l... %62, i32 %71\l  %73 = load double, double addrspace(3)* %72, align 8, !tbaa !7\l  %74 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32\l... %61, i32 %71\l  %75 = load double, double addrspace(3)* %74, align 8, !tbaa !7\l  %76 = fadd contract double %73, %75\l  %77 = add nsw i32 %71, -1\l  %78 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32\l... %63, i32 %77\l  %79 = load double, double addrspace(3)* %78, align 8, !tbaa !7\l  %80 = fadd contract double %76, %79\l  %81 = add nuw nsw i32 %71, 1\l  %82 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32\l... %63, i32 %81\l  %83 = load double, double addrspace(3)* %82, align 8, !tbaa !7\l  %84 = fadd contract double %80, %83\l  %85 = fdiv contract double %84, 5.500000e+00\l  %86 = add nsw i32 %67, %71\l  %87 = sext i32 %86 to i64\l  %88 = getelementptr inbounds double, double addrspace(1)* %0, i64 %87\l  store double %85, double addrspace(1)* %88, align 8, !tbaa !7\l  %89 = add nuw nsw i32 %71, %69\l  %90 = icmp ult i32 %89, 501\l  br i1 %90, label %70, label %91, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x481cb50:s0 -> Node0x481cb50;
	Node0x481cb50:s1 -> Node0x481a360;
	Node0x481a360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%91:\l91:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %12, label %92, label %107\l|{<s0>T|<s1>F}}"];
	Node0x481a360:s0 -> Node0x481e6f0;
	Node0x481a360:s1 -> Node0x481c100;
	Node0x481e6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%92:\l92:                                               \l  %93 = add nuw nsw i32 %64, 2\l  %94 = mul nsw i32 %93, %3\l  %95 = add nsw i32 %94, %10\l  %96 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load !6\l  %97 = zext i16 %96 to i32\l  br label %98\l}"];
	Node0x481e6f0 -> Node0x481ea80;
	Node0x481ea80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%98:\l98:                                               \l  %99 = phi i32 [ %11, %92 ], [ %105, %98 ]\l  %100 = add nsw i32 %95, %99\l  %101 = sext i32 %100 to i64\l  %102 = getelementptr inbounds double, double addrspace(1)* %1, i64 %101\l  %103 = load double, double addrspace(1)* %102, align 8, !tbaa !7\l  %104 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32\l... %62, i32 %99\l  store double %103, double addrspace(3)* %104, align 8, !tbaa !7\l  %105 = add nuw nsw i32 %99, %97\l  %106 = icmp ult i32 %105, 502\l  br i1 %106, label %98, label %107, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x481ea80:s0 -> Node0x481ea80;
	Node0x481ea80:s1 -> Node0x481c100;
	Node0x481c100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%107:\l107:                                              \l  %108 = add nsw i32 %63, 1\l  %109 = srem i32 %108, 3\l  %110 = add nsw i32 %61, 1\l  %111 = srem i32 %110, 3\l  %112 = add nsw i32 %62, 1\l  %113 = srem i32 %112, 3\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %114 = add nuw nsw i32 %64, 1\l  %115 = icmp eq i32 %114, 50\l  br i1 %115, label %116, label %60, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x481c100:s0 -> Node0x481f900;
	Node0x481c100:s1 -> Node0x481c040;
	Node0x481f900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%116:\l116:                                              \l  br i1 %59, label %117, label %143\l|{<s0>T|<s1>F}}"];
	Node0x481f900:s0 -> Node0x481fa80;
	Node0x481f900:s1 -> Node0x481fad0;
	Node0x481fa80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%117:\l117:                                              \l  %118 = mul nsw i32 %3, 50\l  %119 = add nsw i32 %118, %10\l  %120 = load i16, i16 addrspace(4)* %15, align 4, !range !5, !invariant.load\l... !6\l  %121 = zext i16 %120 to i32\l  br label %122\l}"];
	Node0x481fa80 -> Node0x481fdd0;
	Node0x481fdd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%122:\l122:                                              \l  %123 = phi i32 [ %58, %117 ], [ %141, %122 ]\l  %124 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32 1,\l... i32 %123\l  %125 = load double, double addrspace(3)* %124, align 8, !tbaa !7\l  %126 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32 0,\l... i32 %123\l  %127 = load double, double addrspace(3)* %126, align 8, !tbaa !7\l  %128 = fadd contract double %125, %127\l  %129 = add nsw i32 %123, -1\l  %130 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32 2,\l... i32 %129\l  %131 = load double, double addrspace(3)* %130, align 8, !tbaa !7\l  %132 = fadd contract double %128, %131\l  %133 = add nuw nsw i32 %123, 1\l  %134 = getelementptr inbounds [3 x [502 x double]], [3 x [502 x double]]\l... addrspace(3)* @_ZZ23gpu_stencil2D_4pt_hack2PdS_iiE10shared_mem, i32 0, i32 2,\l... i32 %133\l  %135 = load double, double addrspace(3)* %134, align 8, !tbaa !7\l  %136 = fadd contract double %132, %135\l  %137 = fdiv contract double %136, 5.500000e+00\l  %138 = add nsw i32 %119, %123\l  %139 = sext i32 %138 to i64\l  %140 = getelementptr inbounds double, double addrspace(1)* %0, i64 %139\l  store double %137, double addrspace(1)* %140, align 8, !tbaa !7\l  %141 = add nuw nsw i32 %123, %121\l  %142 = icmp ult i32 %141, 501\l  br i1 %142, label %122, label %143, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x481fdd0:s0 -> Node0x481fdd0;
	Node0x481fdd0:s1 -> Node0x481fad0;
	Node0x481fad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%143:\l143:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
