
*** Running vivado
    with args -log TEST_FOR_SIG_LED.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TEST_FOR_SIG_LED.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TEST_FOR_SIG_LED.tcl -notrace
Command: synth_design -top TEST_FOR_SIG_LED -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 339.949 ; gain = 99.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TEST_FOR_SIG_LED' [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/synth_1/.Xil/Vivado-22048-Gao/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/synth_1/.Xil/Vivado-22048-Gao/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_1k' [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/clk_1k.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_1k' (2#1) [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/clk_1k.v:23]
INFO: [Synth 8-638] synthesizing module 'keypad_n' [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/keypad_n.v:23]
INFO: [Synth 8-256] done synthesizing module 'keypad_n' (3#1) [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/keypad_n.v:23]
INFO: [Synth 8-638] synthesizing module 'pad_decode' [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'pad_decode' (4#1) [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:23]
WARNING: [Synth 8-350] instance 'pad_decode1' of module 'pad_decode' requires 11 connections, but only 7 given [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:35]
INFO: [Synth 8-638] synthesizing module 'sig_led' [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/sig_led.v:23]
INFO: [Synth 8-638] synthesizing module 'num_gif' [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/num_gif.v:23]
INFO: [Synth 8-256] done synthesizing module 'num_gif' (5#1) [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/num_gif.v:23]
INFO: [Synth 8-256] done synthesizing module 'sig_led' (6#1) [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/sig_led.v:23]
WARNING: [Synth 8-3848] Net n2 in module/entity TEST_FOR_SIG_LED does not have driver. [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:31]
WARNING: [Synth 8-3848] Net n3 in module/entity TEST_FOR_SIG_LED does not have driver. [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:31]
WARNING: [Synth 8-3848] Net n4 in module/entity TEST_FOR_SIG_LED does not have driver. [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:31]
INFO: [Synth 8-256] done synthesizing module 'TEST_FOR_SIG_LED' (7#1) [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:23]
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[23] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[22] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[21] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[20] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[19] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[18] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[17] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[16] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 391.902 ; gain = 151.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sig_led:n2[3] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n2[2] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n2[1] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n2[0] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n3[3] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n3[2] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n3[1] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n3[0] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n4[3] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n4[2] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n4[1] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
WARNING: [Synth 8-3295] tying undriven pin sig_led:n4[0] to constant 0 [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/TEST_FOR_SIG_LED.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 391.902 ; gain = 151.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/synth_1/.Xil/Vivado-22048-Gao/dcp1/cpuclk_in_context.xdc] for cell 'cpuclk1'
Finished Parsing XDC File [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/synth_1/.Xil/Vivado-22048-Gao/dcp1/cpuclk_in_context.xdc] for cell 'cpuclk1'
Parsing XDC File [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/constrs_1/new/TEST_FOR_LED.xdc]
Finished Parsing XDC File [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/constrs_1/new/TEST_FOR_LED.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/constrs_1/new/TEST_FOR_LED.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_FOR_SIG_LED_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_FOR_SIG_LED_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 750.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 750.105 ; gain = 509.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 750.105 ; gain = 509.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ori_clk. (constraint file  D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/synth_1/.Xil/Vivado-22048-Gao/dcp1/cpuclk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ori_clk. (constraint file  D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/synth_1/.Xil/Vivado-22048-Gao/dcp1/cpuclk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for cpuclk1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 750.105 ; gain = 509.312
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/clk_1k.v:29]
INFO: [Synth 8-802] inferred FSM for state register 'line_reg' in module 'keypad_n'
INFO: [Synth 8-5544] ROM "now" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_10_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/keypad_n.v:34]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:34]
INFO: [Synth 8-5544] ROM "o1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             1110
                 iSTATE0 |                               01 |                             1101
                 iSTATE1 |                               10 |                             1011
                 iSTATE2 |                               11 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'line_reg' using encoding 'sequential' in module 'keypad_n'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 750.105 ; gain = 509.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_1k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module keypad_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pad_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module sig_led 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pad_decode1/o5_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:33]
WARNING: [Synth 8-6014] Unused sequential element pad_decode1/o6_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:33]
WARNING: [Synth 8-6014] Unused sequential element pad_decode1/o7_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:33]
WARNING: [Synth 8-6014] Unused sequential element pad_decode1/o8_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:33]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_1k1/clk_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/clk_1k.v:29]
WARNING: [Synth 8-6014] Unused sequential element keypad1/clk_10_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/keypad_n.v:34]
WARNING: [Synth 8-6014] Unused sequential element pad_decode1/cnt_reg was removed.  [D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/pad_decode.v:33]
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[23] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[22] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[21] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[20] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[19] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[18] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[17] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[16] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design TEST_FOR_SIG_LED has port led[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sig_led/v_reg[7] )
WARNING: [Synth 8-3332] Sequential element (keypad1/clk_10_reg[9]) is unused and will be removed from module TEST_FOR_SIG_LED.
WARNING: [Synth 8-3332] Sequential element (keypad1/clk_10_reg[8]) is unused and will be removed from module TEST_FOR_SIG_LED.
WARNING: [Synth 8-3332] Sequential element (sig_led/v_reg[7]) is unused and will be removed from module TEST_FOR_SIG_LED.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 750.105 ; gain = 509.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk1/single_cycle_cpu_clk' to pin 'cpuclk1/bbstub_single_cycle_cpu_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk1/uart_clk' to pin 'cpuclk1/bbstub_uart_clk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 750.105 ; gain = 509.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 762.344 ; gain = 521.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     3|
|4     |LUT1   |     6|
|5     |LUT2   |    27|
|6     |LUT3   |     8|
|7     |LUT4   |    39|
|8     |LUT5   |    28|
|9     |LUT6   |    39|
|10    |FDRE   |    72|
|11    |IBUF   |     4|
|12    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   273|
|2     |  clk_1k1     |clk_1k     |    21|
|3     |  keypad1     |keypad_n   |    69|
|4     |  pad_decode1 |pad_decode |    97|
|5     |  sig_led     |sig_led    |    35|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 768.434 ; gain = 169.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 768.434 ; gain = 527.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 768.434 ; gain = 537.676
INFO: [Common 17-1381] The checkpoint 'D:/myCodes/vivado/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/synth_1/TEST_FOR_SIG_LED.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TEST_FOR_SIG_LED_utilization_synth.rpt -pb TEST_FOR_SIG_LED_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 768.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 25 15:34:54 2023...
