verilog xil_defaultlib --include "E:/vivado/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl" --include "../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl" \
"../../../bd/UART/ip/UART_processing_system7_0_0/sim/UART_processing_system7_0_0.v" \
"../../../bd/UART/ip/UART_auto_pc_0/sim/UART_auto_pc_0.v" \
"../../../bd/UART/sim/UART.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
