\hypertarget{CatCore_2src_2Python_8cpp}{
\section{/home/eleclhcb/LHCb/lbcat-\/cmake/CatCore/src/Python.cpp File Reference}
\label{CatCore_2src_2Python_8cpp}\index{/home/eleclhcb/LHCb/lbcat-\/cmake/CatCore/src/Python.cpp@{/home/eleclhcb/LHCb/lbcat-\/cmake/CatCore/src/Python.cpp}}
}
{\ttfamily \#include $<$vector$>$}\par
{\ttfamily \#include $<$list$>$}\par
{\ttfamily \#include \char`\"{}IOobject.h\char`\"{}}\par
{\ttfamily \#include \char`\"{}IOdata.h\char`\"{}}\par
{\ttfamily \#include \char`\"{}Interface.h\char`\"{}}\par
{\ttfamily \#include \char`\"{}RAM.h\char`\"{}}\par
{\ttfamily \#include \char`\"{}Register.h\char`\"{}}\par
{\ttfamily \#include \char`\"{}UsbI2cBus.h\char`\"{}}\par
{\ttfamily \#include \char`\"{}UsbSpiBus.h\char`\"{}}\par
{\ttfamily \#include $<$boost/python.hpp$>$}\par
{\ttfamily \#include $<$boost/python/suite/indexing/vector\_\-indexing\_\-suite.hpp$>$}\par
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structInterfaceWrap}{InterfaceWrap}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{CatCore_2src_2Python_8cpp_a432dea4d9a17dbc171e9ae81a683bb21}{BOOST\_\-PYTHON\_\-MODULE} (libCatCore)
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\hypertarget{CatCore_2src_2Python_8cpp_a432dea4d9a17dbc171e9ae81a683bb21}{
\index{CatCore/src/Python.cpp@{CatCore/src/Python.cpp}!BOOST\_\-PYTHON\_\-MODULE@{BOOST\_\-PYTHON\_\-MODULE}}
\index{BOOST\_\-PYTHON\_\-MODULE@{BOOST\_\-PYTHON\_\-MODULE}!CatCore/src/Python.cpp@{CatCore/src/Python.cpp}}
\subsubsection[{BOOST\_\-PYTHON\_\-MODULE}]{\setlength{\rightskip}{0pt plus 5cm}BOOST\_\-PYTHON\_\-MODULE (libCatCore)}}
\label{CatCore_2src_2Python_8cpp_a432dea4d9a17dbc171e9ae81a683bb21}


Definition at line 27 of file Python.cpp.

References IOobject::address(), IOdata::address(), UsbSpiBus::aSS(), IOdata::block(), IOdata::bus(), UsbSpiBus::clockDivider(), IOdata::dataU16(), IOdata::dataU32(), IOdata::dataU8(), IOdata::defDataU16(), IOdata::defDataU32(), IOdata::defDataU8(), IOobject::dump(), IOdata::dump(), Register::getBit(), IOdata::header(), IOobject::help(), UsbSpiBus::help(), UsbI2cBus::help(), Interface::help(), IOobject::init(), UsbSpiBus::init(), UsbI2cBus::init(), Interface::init(), IOobject::io(), IOdata::length(), UsbSpiBus::lSBFirst(), IOdata::mode(), IOdata::outputSelect(), RAM::raz(), IOobject::read(), Interface::read(), UsbI2cBus::regAddress(), UsbSpiBus::regClockDivider(), UsbSpiBus::regCtrl(), UsbI2cBus::regData(), UsbSpiBus::regRxData(), UsbSpiBus::regSlaveSelect(), UsbSpiBus::regTxData(), IOobject::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), Interface::reset(), UsbSpiBus::rxNeg(), IOobject::setAddress(), IOdata::setAddress(), UsbSpiBus::setASS(), Register::setBit(), IOdata::setBlock(), IOdata::setBus(), UsbSpiBus::setClockDivider(), IOdata::setHeader(), IOdata::setLength(), UsbSpiBus::setLSBFirst(), IOdata::setMode(), IOdata::setOutputSelect(), UsbSpiBus::setRxNeg(), RAM::setSize(), IOdata::setSubAddress(), UsbSpiBus::setTxNeg(), IOdata::setU16(), IOdata::setU32(), IOdata::setU8(), IOdata::setWordSize(), IOdata::subAddress(), UsbSpiBus::txNeg(), IOobject::update(), UsbSpiBus::update(), UsbI2cBus::update(), Interface::update(), IOdata::wordSize(), IOobject::write(), and Interface::write().


\begin{DoxyCode}
28 {
29   class_< std::vector<unsigned long> >("ULongVec")
30     .def(vector_indexing_suite< std::vector<unsigned long> >())
31     ;
32 
33   class_<InterfaceWrap, boost::noncopyable, bases<Element> >("Interface")
34     .def("help",pure_virtual(&Interface::help))
35     .def("init",pure_virtual(&Interface::init))
36     .def("reset",pure_virtual(&Interface::reset))
37     .def("update",pure_virtual(&Interface::update))
38     .def("read",pure_virtual(&Interface::read))
39     .def("write",pure_virtual(&Interface::write))
40   ;
41 
42   class_<UsbI2cBus, bases<Interface> >("UsbI2cBus")
43     .def("help"      ,&UsbI2cBus::help)
44     .def("init"      ,&UsbI2cBus::init)
45     .def("reset"     ,&UsbI2cBus::reset)
46     .def("update"    ,&UsbI2cBus::update)
47     .def("regData"   ,&UsbI2cBus::regData,return_value_policy<reference_existing_
      object>())
48     .def("regAddress",&UsbI2cBus::regAddress,return_value_policy<reference_existi
      ng_object>())
49   ;
50 
51   class_<UsbSpiBus, bases<Interface> >("UsbSpiBus")
52     .def("help"          ,&UsbSpiBus::help)
53     .def("init"          ,&UsbSpiBus::init)
54     .def("reset"         ,&UsbSpiBus::reset)
55     .def("update"        ,&UsbSpiBus::update)
56     .def("setTxNeg"      ,&UsbSpiBus::setTxNeg)
57     .def("txNeg"         ,&UsbSpiBus::txNeg)
58     .def("setRxNeg"      ,&UsbSpiBus::setRxNeg)
59     .def("rxNeg"         ,&UsbSpiBus::rxNeg)
60     .def("setASS"        ,&UsbSpiBus::setASS)
61     .def("aSS"           ,&UsbSpiBus::aSS)
62     .def("setLSBFirst"   ,&UsbSpiBus::setLSBFirst)
63     .def("lSBFirst"      ,&UsbSpiBus::lSBFirst)
64     .def("setClockDivider",&UsbSpiBus::setClockDivider)
65     .def("clockDivider"   ,&UsbSpiBus::clockDivider)
66     .def("regCtrl"       ,&UsbSpiBus::regCtrl,return_value_policy<reference_exist
      ing_object>())
67     .def("regClockDivider",&UsbSpiBus::regClockDivider,return_value_policy<refere
      nce_existing_object>())
68     .def("regSlaveSelect",&UsbSpiBus::regSlaveSelect,return_value_policy<referenc
      e_existing_object>())
69     .def("regRxData"     ,&UsbSpiBus::regRxData,return_value_policy<reference_exi
      sting_object>())
70     .def("regTxData"     ,&UsbSpiBus::regTxData,return_value_policy<reference_exi
      sting_object>())
71   ;
72 
73   unsigned long int (IOdata::*dataU8x) (unsigned long int) = (&IOdata::dataU8);
74   unsigned long int (IOdata::*dataU16x)(unsigned long int) = (&IOdata::dataU16);
75   unsigned long int (IOdata::*dataU32x)(unsigned long int) = (&IOdata::dataU32);
76 
77   class_<IOdata, bases<Object> >("IOdata")
78     .def("setAddress"            ,&IOdata::setAddress)
79     .def("setHeader"            ,&IOdata::setHeader)
80     .def("setSubAddress"         ,&IOdata::setSubAddress)
81     .def("setOutputSelect"       ,&IOdata::setOutputSelect)
82     .def("setMode"               ,&IOdata::setMode)
83     .def("setWordSize"           ,&IOdata::setWordSize)
84     .def("setLength"             ,&IOdata::setLength)
85     .def("setBlock"              ,&IOdata::setBlock)
86     .def("setBus"                ,&IOdata::setBus)
87     .def("address"               ,&IOdata::address)
88     .def("header"                ,&IOdata::header)
89     .def("subAddress"            ,&IOdata::subAddress)
90     .def("outputSelect"          ,&IOdata::outputSelect)
91     .def("mode"                  ,&IOdata::mode)
92     .def("wordSize"              ,&IOdata::wordSize)
93     .def("length"                ,&IOdata::length)
94     .def("block"                 ,&IOdata::block)
95     .def("bus"                   ,&IOdata::bus)
96     .def("dump"                  ,&IOdata::dump)
97     .def("defU8"                 ,&IOdata::defDataU8)
98     .def("detU16"                ,&IOdata::defDataU16)
99     .def("detU32"                ,&IOdata::defDataU32)
100     .def("setU8"                 ,&IOdata::setU8)
101     .def("setU16"                ,&IOdata::setU16)
102     .def("setU32"                ,&IOdata::setU32)
103     .def("dataU8"                ,dataU8x)
104     .def("dataU16"               ,dataU16x)
105     .def("dataU32"               ,dataU32x)
106   ;
107 
108   class_<IOobject, bases <Element> >("IOobject")
109     .def("help",  &IOobject::help)
110     .def("init",  &IOobject::init)
111     .def("reset", &IOobject::reset)
112     .def("update",&IOobject::update)
113     .def("setAddress",&IOobject::setAddress)
114     .def("address"   ,&IOobject::address)
115     .def("io",    &IOobject::io,return_value_policy<reference_existing_object>())
      
116     .def("read",  &IOobject::read)
117     .def("write", &IOobject::write)
118     .def("dump"  , &IOobject::dump) 
119     ;
120 
121   class_<Register, bases <IOobject> >("Register")
122     .def("setBit", &Register::setBit)
123     .def("getBit", &Register::getBit)
124     ;
125 
126   class_<RAM, bases <IOobject> >("RAM")
127     .def("setSize", &RAM::setSize)
128     .def("raz",     &RAM::raz)
129     ;
130   ;
131 
132 }
\end{DoxyCode}
