#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55e363ab1490 .scope module, "split_L1_cache" "split_L1_cache" 2 4;
 .timescale 0 0;
P_0x55e363b400b0 .param/l "ADDRESS_WIDTH" 0 2 12, +C4<00000000000000000000000000100000>;
P_0x55e363b400f0 .param/l "BYTE_SELECT_WIDTH" 0 2 11, +C4<00000000000000000000000000000110>;
P_0x55e363b40130 .param/l "D_WAYS" 0 2 8, +C4<00000000000000000000000000000100>;
P_0x55e363b40170 .param/l "INDEX_WIDTH" 0 2 10, +C4<00000000000000000000000000001110>;
P_0x55e363b401b0 .param/l "I_WAYS" 0 2 7, +C4<00000000000000000000000000000010>;
P_0x55e363b401f0 .param/l "MESI_EXCLUSIVE" 0 2 16, C4<10>;
P_0x55e363b40230 .param/l "MESI_INVALID" 0 2 16, C4<00>;
P_0x55e363b40270 .param/l "MESI_MODIFIED" 0 2 16, C4<01>;
P_0x55e363b402b0 .param/l "MESI_SHARED" 0 2 16, C4<11>;
P_0x55e363b402f0 .param/l "MODE" 0 2 13, +C4<00000000000000000000000000000001>;
P_0x55e363b40330 .param/l "SETS" 0 2 6, +C4<00000000000000000100000000000000>;
P_0x55e363b40370 .param/l "TAG_WIDTH" 0 2 9, +C4<00000000000000000000000000001100>;
v0x55e363b60030_0 .var "DONE", 0 0;
v0x55e363b60110 .array "D_LRUBits", 65535 0, 1 0;
v0x55e363b601d0 .array "D_StoredC", 65535 0, 1 0;
v0x55e363b60270 .array "D_StoredHit", 65535 0, 0 0;
v0x55e363b60310 .array "D_StoredMESI", 65535 0, 1 0;
v0x55e363b60420 .array "D_Tag", 32767 0, 11 0;
v0x55e363b604e0 .array "D_Valid", 65535 0, 0 0;
v0x55e363b60580 .array "I_LRUBits", 32767 0, 0 0;
v0x55e363b60620 .array "I_StoredC", 32767 0, 1 0;
v0x55e363b606e0 .array "I_StoredHit", 32767 0, 0 0;
v0x55e363b60780 .array "I_StoredMESI", 32767 0, 1 0;
v0x55e363b60840 .array "I_Tag", 65535 0, 11 0;
v0x55e363b60900 .array "I_Valid", 32767 0, 0 0;
v0x55e363b609a0_0 .var/i "N", 31 0;
v0x55e363b60a80_0 .var "address", 31 0;
v0x55e363b60b60_0 .var "byteSelect", 5 0;
v0x55e363b60c40_0 .var/i "cacheMiss", 31 0;
v0x55e363b60e30_0 .var/i "cacheReads", 31 0;
v0x55e363b60f10_0 .var/real "cacheReferences", 0 0;
v0x55e363b60fd0_0 .var/i "cacheWrites", 31 0;
v0x55e363b610b0_0 .var/i "file", 31 0;
v0x55e363b61190_0 .var/real "hitCount", 0 0;
v0x55e363b61250_0 .var/real "hitRate", 0 0;
v0x55e363b61310_0 .var/i "i", 31 0;
v0x55e363b613f0_0 .var "index", 13 0;
v0x55e363b614d0_0 .var/i "j", 31 0;
v0x55e363b615b0_0 .var/i "matchedNums", 31 0;
v0x55e363b61690_0 .var "tag", 11 0;
v0x55e363b61770_0 .var/i "temp", 31 0;
v0x55e363b61850_0 .var "tempAddress", 31 0;
v0x55e363b61930_0 .var/i "totalOperations", 31 0;
S_0x55e363ab1620 .scope task, "D_LRU_replacement" "D_LRU_replacement" 2 415, 2 415 0, S_0x55e363ab1490;
 .timescale 0 0;
TD_split_L1_cache.D_LRU_replacement ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55e363b614d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55e363b614d0_0;
    %load/vec4 v0x55e363b61310_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60110, 4;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60110, 4, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60110, 4;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60110, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60110, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60110, 4, 0;
T_0.4 ;
T_0.3 ;
    %load/vec4 v0x55e363b614d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60110, 4, 0;
    %end;
S_0x55e363b403c0 .scope task, "I_LRU_replacement" "I_LRU_replacement" 2 426, 2 426 0, S_0x55e363ab1490;
 .timescale 0 0;
TD_split_L1_cache.I_LRU_replacement ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55e363b614d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x55e363b614d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60580, 4;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60580, 4, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60580, 4;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60580, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60580, 4;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60580, 4, 0;
T_1.10 ;
T_1.9 ;
    %load/vec4 v0x55e363b614d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b613f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60580, 4, 0;
    %end;
S_0x55e363b40550 .scope begin, "file_block" "file_block" 2 71, 2 71 0, S_0x55e363ab1490;
 .timescale 0 0;
S_0x55e363b406e0 .scope task, "initialize" "initialize" 2 148, 2 148 0, S_0x55e363ab1490;
 .timescale 0 0;
TD_split_L1_cache.initialize ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x55e363b614d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60900, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60840, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60580, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b606e0, 4, 0;
    %pushi/vec4 3, 3, 2;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60620, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60780, 4, 0;
    %load/vec4 v0x55e363b614d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x55e363b614d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b604e0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60420, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60110, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %pushi/vec4 3, 3, 2;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b601d0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55e363b60310, 4, 0;
    %load/vec4 v0x55e363b614d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
S_0x55e363b40870 .scope task, "request_setup" "request_setup" 2 176, 2 176 0, S_0x55e363ab1490;
 .timescale 0 0;
TD_split_L1_cache.request_setup ;
    %vpi_func 2 179 "$fscanf" 32, v0x55e363b610b0_0, " %h:\012", v0x55e363b60a80_0 {0 0 0};
    %store/vec4 v0x55e363b615b0_0, 0, 32;
    %load/vec4 v0x55e363b60a80_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55e363b61690_0, 0, 12;
    %load/vec4 v0x55e363b60a80_0;
    %parti/s 14, 6, 4;
    %store/vec4 v0x55e363b613f0_0, 0, 14;
    %load/vec4 v0x55e363b60a80_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55e363b60b60_0, 0, 6;
    %load/vec4 v0x55e363b61930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61930_0, 0, 32;
    %load/real v0x55e363b60f10_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x55e363b60f10_0;
    %end;
S_0x55e363b40a00 .scope task, "set" "set" 2 194, 2 194 0, S_0x55e363ab1490;
 .timescale 0 0;
v0x55e363ae1040_0 .var/i "N", 31 0;
v0x55e363b5fbd0_0 .var "byteSelect", 5 0;
v0x55e363b5fcb0_0 .var "index", 13 0;
v0x55e363b5fd70_0 .var "tag", 11 0;
TD_split_L1_cache.set ;
    %load/vec4 v0x55e363ae1040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.23 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.24, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.23;
T_4.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.25 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.26, 5;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b604e0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60420, 4;
    %load/vec4 v0x55e363b5fd70_0;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %load/real v0x55e363b61190_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x55e363b61190_0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x55e363ab1620;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.31 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %load/vec4 v0x55e363b60c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60420, 4, 0;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e363b5fbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e363b61850_0, 0, 32;
    %vpi_call 2 232 "$display", "Read from L2 by address: %h", v0x55e363b61850_0 {0 0 0};
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x55e363ab1620;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b604e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.25;
T_4.26 ;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %load/vec4 v0x55e363b60c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.35 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.36, 5;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.37, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60110, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.39, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60420, 4;
    %vpi_call 2 250 "$display", "Replaced the tag: %h", S<0,vec4,u12> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %vpi_call 2 252 "$display", "Write back to L2 cache" {0 0 0};
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60420, 4, 0;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e363b5fbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e363b61850_0, 0, 32;
    %vpi_call 2 259 "$display", "Read from L2 by Address: %h", v0x55e363b61850_0 {0 0 0};
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x55e363ab1620;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b604e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.39 ;
T_4.37 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.35;
T_4.36 ;
T_4.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.41 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.42, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.41;
T_4.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.43 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.44, 5;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.45, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b604e0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.47, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60420, 4;
    %load/vec4 v0x55e363b5fd70_0;
    %cmp/e;
    %jmp/0xz  T_4.49, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e363b5fbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e363b61850_0, 0, 32;
    %load/real v0x55e363b61190_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x55e363b61190_0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x55e363ab1620;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.49 ;
    %jmp T_4.48;
T_4.47 ;
    %load/vec4 v0x55e363b60c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e363b5fbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e363b61850_0, 0, 32;
    %vpi_call 2 295 "$display", "Write through to L2 by address %h", v0x55e363b61850_0 {0 0 0};
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60420, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x55e363ab1620;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b604e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.48 ;
T_4.45 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.43;
T_4.44 ;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.51, 4;
    %load/vec4 v0x55e363b60c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.53 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.54, 5;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.55, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60110, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.57, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60270, 4, 0;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e363b5fbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e363b61850_0, 0, 32;
    %vpi_call 2 319 "$display", "Write-back to L2" {0 0 0};
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60420, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x55e363ab1620;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b604e0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.57 ;
T_4.55 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.53;
T_4.54 ;
T_4.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.59 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.60, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b606e0, 4, 0;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.59;
T_4.60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.61 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.62, 5;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.63, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60900, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.65, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60840, 4;
    %load/vec4 v0x55e363b5fd70_0;
    %cmp/e;
    %jmp/0xz  T_4.67, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b606e0, 4, 0;
    %load/real v0x55e363b61190_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v0x55e363b61190_0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x55e363b403c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.67 ;
    %jmp T_4.66;
T_4.65 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b606e0, 4, 0;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e363b5fbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e363b61850_0, 0, 32;
    %vpi_call 2 361 "$display", "[Instruction] Read from L2 by Address: %h", v0x55e363b61850_0 {0 0 0};
    %load/vec4 v0x55e363b60c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60840, 4, 0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x55e363b403c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60900, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.66 ;
T_4.63 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.61;
T_4.62 ;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.69, 4;
    %load/vec4 v0x55e363b60c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_4.71 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.72, 5;
    %load/vec4 v0x55e363b60030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.73, 4;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55e363b60580, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.75, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b606e0, 4, 0;
    %vpi_call 2 387 "$display", "Write back to L2 cache" {0 0 0};
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60840, 4, 0;
    %load/vec4 v0x55e363b5fd70_0;
    %load/vec4 v0x55e363b5fcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e363b5fbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e363b61850_0, 0, 32;
    %vpi_call 2 394 "$display", "[Instruction] Read from L2 by Address: %h", v0x55e363b61850_0 {0 0 0};
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x55e363b403c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e363b5fcb0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55e363b60900, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
T_4.75 ;
T_4.73 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_4.71;
T_4.72 ;
T_4.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e363b60030_0, 0, 1;
    %jmp T_4.22;
T_4.21 ;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %end;
S_0x55e363b5fe50 .scope task, "write_out" "write_out" 2 439, 2 439 0, S_0x55e363ab1490;
 .timescale 0 0;
TD_split_L1_cache.write_out ;
    %vpi_call 2 442 "$display", "------------- Data cache -------------" {0 0 0};
    %vpi_call 2 443 "$display", "WAYS     D_Tag    D_LRU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_5.77 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_5.78, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
T_5.79 ;
    %load/vec4 v0x55e363b614d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.80, 5;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55e363b604e0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.81, 4;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55e363b60420, 4;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55e363b60110, 4;
    %vpi_call 2 447 "$display", "%-8d %-8h %b ", P_0x55e363b40130, S<1,vec4,u12>, S<0,vec4,u2> {2 0 0};
T_5.81 ;
    %load/vec4 v0x55e363b614d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
    %jmp T_5.79;
T_5.80 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_5.77;
T_5.78 ;
    %vpi_call 2 451 "$display", "(End)\012" {0 0 0};
    %vpi_call 2 454 "$display", "------------- Instruction cache -------------" {0 0 0};
    %vpi_call 2 455 "$display", "WAYS     D_Tag    D_LRU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
T_5.83 ;
    %load/vec4 v0x55e363b61310_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_5.84, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
T_5.85 ;
    %load/vec4 v0x55e363b614d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.86, 5;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55e363b60900, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.87, 4;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55e363b60840, 4;
    %load/vec4 v0x55e363b61310_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55e363b614d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55e363b60580, 4;
    %vpi_call 2 459 "$display", "%-8d %-8h %b ", P_0x55e363b401b0, S<1,vec4,u12>, S<0,vec4,u1> {2 0 0};
T_5.87 ;
    %load/vec4 v0x55e363b614d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b614d0_0, 0, 32;
    %jmp T_5.85;
T_5.86 ;
    %load/vec4 v0x55e363b61310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61310_0, 0, 32;
    %jmp T_5.83;
T_5.84 ;
    %vpi_call 2 463 "$display", "(End)\012" {0 0 0};
    %end;
    .scope S_0x55e363ab1490;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61930_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55e363b60f10_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b60e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b60fd0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x55e363ab1490;
T_7 ;
    %fork t_1, S_0x55e363b40550;
    %jmp t_0;
    .scope S_0x55e363b40550;
t_1 ;
    %vpi_func 2 72 "$fopen" 32, "./trace.txt", "r" {0 0 0};
    %store/vec4 v0x55e363b610b0_0, 0, 32;
    %fork TD_split_L1_cache.initialize, S_0x55e363b406e0;
    %join;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55e363b61190_0;
    %load/vec4 v0x55e363b610b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %disable S_0x55e363b40550;
T_7.0 ;
T_7.2 ;
    %vpi_func 2 82 "$feof" 32, v0x55e363b610b0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_7.3, 8;
    %vpi_func 2 86 "$fscanf" 32, v0x55e363b610b0_0, "%s ", v0x55e363b609a0_0 {0 0 0};
    %store/vec4 v0x55e363b61770_0, 0, 32;
    %load/vec4 v0x55e363b609a0_0;
    %subi 48, 0, 32;
    %store/vec4 v0x55e363b609a0_0, 0, 32;
    %load/vec4 v0x55e363b609a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %vpi_call 2 128 "$display", "\000" {0 0 0};
    %jmp T_7.11;
T_7.4 ;
    %fork TD_split_L1_cache.request_setup, S_0x55e363b40870;
    %join;
    %load/vec4 v0x55e363b60e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60e30_0, 0, 32;
    %load/vec4 v0x55e363b609a0_0;
    %store/vec4 v0x55e363ae1040_0, 0, 32;
    %load/vec4 v0x55e363b61690_0;
    %store/vec4 v0x55e363b5fd70_0, 0, 12;
    %load/vec4 v0x55e363b613f0_0;
    %store/vec4 v0x55e363b5fcb0_0, 0, 14;
    %load/vec4 v0x55e363b60b60_0;
    %store/vec4 v0x55e363b5fbd0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55e363b40a00;
    %join;
    %jmp T_7.11;
T_7.5 ;
    %fork TD_split_L1_cache.request_setup, S_0x55e363b40870;
    %join;
    %load/vec4 v0x55e363b60fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60fd0_0, 0, 32;
    %load/vec4 v0x55e363b609a0_0;
    %store/vec4 v0x55e363ae1040_0, 0, 32;
    %load/vec4 v0x55e363b61690_0;
    %store/vec4 v0x55e363b5fd70_0, 0, 12;
    %load/vec4 v0x55e363b613f0_0;
    %store/vec4 v0x55e363b5fcb0_0, 0, 14;
    %load/vec4 v0x55e363b60b60_0;
    %store/vec4 v0x55e363b5fbd0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55e363b40a00;
    %join;
    %jmp T_7.11;
T_7.6 ;
    %fork TD_split_L1_cache.request_setup, S_0x55e363b40870;
    %join;
    %load/vec4 v0x55e363b60e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b60e30_0, 0, 32;
    %load/vec4 v0x55e363b609a0_0;
    %store/vec4 v0x55e363ae1040_0, 0, 32;
    %load/vec4 v0x55e363b61690_0;
    %store/vec4 v0x55e363b5fd70_0, 0, 12;
    %load/vec4 v0x55e363b613f0_0;
    %store/vec4 v0x55e363b5fcb0_0, 0, 14;
    %load/vec4 v0x55e363b60b60_0;
    %store/vec4 v0x55e363b5fbd0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55e363b40a00;
    %join;
    %jmp T_7.11;
T_7.7 ;
    %fork TD_split_L1_cache.request_setup, S_0x55e363b40870;
    %join;
    %load/vec4 v0x55e363b609a0_0;
    %store/vec4 v0x55e363ae1040_0, 0, 32;
    %load/vec4 v0x55e363b61690_0;
    %store/vec4 v0x55e363b5fd70_0, 0, 12;
    %load/vec4 v0x55e363b613f0_0;
    %store/vec4 v0x55e363b5fcb0_0, 0, 14;
    %load/vec4 v0x55e363b60b60_0;
    %store/vec4 v0x55e363b5fbd0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55e363b40a00;
    %join;
    %jmp T_7.11;
T_7.8 ;
    %fork TD_split_L1_cache.initialize, S_0x55e363b406e0;
    %join;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55e363b60f10_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b61930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b60e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b60fd0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55e363b61190_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e363b60c40_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %fork TD_split_L1_cache.write_out, S_0x55e363b5fe50;
    %join;
    %load/vec4 v0x55e363b61930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e363b61930_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 133 "$display", "Total number of cache reads: %d", v0x55e363b60e30_0 {0 0 0};
    %vpi_call 2 134 "$display", "Total number of cache writes: %d", v0x55e363b60fd0_0 {0 0 0};
    %vpi_call 2 135 "$display", "Total number of cache hits: %d", v0x55e363b61190_0 {0 0 0};
    %vpi_call 2 136 "$display", "Total number of cache miss: %d", v0x55e363b60c40_0 {0 0 0};
    %load/real v0x55e363b60f10_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/real v0x55e363b61190_0;
    %load/real v0x55e363b61190_0;
    %load/vec4 v0x55e363b60c40_0;
    %cvt/rv/s;
    %add/wr;
    %div/wr;
    %store/real v0x55e363b61250_0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55e363b61250_0;
T_7.13 ;
    %vpi_call 2 141 "$display", "Hit rate: %f \012", v0x55e363b61250_0 {0 0 0};
    %vpi_call 2 143 "$fclose", v0x55e363b610b0_0 {0 0 0};
    %end;
    .scope S_0x55e363ab1490;
t_0 %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "final.v";
