// Seed: 1624015834
module module_0 ();
  assign id_1 = ~1 - 1;
  time id_2;
endmodule
module module_1 (
    output tri1  id_0,
    input  logic id_1,
    output logic id_2,
    input  logic id_3
);
  always id_2 <= id_1;
  module_0();
  always @((1)) id_2 = 1;
  assign id_2 = id_3;
  generate
    assign id_2 = id_1;
  endgenerate
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor id_6
);
  if (id_0) wire id_8;
  else supply0 id_9, id_10;
  module_0();
  supply1 id_11, id_12 = 1;
  wire id_13;
  id_14(
      id_8
  );
  tri id_15 = 1, id_16;
  assign id_16 = id_9;
  assign id_5  = 1;
endmodule
