#ifndef __CONTROL_MODULE_H_
#define __CONTROL_MODULE_H_

#include "types.h"

#define CONTROL_MODULE_REGISTER_BASE  0x44E10000

typedef enum 
{
	CM_control_module		= 0x0,
	CM_control_hwinfo		= 0x4,
	CM_control_sysconfig		= 0x10,
	CM_control_status		= 0x40,
	CM_control_emif_sdram_config	= 0x110,
	CM_cortex_vbbldo_ctrl		= 0x41C,
	CM_core_sldo_ctrl		= 0x428,
	CM_mpu_sldo_ctrl		= 0x42C,
	CM_clk32kdivratio_ctrl		= 0x444,
	CM_bandgap_ctrl			= 0x448,
	CM_bandgap_trim			= 0x44C,
	CM_pll_clkinpulow_ctrl		= 0x458,
	CM_mosc_ctrl			= 0x468,
	CM_deepsleep_ctrl		= 0x470,
	CM_dpll_pwr_sw_status		= 0x50C,
	CM_device_id			= 0x600,
	CM_dev_feature			= 0x604,
	CM_init_priority_0		= 0x608,
	CM_init_priority_1		= 0x60C,
	CM_mmu_cfg			= 0x610,
	CM_tptc_cfg			= 0x614,
	CM_usb_ctrl0			= 0x620,
	CM_usb_sts0			= 0x624,
	CM_usb_ctrl1			= 0x628,
	CM_usb_sts1			= 0x62C,
	CM_mac_id0_lo			= 0x630,
	CM_mac_id0_hi			= 0x634,
	CM_mac_id1_lo			= 0x638,
	CM_mac_id1_hi			= 0x63C,
	CM_dcan_raminit			= 0x644,
	CM_usb_wkup_ctrl		= 0x648,
	CM_gmii_sel			= 0x650,
	CM_pwmss_ctrl			= 0x664,
	CM_mregprio_0			= 0x670,
	CM_mreqprio_1			= 0x674,
	CM_hw_event_sel_grp1		= 0x690,
	CM_hw_event_sel_grp2		= 0x694,
	CM_hw_event_sel_grp3		= 0x698,
	CM_hw_event_sel_grp4		= 0x69C,
	CM_smrt_ctrl			= 0x6A0,
	CM_mpuss_hw_debug_sel		= 0x6A4,
	CM_mpuss_hw_dbg_info		= 0x6A8,
	CM_vdd_mpu_opp_050		= 0x770,
	CM_vdd_mpu_opp_100		= 0x774,
	CM_vdd_mpu_opp_120		= 0x778,
	CM_vdd_mpu_opp_turbo		= 0x77C,
	CM_vdd_core_opp_050		= 0x7B8,
	CM_vdd_core_opp_100		= 0x7BC,
	CM_bb_scale			= 0x7D0,
	CM_usb_vid_pid			= 0x7F4,
	CM_efuse_sma			= 0x7FC,
	CM_conf_gpmc_ad0		= 0x800,
	CM_conf_gpmc_ad1		= 0x804,
	CM_conf_gpmc_ad2		= 0x808,
	CM_conf_gpmc_ad3		= 0x80C,
	CM_conf_gpmc_ad4		= 0x810,
	CM_conf_gpmc_ad5		= 0x814,
	CM_conf_gpmc_ad6		= 0x818,
	CM_conf_gpmc_ad7		= 0x81C,
	CM_conf_gpmc_ad8		= 0x820,
	CM_conf_gpmc_ad9		= 0x824,
	CM_conf_gpmc_ad10		= 0x828,
	CM_conf_gpmc_ad11		= 0x82C,
	CM_conf_gpmc_ad12		= 0x830,
	CM_conf_gpmc_ad13		= 0x834,
	CM_conf_gpmc_ad14		= 0x838,
	CM_conf_gpmc_ad15		= 0x83C,
	CM_conf_gpmc_a0			= 0x840,
	CM_conf_gpmc_a1			= 0x844,
	CM_conf_gpmc_a2			= 0x848,
	CM_conf_gpmc_a3			= 0x84C,
	CM_conf_gpmc_a4			= 0x850,
	CM_conf_gpmc_a5			= 0x854,
	CM_conf_gpmc_a6			= 0x858,
	CM_conf_gpmc_a7			= 0x85C,
	CM_conf_gpmc_a8			= 0x860,
	CM_conf_gpmc_a9			= 0x864,
	CM_conf_gpmc_a10		= 0x868,
	CM_conf_gpmc_a11		= 0x86C,
	CM_conf_gpmc_wait0		= 0x870,
	CM_conf_gpmc_wpn		= 0x874,
	CM_conf_gpmc_ben1		= 0x878,
	CM_conf_gpmc_csn0		= 0x87C,
	CM_conf_gpmc_csn1		= 0x880,
	CM_conf_gpmc_csn2		= 0x884,
	CM_conf_gpmc_csn3		= 0x888,
	CM_conf_gpmc_clk		= 0x88C,  
	CM_conf_gpmc_advn_ale 		= 0x890, 
	CM_conf_gpmc_oen_ren		= 0x894,
	CM_conf_gpmc_wen		= 0x898,
	CM_conf_gpmc_ben0_cle		= 0x89C,
	CM_conf_lcd_data0		= 0x8A0,
	CM_conf_lcd_data1		= 0x8A4,
	CM_conf_lcd_data2		= 0x8A8,
	CM_conf_lcd_data3		= 0x8AC,
	CM_conf_lcd_data4		= 0x8B0,
	CM_conf_lcd_data5		= 0x8B4,
	CM_conf_lcd_data6		= 0x8B8,
	CM_conf_lcd_data7		= 0x8BC,
	CM_conf_lcd_data8		= 0x8C0,
	CM_conf_lcd_data9		= 0x8C4,
	CM_conf_lcd_data10		= 0x8C8,
	CM_conf_lcd_data11		= 0x8CC,
	CM_conf_lcd_data12		= 0x8D0,
	CM_conf_lcd_data13		= 0x8D4,
	CM_conf_lcd_data14		= 0x8D8,
	CM_conf_lcd_data15		= 0x8DC,
	CM_conf_lcd_vsync		= 0x8E0,
	CM_conf_lcd_hsync		= 0x8E4,
	CM_conf_lcd_pclk 		= 0x8E8,
	CM_conf_lcd_ac_bias_en		= 0x8EC,
	CM_conf_mmc0_dat3		= 0x8F0,
	CM_conf_mmc0_dat2		= 0x8F4,
	CM_conf_mmc0_dat1		= 0x8F8,
	CM_conf_mmc0_dat0		= 0x8FC,
	CM_conf_mmc0_clk		= 0x900,
	CM_conf_mmc0_cmd		= 0x904,
	CM_conf_mii1_col		= 0x908,
	CM_conf_mii1_crs		= 0x90C,
	CM_conf_mii1_rx_er		= 0x910,
	CM_conf_mii1_tx_en		= 0x914,
	CM_conf_mii1_rx_dv		= 0x918,
	CM_conf_mii1_txd3		= 0x91C,
	CM_conf_mii1_txd2		= 0x920,
	CM_conf_mii1_txd1		= 0x924,
	CM_conf_mii1_txd0		= 0x928,
	CM_conf_mii1_tx_clk		= 0x92C,
	CM_conf_mii1_rx_clk		= 0x930,
	CM_conf_mii1_rxd3		= 0x934,
	CM_conf_mii1_rxd2		= 0x938,
	CM_conf_mii1_rxd1		= 0x93C,
	CM_conf_mii1_rxd0		= 0x940,
	CM_conf_rmii1_ref_clk		= 0x944,
	CM_conf_mdio			= 0x948,
	CM_conf_mdc			= 0x94C,
	CM_conf_spi0_sclk		= 0x950,
	CM_conf_spi0_d0			= 0x954,
	CM_conf_spi0_d1			= 0x958,
	CM_conf_spi0_cs0		= 0x95C,
	CM_conf_spi0_cs1		= 0x960,
	CM_conf_ecap0_in_pwm0_out	= 0x964,
	CM_conf_uart0_ctsn		= 0x968,
	CM_conf_uart0_rtsn		= 0x96C,
	CM_conf_uart0_rxd		= 0x970,
	CM_conf_uart0_txd		= 0x974,
	CM_conf_uart1_ctsn		= 0x978,
	CM_conf_uart1_rtsn		= 0x97C,
	CM_conf_uart1_rxd		= 0x980,
	CM_conf_uart1_txd		= 0x984,
	CM_conf_i2c0_sda		= 0x988,
	CM_conf_i2c0_scl		= 0x98C,
	CM_conf_mcasp0_aclkx		= 0x990,
	CM_conf_mcasp0_fsx		= 0x994,
	CM_conf_mcasp0_axr0		= 0x998,
	CM_conf_mcasp0_ahclkr		= 0x99C,
	CM_conf_mcasp0_aclkr		= 0x9A0,
	CM_conf_mcasp0_fsr		= 0x9A4,
	CM_conf_mcasp0_axr1		= 0x9A8,
	CM_conf_mcasp0_ahclkx		= 0x9AC,
	CM_conf_xdma_event_intr0	= 0x9B0,
	CM_conf_xdma_event_intr1	= 0x9B4,
	CM_conf_warmrstn		= 0x9B8,
	CM_conf_nnmi			= 0x9C0,
	CM_conf_tms			= 0x9D0,
	CM_conf_tdi			= 0x9D4,
	CM_conf_tdo			= 0x9D8,
	CM_conf_tck			= 0x9DC,
	CM_conf_trstn			= 0x9E0,
	CM_conf_emu0			= 0x9E4,
	CM_conf_emu1			= 0x9E8,
	CM_conf_rtc_pwronrstn		= 0x9F8,
	CM_conf_pmic_power_en		= 0x9FC,
	CM_conf_ext_wakeup		= 0xA00,
	CM_conf_rtc_kaldo_enn		= 0xA04,
	CM_conf_usb0_drvvbus		= 0xA1C,
	CM_conf_usb1_drvvbus		= 0xA34,
	CM_conf_cqdetect_status		= 0xE00,
	CM_conf_ddr_io_ctrl		= 0xE04,
	CM_conf_vtp_ctrl		= 0xE0C,
	CM_conf_vref_ctrl		= 0xE14,
	CM_conf_tpcc_evt_mux_0_3	= 0xF90,
	CM_conf_tpcc_evt_mux_4_7	= 0xF94,
	CM_conf_tpcc_evt_mux_8_11	= 0xF98,
	CM_conf_tpcc_evt_mux_12_15	= 0xF9C,
	CM_conf_tpcc_evt_mux_16_19	= 0xFA0,
	CM_conf_tpcc_evt_mux_20_23	= 0xFA4,
	CM_conf_tpcc_evt_mux_24_27	= 0xFA8,
	CM_conf_tpcc_evt_mux_28_31	= 0xFAC,
	CM_conf_tpcc_evt_mux_32_35	= 0xFB0,
	CM_conf_tpcc_evt_mux_36_39	= 0xFB4,
	CM_conf_tpcc_evt_mux_40_43	= 0xFB8,
	CM_conf_tpcc_evt_mux_44_47	= 0xFBC,
	CM_conf_tpcc_evt_mux_48_51	= 0xFC0,
	CM_conf_tpcc_evt_mux_52_55	= 0xFC4,
	CM_conf_tpcc_evt_mux_56_59	= 0xFC8,
	CM_conf_tpcc_evt_mux_60_63	= 0xFCC,
	CM_conf_timer_evt_capt		= 0xFD0,
	CM_conf_ecap_evt_capt		= 0xFD4,
	CM_conf_adc_evt_capt		= 0xFD8,
	CM_conf_reset_iso		= 0x1000,
	CM_conf_dpll_pwr_sw_ctrl	= 0x1318,
	CM_conf_ddr_cke_ctrl		= 0x131C,
	CM_conf_sma2			= 0x1320,
	CM_conf_m3_txev_eoi		= 0x1324,
	CM_conf_ipc_msg_reg0		= 0x1328,
	CM_conf_ipc_msg_reg1		= 0x132C,
	CM_conf_ipc_msg_reg2		= 0x1330,
	CM_conf_ipc_msg_reg3		= 0x1334,
	CM_conf_ipc_msg_reg4		= 0x1338,
	CM_conf_ipc_msg_reg5		= 0x133C,
	CM_conf_ipc_msg_reg6		= 0x1340,
	CM_conf_ipc_msg_reg7		= 0x1344,
	CM_conf_ddr_cmd0_ioctrl		= 0x1404,
	CM_conf_ddr_cmd1_ioctrl		= 0x1408,
	CM_conf_ddr_cmd2_ioctrl		= 0x140C,
	CM_conf_ddr_data0_ioctrl	= 0x1440,
	CM_conf_ddr_data1_ioctrl	= 0x1444
}CONTROL_MODULE_REG_t;

void CM_setCtrlModule(CONTROL_MODULE_REG_t module, unsigned int value);

unsigned int CM_getCtrlModule(CONTROL_MODULE_REG_t module);

void Uart0_Mux();
#endif

