--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml host.twx host.ncd -o host.twr host.pcf -ucf mercury.ucf -ucf
baseboard.ucf

Design file:              host.ncd
Physical constraint file: host.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 896 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.293ns.
--------------------------------------------------------------------------------

Paths for end point freq153600 (SLICE_X14Y43.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_15 (FF)
  Destination:          freq153600 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.177ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.545 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_15 to freq153600
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.YQ        Tcko                  0.580   prescale_baud<14>
                                                       prescale_baud_15
    SLICE_X4Y8.F1        net (fanout=2)        0.956   prescale_baud<15>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X14Y43.CE      net (fanout=9)        3.098   freq153600_not0002_inv
    SLICE_X14Y43.CLK     Tceck                 0.311   freq153600
                                                       freq153600
    -------------------------------------------------  ---------------------------
    Total                                      7.177ns (2.275ns logic, 4.902ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_14 (FF)
  Destination:          freq153600 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.545 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_14 to freq153600
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.XQ        Tcko                  0.591   prescale_baud<14>
                                                       prescale_baud_14
    SLICE_X4Y8.F4        net (fanout=2)        0.861   prescale_baud<14>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X14Y43.CE      net (fanout=9)        3.098   freq153600_not0002_inv
    SLICE_X14Y43.CLK     Tceck                 0.311   freq153600
                                                       freq153600
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (2.286ns logic, 4.807ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_13 (FF)
  Destination:          freq153600 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.545 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_13 to freq153600
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.YQ        Tcko                  0.580   prescale_baud<12>
                                                       prescale_baud_13
    SLICE_X4Y8.F2        net (fanout=2)        0.701   prescale_baud<13>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X14Y43.CE      net (fanout=9)        3.098   freq153600_not0002_inv
    SLICE_X14Y43.CLK     Tceck                 0.311   freq153600
                                                       freq153600
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (2.275ns logic, 4.647ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_4 (SLICE_X5Y4.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_15 (FF)
  Destination:          prescale_baud_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.332ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.048 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_15 to prescale_baud_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.YQ        Tcko                  0.580   prescale_baud<14>
                                                       prescale_baud_15
    SLICE_X4Y8.F1        net (fanout=2)        0.956   prescale_baud<15>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X5Y4.SR        net (fanout=9)        0.697   freq153600_not0002_inv
    SLICE_X5Y4.CLK       Tsrck                 0.867   prescale_baud<4>
                                                       prescale_baud_4
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (2.831ns logic, 2.501ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_14 (FF)
  Destination:          prescale_baud_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.248ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.048 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_14 to prescale_baud_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.XQ        Tcko                  0.591   prescale_baud<14>
                                                       prescale_baud_14
    SLICE_X4Y8.F4        net (fanout=2)        0.861   prescale_baud<14>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X5Y4.SR        net (fanout=9)        0.697   freq153600_not0002_inv
    SLICE_X5Y4.CLK       Tsrck                 0.867   prescale_baud<4>
                                                       prescale_baud_4
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (2.842ns logic, 2.406ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_13 (FF)
  Destination:          prescale_baud_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.048 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_13 to prescale_baud_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.YQ        Tcko                  0.580   prescale_baud<12>
                                                       prescale_baud_13
    SLICE_X4Y8.F2        net (fanout=2)        0.701   prescale_baud<13>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X5Y4.SR        net (fanout=9)        0.697   freq153600_not0002_inv
    SLICE_X5Y4.CLK       Tsrck                 0.867   prescale_baud<4>
                                                       prescale_baud_4
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (2.831ns logic, 2.246ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_5 (SLICE_X5Y4.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_15 (FF)
  Destination:          prescale_baud_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.332ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.048 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_15 to prescale_baud_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.YQ        Tcko                  0.580   prescale_baud<14>
                                                       prescale_baud_15
    SLICE_X4Y8.F1        net (fanout=2)        0.956   prescale_baud<15>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X5Y4.SR        net (fanout=9)        0.697   freq153600_not0002_inv
    SLICE_X5Y4.CLK       Tsrck                 0.867   prescale_baud<4>
                                                       prescale_baud_5
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (2.831ns logic, 2.501ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_14 (FF)
  Destination:          prescale_baud_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.248ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.048 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_14 to prescale_baud_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.XQ        Tcko                  0.591   prescale_baud<14>
                                                       prescale_baud_14
    SLICE_X4Y8.F4        net (fanout=2)        0.861   prescale_baud<14>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X5Y4.SR        net (fanout=9)        0.697   freq153600_not0002_inv
    SLICE_X5Y4.CLK       Tsrck                 0.867   prescale_baud<4>
                                                       prescale_baud_5
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (2.842ns logic, 2.406ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_13 (FF)
  Destination:          prescale_baud_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.048 - 0.038)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_13 to prescale_baud_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.YQ        Tcko                  0.580   prescale_baud<12>
                                                       prescale_baud_13
    SLICE_X4Y8.F2        net (fanout=2)        0.701   prescale_baud<13>
    SLICE_X4Y8.X         Tilo                  0.692   freq153600_cmp_eq000062
                                                       freq153600_cmp_eq000062
    SLICE_X4Y2.F3        net (fanout=1)        0.848   freq153600_cmp_eq000062
    SLICE_X4Y2.X         Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X5Y4.SR        net (fanout=9)        0.697   freq153600_not0002_inv
    SLICE_X5Y4.CLK       Tsrck                 0.867   prescale_baud<4>
                                                       prescale_baud_5
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (2.831ns logic, 2.246ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point freq153600 (SLICE_X14Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               freq153600 (FF)
  Destination:          freq153600 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: freq153600 to freq153600
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.YQ      Tcko                  0.541   freq153600
                                                       freq153600
    SLICE_X14Y43.BY      net (fanout=6)        0.426   freq153600
    SLICE_X14Y43.CLK     Tckdi       (-Th)    -0.173   freq153600
                                                       freq153600
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.714ns logic, 0.426ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point freq4096 (SLICE_X26Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               freq4096 (FF)
  Destination:          freq4096 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: freq4096 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.YQ      Tcko                  0.541   freq4096
                                                       freq4096
    SLICE_X26Y13.BY      net (fanout=7)        0.426   freq4096
    SLICE_X26Y13.CLK     Tckdi       (-Th)    -0.173   freq4096
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.714ns logic, 0.426ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point clockgen/q_1 (SLICE_X19Y18.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clockgen/q_1 (FF)
  Destination:          clockgen/q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP falling at 30.000ns
  Destination Clock:    CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clockgen/q_1 to clockgen/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.473   clockgen/q<1>
                                                       clockgen/q_1
    SLICE_X19Y18.F4      net (fanout=1)        0.274   clockgen/q<1>
    SLICE_X19Y18.CLK     Tckf        (-Th)    -0.847   clockgen/q<1>
                                                       clockgen/Mcount_q_lut<0>_INV_0
                                                       clockgen/Mcount_q_xor<0>
                                                       clockgen/q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (1.320ns logic, 0.274ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_1/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_1/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_2/SR
  Location pin: SLICE_X19Y18.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.293|         |         |    3.778|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 896 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   7.293ns{1}   (Maximum frequency: 137.118MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 24 22:58:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



