{
  "module_name": "smu10.h",
  "hash_id": "0e4623f50a1859a3ec012f7c50d31972ccadf19640db8831e3fba1df1a15cb8e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu10.h",
  "human_readable_source": " \n\n#ifndef SMU10_H\n#define SMU10_H\n\n#pragma pack(push, 1)\n\n#define ENABLE_DEBUG_FEATURES\n\n \n#define FEATURE_CCLK_CONTROLLER_BIT   0\n#define FEATURE_FAN_CONTROLLER_BIT    1\n#define FEATURE_DATA_CALCULATION_BIT  2\n#define FEATURE_PPT_BIT               3\n#define FEATURE_TDC_BIT               4\n#define FEATURE_THERMAL_BIT           5\n#define FEATURE_FIT_BIT               6\n#define FEATURE_EDC_BIT               7\n#define FEATURE_PLL_POWER_DOWN_BIT    8\n#define FEATURE_ULV_BIT               9\n#define FEATURE_VDDOFF_BIT            10\n#define FEATURE_VCN_DPM_BIT           11\n#define FEATURE_ACP_DPM_BIT           12\n#define FEATURE_ISP_DPM_BIT           13\n#define FEATURE_FCLK_DPM_BIT          14\n#define FEATURE_SOCCLK_DPM_BIT        15\n#define FEATURE_MP0CLK_DPM_BIT        16\n#define FEATURE_LCLK_DPM_BIT          17\n#define FEATURE_SHUBCLK_DPM_BIT       18\n#define FEATURE_DCEFCLK_DPM_BIT       19\n#define FEATURE_GFX_DPM_BIT           20\n#define FEATURE_DS_GFXCLK_BIT         21\n#define FEATURE_DS_SOCCLK_BIT         22\n#define FEATURE_DS_LCLK_BIT           23\n#define FEATURE_DS_DCEFCLK_BIT        24\n#define FEATURE_DS_SHUBCLK_BIT        25\n#define FEATURE_RM_BIT                26\n#define FEATURE_S0i2_BIT              27\n#define FEATURE_WHISPER_MODE_BIT      28\n#define FEATURE_DS_FCLK_BIT           29\n#define FEATURE_DS_SMNCLK_BIT         30\n#define FEATURE_DS_MP1CLK_BIT         31\n#define FEATURE_DS_MP0CLK_BIT         32\n#define FEATURE_MGCG_BIT              33\n#define FEATURE_DS_FUSE_SRAM_BIT      34\n#define FEATURE_GFX_CKS               35\n#define FEATURE_PSI0_BIT              36\n#define FEATURE_PROCHOT_BIT           37\n#define FEATURE_CPUOFF_BIT            38\n#define FEATURE_STAPM_BIT             39\n#define FEATURE_CORE_CSTATES_BIT      40\n#define FEATURE_SPARE_41_BIT          41\n#define FEATURE_SPARE_42_BIT          42\n#define FEATURE_SPARE_43_BIT          43\n#define FEATURE_SPARE_44_BIT          44\n#define FEATURE_SPARE_45_BIT          45\n#define FEATURE_SPARE_46_BIT          46\n#define FEATURE_SPARE_47_BIT          47\n#define FEATURE_SPARE_48_BIT          48\n#define FEATURE_SPARE_49_BIT          49\n#define FEATURE_SPARE_50_BIT          50\n#define FEATURE_SPARE_51_BIT          51\n#define FEATURE_SPARE_52_BIT          52\n#define FEATURE_SPARE_53_BIT          53\n#define FEATURE_SPARE_54_BIT          54\n#define FEATURE_SPARE_55_BIT          55\n#define FEATURE_SPARE_56_BIT          56\n#define FEATURE_SPARE_57_BIT          57\n#define FEATURE_SPARE_58_BIT          58\n#define FEATURE_SPARE_59_BIT          59\n#define FEATURE_SPARE_60_BIT          60\n#define FEATURE_SPARE_61_BIT          61\n#define FEATURE_SPARE_62_BIT          62\n#define FEATURE_SPARE_63_BIT          63\n\n#define NUM_FEATURES                  64\n\n#define FEATURE_CCLK_CONTROLLER_MASK  (1 << FEATURE_CCLK_CONTROLLER_BIT)\n#define FEATURE_FAN_CONTROLLER_MASK   (1 << FEATURE_FAN_CONTROLLER_BIT)\n#define FEATURE_DATA_CALCULATION_MASK (1 << FEATURE_DATA_CALCULATION_BIT)\n#define FEATURE_PPT_MASK              (1 << FEATURE_PPT_BIT)\n#define FEATURE_TDC_MASK              (1 << FEATURE_TDC_BIT)\n#define FEATURE_THERMAL_MASK          (1 << FEATURE_THERMAL_BIT)\n#define FEATURE_FIT_MASK              (1 << FEATURE_FIT_BIT)\n#define FEATURE_EDC_MASK              (1 << FEATURE_EDC_BIT)\n#define FEATURE_PLL_POWER_DOWN_MASK   (1 << FEATURE_PLL_POWER_DOWN_BIT)\n#define FEATURE_ULV_MASK              (1 << FEATURE_ULV_BIT)\n#define FEATURE_VDDOFF_MASK           (1 << FEATURE_VDDOFF_BIT)\n#define FEATURE_VCN_DPM_MASK          (1 << FEATURE_VCN_DPM_BIT)\n#define FEATURE_ACP_DPM_MASK          (1 << FEATURE_ACP_DPM_BIT)\n#define FEATURE_ISP_DPM_MASK          (1 << FEATURE_ISP_DPM_BIT)\n#define FEATURE_FCLK_DPM_MASK         (1 << FEATURE_FCLK_DPM_BIT)\n#define FEATURE_SOCCLK_DPM_MASK       (1 << FEATURE_SOCCLK_DPM_BIT)\n#define FEATURE_MP0CLK_DPM_MASK       (1 << FEATURE_MP0CLK_DPM_BIT)\n#define FEATURE_LCLK_DPM_MASK         (1 << FEATURE_LCLK_DPM_BIT)\n#define FEATURE_SHUBCLK_DPM_MASK      (1 << FEATURE_SHUBCLK_DPM_BIT)\n#define FEATURE_DCEFCLK_DPM_MASK      (1 << FEATURE_DCEFCLK_DPM_BIT)\n#define FEATURE_GFX_DPM_MASK          (1 << FEATURE_GFX_DPM_BIT)\n#define FEATURE_DS_GFXCLK_MASK        (1 << FEATURE_DS_GFXCLK_BIT)\n#define FEATURE_DS_SOCCLK_MASK        (1 << FEATURE_DS_SOCCLK_BIT)\n#define FEATURE_DS_LCLK_MASK          (1 << FEATURE_DS_LCLK_BIT)\n#define FEATURE_DS_DCEFCLK_MASK       (1 << FEATURE_DS_DCEFCLK_BIT)\n#define FEATURE_DS_SHUBCLK_MASK       (1 << FEATURE_DS_SHUBCLK_BIT)\n#define FEATURE_RM_MASK               (1 << FEATURE_RM_BIT)\n#define FEATURE_DS_FCLK_MASK          (1 << FEATURE_DS_FCLK_BIT)\n#define FEATURE_DS_SMNCLK_MASK        (1 << FEATURE_DS_SMNCLK_BIT)\n#define FEATURE_DS_MP1CLK_MASK        (1 << FEATURE_DS_MP1CLK_BIT)\n#define FEATURE_DS_MP0CLK_MASK        (1 << FEATURE_DS_MP0CLK_BIT)\n#define FEATURE_MGCG_MASK             (1 << FEATURE_MGCG_BIT)\n#define FEATURE_DS_FUSE_SRAM_MASK     (1 << FEATURE_DS_FUSE_SRAM_BIT)\n#define FEATURE_PSI0_MASK             (1 << FEATURE_PSI0_BIT)\n#define FEATURE_STAPM_MASK            (1 << FEATURE_STAPM_BIT)\n#define FEATURE_PROCHOT_MASK          (1 << FEATURE_PROCHOT_BIT)\n#define FEATURE_CPUOFF_MASK           (1 << FEATURE_CPUOFF_BIT)\n#define FEATURE_CORE_CSTATES_MASK     (1 << FEATURE_CORE_CSTATES_BIT)\n\n \n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 0\n#define WORKLOAD_PPLIB_VIDEO_BIT          2\n#define WORKLOAD_PPLIB_VR_BIT             3\n#define WORKLOAD_PPLIB_COMPUTE_BIT        4\n#define WORKLOAD_PPLIB_CUSTOM_BIT         5\n#define WORKLOAD_PPLIB_COUNT              6\n\ntypedef struct {\n\t \n\tuint32_t CurrLevel_ACP     : 4;\n\tuint32_t CurrLevel_ISP     : 4;\n\tuint32_t CurrLevel_VCN     : 4;\n\tuint32_t CurrLevel_LCLK    : 4;\n\tuint32_t CurrLevel_MP0CLK  : 4;\n\tuint32_t CurrLevel_FCLK    : 4;\n\tuint32_t CurrLevel_SOCCLK  : 4;\n\tuint32_t CurrLevel_DCEFCLK : 4;\n\t \n\tuint32_t TargLevel_ACP     : 4;\n\tuint32_t TargLevel_ISP     : 4;\n\tuint32_t TargLevel_VCN     : 4;\n\tuint32_t TargLevel_LCLK    : 4;\n\tuint32_t TargLevel_MP0CLK  : 4;\n\tuint32_t TargLevel_FCLK    : 4;\n\tuint32_t TargLevel_SOCCLK  : 4;\n\tuint32_t TargLevel_DCEFCLK : 4;\n\t \n\tuint32_t CurrLevel_SHUBCLK  : 4;\n\tuint32_t TargLevel_SHUBCLK  : 4;\n\tuint32_t InUlv              : 1;\n\tuint32_t InS0i2             : 1;\n\tuint32_t InWhisperMode      : 1;\n\tuint32_t Reserved           : 21;\n\t \n\tuint32_t Reserved2[2];\n\t \n\tuint32_t FeatureStatus[NUM_FEATURES / 32];\n} FwStatus_t;\n\n#define TABLE_BIOS_IF            0  \n#define TABLE_WATERMARKS         1  \n#define TABLE_CUSTOM_DPM         2  \n#define TABLE_PMSTATUSLOG        3  \n#define TABLE_DPMCLOCKS          4  \n#define TABLE_MOMENTARY_PM       5  \n#define TABLE_COUNT              6\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}