#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62e5a8907420 .scope module, "tb_pst_2layer" "tb_pst_2layer" 2 30;
 .timescale -9 -12;
v0x62e5a893a2e0_0 .net "W_L2", 7 0, v0x62e5a892a6e0_0;  1 drivers
v0x62e5a893a3c0_0 .net "W_L3", 7 0, v0x62e5a892fee0_0;  1 drivers
v0x62e5a893a480_0 .net "W_SL", 7 0, v0x62e5a8936e50_0;  1 drivers
v0x62e5a893a550_0 .var "clk", 0 0;
v0x62e5a893a5f0_0 .var "cur", 7 0;
v0x62e5a893a700_0 .var/i "cyc_cnt", 31 0;
v0x62e5a893a7e0_0 .net "cyc_start", 0 0, v0x62e5a8934560_0;  1 drivers
v0x62e5a893a880_0 .net "err_L2", 7 0, v0x62e5a892cba0_0;  1 drivers
v0x62e5a893a990_0 .net "err_L3", 7 0, v0x62e5a8932380_0;  1 drivers
v0x62e5a893aa50_0 .net "err_SL", 7 0, v0x62e5a8939420_0;  1 drivers
v0x62e5a893ab10_0 .net "esign_L2", 0 0, v0x62e5a892cc80_0;  1 drivers
v0x62e5a893ac00_0 .net "esign_L3", 0 0, v0x62e5a8932460_0;  1 drivers
v0x62e5a893acf0_0 .net "esign_SL", 0 0, v0x62e5a8939500_0;  1 drivers
v0x62e5a893ad90_0 .net "eval_SL", 0 0, v0x62e5a89395c0_0;  1 drivers
v0x62e5a893ae30_0 .net "f_L1", 0 0, v0x62e5a88dc240_0;  1 drivers
v0x62e5a893aed0_0 .net "gphase", 7 0, v0x62e5a8934620_0;  1 drivers
v0x62e5a893af70_0 .net "ph_L1", 7 0, v0x62e5a88f9a30_0;  1 drivers
v0x62e5a893b120_0 .net "pred_L2", 7 0, v0x62e5a892d3c0_0;  1 drivers
v0x62e5a893b1c0_0 .net "pred_L3", 7 0, L_0x62e5a8941510;  1 drivers
v0x62e5a893b280_0 .net "pred_SL", 7 0, v0x62e5a8939c60_0;  1 drivers
v0x62e5a893b320_0 .var "rst_n", 0 0;
E_0x62e5a88bd1f0 .event posedge, v0x62e5a88e1d40_0;
S_0x62e5a88fabd0 .scope module, "dut" "pst_2layer" 2 60, 3 35 0, S_0x62e5a8907420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "global_phase";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 8 "phase_L1";
    .port_info 6 /OUTPUT 1 "fired_L1";
    .port_info 7 /OUTPUT 8 "pred_L2";
    .port_info 8 /OUTPUT 8 "error_L2";
    .port_info 9 /OUTPUT 1 "err_sign_L2";
    .port_info 10 /OUTPUT 8 "weight_L2";
    .port_info 11 /OUTPUT 8 "pred_L3";
    .port_info 12 /OUTPUT 8 "error_L3";
    .port_info 13 /OUTPUT 1 "err_sign_L3";
    .port_info 14 /OUTPUT 8 "weight_L3";
P_0x62e5a88f62d0 .param/l "ETA_LTD" 0 3 39, C4<00000011>;
P_0x62e5a88f6310 .param/l "ETA_LTP" 0 3 38, C4<00000100>;
P_0x62e5a88f6350 .param/l "THRESHOLD" 0 3 36, C4<11001000>;
P_0x62e5a88f6390 .param/l "WINDOW" 0 3 40, C4<10000000>;
P_0x62e5a88f63d0 .param/l "W_INIT" 0 3 37, C4<10000000>;
L_0x62e5a8941510 .functor BUFZ 8, v0x62e5a8932be0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x62e5a8933140_0 .net "clk", 0 0, v0x62e5a893a550_0;  1 drivers
v0x62e5a8933200_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a89332c0_0 .net "err_sign_L2", 0 0, v0x62e5a892cc80_0;  alias, 1 drivers
v0x62e5a89333c0_0 .net "err_sign_L3", 0 0, v0x62e5a8932460_0;  alias, 1 drivers
v0x62e5a8933490_0 .net "err_valid_L2", 0 0, v0x62e5a892cd40_0;  1 drivers
v0x62e5a8933530_0 .net "err_valid_L3", 0 0, v0x62e5a8932520_0;  1 drivers
v0x62e5a89335d0_0 .net "error_L2", 7 0, v0x62e5a892cba0_0;  alias, 1 drivers
v0x62e5a8933670_0 .net "error_L3", 7 0, v0x62e5a8932380_0;  alias, 1 drivers
v0x62e5a8933740_0 .net "fired_L1", 0 0, v0x62e5a88dc240_0;  alias, 1 drivers
v0x62e5a8933870_0 .net "global_phase", 7 0, v0x62e5a8934620_0;  alias, 1 drivers
v0x62e5a8933940_0 .net "input_current", 7 0, v0x62e5a893a5f0_0;  1 drivers
v0x62e5a8933a10_0 .net "phase_L1", 7 0, v0x62e5a88f9a30_0;  alias, 1 drivers
v0x62e5a8933ab0_0 .net "pred_L2", 7 0, v0x62e5a892d3c0_0;  alias, 1 drivers
v0x62e5a8933b50_0 .net "pred_L3", 7 0, L_0x62e5a8941510;  alias, 1 drivers
v0x62e5a8933bf0_0 .net "pred_L3_to_L2", 7 0, v0x62e5a8932be0_0;  1 drivers
v0x62e5a8933ce0_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  1 drivers
v0x62e5a8933d80_0 .net "spk_L1", 0 0, v0x62e5a8927ec0_0;  1 drivers
v0x62e5a8933e20_0 .net "weight_L2", 7 0, v0x62e5a892a6e0_0;  alias, 1 drivers
v0x62e5a8933f10_0 .net "weight_L3", 7 0, v0x62e5a892fee0_0;  alias, 1 drivers
S_0x62e5a88f8cf0 .scope module, "L1" "phase_neuron" 3 74, 4 32 0, S_0x62e5a88fabd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x62e5a890b950 .param/l "CYCLE_LEN" 0 4 35, C4<11111111>;
P_0x62e5a890b990 .param/l "LEAK" 0 4 34, C4<00000000>;
P_0x62e5a890b9d0 .param/l "THRESHOLD" 0 4 33, C4<11001000>;
v0x62e5a88e1d40_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a88e1de0_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a88dc240_0 .var "fired_this_cycle", 0 0;
v0x62e5a88dc2e0_0 .net "global_phase", 7 0, v0x62e5a8934620_0;  alias, 1 drivers
v0x62e5a88f8860_0 .var "has_fired", 0 0;
v0x62e5a88e42b0_0 .net "input_current", 7 0, v0x62e5a893a5f0_0;  alias, 1 drivers
v0x62e5a88f9a30_0 .var "phase_lock", 7 0;
v0x62e5a8927e00_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
v0x62e5a8927ec0_0 .var "spike_out", 0 0;
v0x62e5a8927f80_0 .var "v_mem", 7 0;
v0x62e5a8928060_0 .var "v_next", 8 0;
E_0x62e5a88bdba0/0 .event negedge, v0x62e5a8927e00_0;
E_0x62e5a88bdba0/1 .event posedge, v0x62e5a88e1d40_0;
E_0x62e5a88bdba0 .event/or E_0x62e5a88bdba0/0, E_0x62e5a88bdba0/1;
S_0x62e5a8928240 .scope module, "L2" "predictive_phase" 3 100, 5 21 0, S_0x62e5a88fabd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /OUTPUT 8 "error_mag";
    .port_info 8 /OUTPUT 1 "error_sign";
    .port_info 9 /OUTPUT 1 "error_valid";
    .port_info 10 /OUTPUT 8 "pred_phase_out";
    .port_info 11 /OUTPUT 8 "weight";
P_0x62e5a89283f0 .param/l "ETA_LTD" 0 5 24, C4<00000011>;
P_0x62e5a8928430 .param/l "ETA_LTP" 0 5 23, C4<00000100>;
P_0x62e5a8928470 .param/l "PRED_GAIN" 0 5 26, C4<00000001>;
P_0x62e5a89284b0 .param/l "WINDOW" 0 5 25, C4<10000000>;
P_0x62e5a89284f0 .param/l "W_INIT" 0 5 22, C4<10000000>;
L_0x712a3ef541c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x62e5a893c1c0 .functor XNOR 1, L_0x62e5a893c490, L_0x712a3ef541c8, C4<0>, C4<0>;
L_0x62e5a88f8540 .functor AND 1, L_0x62e5a893c1c0, L_0x62e5a893c580, C4<1>, C4<1>;
L_0x62e5a893da40 .functor AND 1, v0x62e5a88dc240_0, L_0x62e5a893c830, C4<1>, C4<1>;
L_0x62e5a893dab0 .functor AND 1, v0x62e5a88dc240_0, L_0x62e5a893c830, C4<1>, C4<1>;
L_0x712a3ef54018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a892a960_0 .net/2u *"_ivl_0", 1 0, L_0x712a3ef54018;  1 drivers
L_0x712a3ef540a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a892aa60_0 .net/2u *"_ivl_10", 1 0, L_0x712a3ef540a8;  1 drivers
v0x62e5a892ab40_0 .net *"_ivl_12", 9 0, L_0x62e5a893b740;  1 drivers
v0x62e5a892ac00_0 .net *"_ivl_14", 9 0, L_0x62e5a893b860;  1 drivers
L_0x712a3ef540f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a892ace0_0 .net/2u *"_ivl_16", 1 0, L_0x712a3ef540f0;  1 drivers
v0x62e5a892adc0_0 .net *"_ivl_18", 9 0, L_0x62e5a893b9a0;  1 drivers
v0x62e5a892aea0_0 .net *"_ivl_2", 9 0, L_0x62e5a893b3c0;  1 drivers
v0x62e5a892af80_0 .net *"_ivl_23", 7 0, L_0x62e5a893bc10;  1 drivers
L_0x712a3ef54138 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x62e5a892b060_0 .net/2u *"_ivl_28", 7 0, L_0x712a3ef54138;  1 drivers
v0x62e5a892b140_0 .net *"_ivl_30", 7 0, L_0x62e5a893bf40;  1 drivers
L_0x712a3ef54180 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a892b220_0 .net/2u *"_ivl_32", 7 0, L_0x712a3ef54180;  1 drivers
v0x62e5a892b300_0 .net *"_ivl_36", 0 0, L_0x62e5a893c230;  1 drivers
L_0x712a3ef54060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a892b3c0_0 .net/2u *"_ivl_4", 1 0, L_0x712a3ef54060;  1 drivers
v0x62e5a892b4a0_0 .net *"_ivl_41", 0 0, L_0x62e5a893c490;  1 drivers
v0x62e5a892b580_0 .net/2u *"_ivl_42", 0 0, L_0x712a3ef541c8;  1 drivers
v0x62e5a892b660_0 .net *"_ivl_44", 0 0, L_0x62e5a893c1c0;  1 drivers
L_0x712a3ef54210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a892b720_0 .net/2u *"_ivl_46", 7 0, L_0x712a3ef54210;  1 drivers
v0x62e5a892b800_0 .net *"_ivl_48", 0 0, L_0x62e5a893c580;  1 drivers
L_0x712a3ef54258 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x62e5a892b8c0_0 .net/2u *"_ivl_52", 7 0, L_0x712a3ef54258;  1 drivers
v0x62e5a892b9a0_0 .net *"_ivl_6", 9 0, L_0x62e5a893b490;  1 drivers
v0x62e5a892ba80_0 .net *"_ivl_65", 5 0, L_0x62e5a893db50;  1 drivers
v0x62e5a892bb60_0 .net *"_ivl_66", 7 0, L_0x62e5a893d810;  1 drivers
L_0x712a3ef54450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a892bc40_0 .net *"_ivl_69", 1 0, L_0x712a3ef54450;  1 drivers
L_0x712a3ef54498 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a892bd20_0 .net/2u *"_ivl_70", 7 0, L_0x712a3ef54498;  1 drivers
v0x62e5a892be00_0 .net *"_ivl_72", 0 0, L_0x62e5a893de50;  1 drivers
v0x62e5a892bec0_0 .net *"_ivl_75", 5 0, L_0x62e5a893e050;  1 drivers
v0x62e5a892bfa0_0 .net *"_ivl_76", 7 0, L_0x62e5a893e0f0;  1 drivers
L_0x712a3ef544e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a892c080_0 .net *"_ivl_79", 1 0, L_0x712a3ef544e0;  1 drivers
v0x62e5a892c160_0 .net *"_ivl_8", 9 0, L_0x62e5a893b600;  1 drivers
L_0x712a3ef54528 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a892c240_0 .net/2u *"_ivl_80", 7 0, L_0x712a3ef54528;  1 drivers
v0x62e5a892c320_0 .net "act_fast", 0 0, L_0x62e5a88f8540;  1 drivers
v0x62e5a892c3e0_0 .net "actual_phase", 7 0, v0x62e5a88f9a30_0;  alias, 1 drivers
v0x62e5a892c4a0_0 .net "adapt_step", 7 0, L_0x62e5a893e2b0;  1 drivers
v0x62e5a892c770_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a892c810_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a892c900_0 .net "eff_wide", 9 0, L_0x62e5a893bad0;  1 drivers
v0x62e5a892c9e0_0 .net "effective_pred", 7 0, L_0x62e5a893bd50;  1 drivers
v0x62e5a892cac0_0 .net "err_abs", 7 0, L_0x62e5a893c320;  1 drivers
v0x62e5a892cba0_0 .var "error_mag", 7 0;
v0x62e5a892cc80_0 .var "error_sign", 0 0;
v0x62e5a892cd40_0 .var "error_valid", 0 0;
v0x62e5a892ce00_0 .net "fired_actual", 0 0, v0x62e5a88dc240_0;  alias, 1 drivers
v0x62e5a892cea0_0 .net "inv_err", 7 0, L_0x62e5a893c080;  1 drivers
v0x62e5a892cf60_0 .net "ltd_ev", 0 0, v0x62e5a8929fe0_0;  1 drivers
v0x62e5a892d000_0 .net "ltp_ev", 0 0, v0x62e5a892a0a0_0;  1 drivers
v0x62e5a892d0a0_0 .var "my_pred", 7 0;
v0x62e5a892d140_0 .net "pred_err_valid", 0 0, L_0x62e5a893c830;  1 drivers
v0x62e5a892d200_0 .var "pred_next", 8 0;
v0x62e5a892d2e0_0 .net "pred_phase_in", 7 0, v0x62e5a8932be0_0;  alias, 1 drivers
v0x62e5a892d3c0_0 .var "pred_phase_out", 7 0;
v0x62e5a892d4a0_0 .net "pred_valid", 0 0, v0x62e5a8932520_0;  alias, 1 drivers
v0x62e5a892d560_0 .net "raw_err", 7 0, L_0x62e5a893bdf0;  1 drivers
v0x62e5a892d640_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
v0x62e5a892d730_0 .net "weight", 7 0, v0x62e5a892a6e0_0;  alias, 1 drivers
L_0x62e5a893b3c0 .concat [ 8 2 0 0], v0x62e5a892d0a0_0, L_0x712a3ef54018;
L_0x62e5a893b490 .concat [ 8 2 0 0], v0x62e5a892d0a0_0, L_0x712a3ef54060;
L_0x62e5a893b600 .arith/sum 10, L_0x62e5a893b3c0, L_0x62e5a893b490;
L_0x62e5a893b740 .concat [ 8 2 0 0], v0x62e5a892d0a0_0, L_0x712a3ef540a8;
L_0x62e5a893b860 .arith/sum 10, L_0x62e5a893b600, L_0x62e5a893b740;
L_0x62e5a893b9a0 .concat [ 8 2 0 0], v0x62e5a8932be0_0, L_0x712a3ef540f0;
L_0x62e5a893bad0 .arith/sum 10, L_0x62e5a893b860, L_0x62e5a893b9a0;
L_0x62e5a893bc10 .part L_0x62e5a893bad0, 2, 8;
L_0x62e5a893bd50 .functor MUXZ 8, v0x62e5a892d0a0_0, L_0x62e5a893bc10, v0x62e5a8932520_0, C4<>;
L_0x62e5a893bdf0 .arith/sub 8, v0x62e5a88f9a30_0, L_0x62e5a893bd50;
L_0x62e5a893bf40 .arith/sub 8, L_0x712a3ef54138, L_0x62e5a893bdf0;
L_0x62e5a893c080 .arith/sum 8, L_0x62e5a893bf40, L_0x712a3ef54180;
L_0x62e5a893c230 .cmp/ge 8, L_0x62e5a893c080, L_0x62e5a893bdf0;
L_0x62e5a893c320 .functor MUXZ 8, L_0x62e5a893c080, L_0x62e5a893bdf0, L_0x62e5a893c230, C4<>;
L_0x62e5a893c490 .part L_0x62e5a893bdf0, 7, 1;
L_0x62e5a893c580 .cmp/ne 8, L_0x62e5a893bdf0, L_0x712a3ef54210;
L_0x62e5a893c830 .cmp/gt 8, L_0x62e5a893c320, L_0x712a3ef54258;
L_0x62e5a893d770 .functor MUXZ 8, L_0x62e5a893bd50, v0x62e5a88f9a30_0, L_0x62e5a88f8540, C4<>;
L_0x62e5a893d950 .functor MUXZ 8, v0x62e5a88f9a30_0, L_0x62e5a893bd50, L_0x62e5a88f8540, C4<>;
L_0x62e5a893db50 .part L_0x62e5a893c320, 2, 6;
L_0x62e5a893d810 .concat [ 6 2 0 0], L_0x62e5a893db50, L_0x712a3ef54450;
L_0x62e5a893de50 .cmp/gt 8, L_0x62e5a893d810, L_0x712a3ef54498;
L_0x62e5a893e050 .part L_0x62e5a893c320, 2, 6;
L_0x62e5a893e0f0 .concat [ 6 2 0 0], L_0x62e5a893e050, L_0x712a3ef544e0;
L_0x62e5a893e2b0 .functor MUXZ 8, L_0x712a3ef54528, L_0x62e5a893e0f0, L_0x62e5a893de50, C4<>;
S_0x62e5a8928880 .scope module, "syn" "phase_stdp" 5 74, 6 46 0, S_0x62e5a8928240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 1 "ltp_event";
    .port_info 9 /OUTPUT 1 "ltd_event";
P_0x62e5a8928a80 .param/l "ETA_LTD" 0 6 51, C4<00000011>;
P_0x62e5a8928ac0 .param/l "ETA_LTP" 0 6 50, C4<00000100>;
P_0x62e5a8928b00 .param/l "WINDOW" 0 6 52, C4<10000000>;
P_0x62e5a8928b40 .param/l "W_INIT" 0 6 47, C4<10000000>;
P_0x62e5a8928b80 .param/l "W_MAX" 0 6 48, C4<11111111>;
P_0x62e5a8928bc0 .param/l "W_MIN" 0 6 49, C4<00000001>;
L_0x712a3ef54330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x62e5a88a0d60 .functor XNOR 1, L_0x62e5a893cf40, L_0x712a3ef54330, C4<0>, C4<0>;
L_0x62e5a890ff40 .functor AND 1, L_0x62e5a88a0d60, L_0x62e5a893d070, C4<1>, C4<1>;
L_0x712a3ef543c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x62e5a893d2f0 .functor XNOR 1, L_0x62e5a893d200, L_0x712a3ef543c0, C4<0>, C4<0>;
L_0x62e5a893d630 .functor AND 1, L_0x62e5a893d2f0, L_0x62e5a893d430, C4<1>, C4<1>;
v0x62e5a8928fb0_0 .net *"_ivl_10", 0 0, L_0x62e5a893cca0;  1 drivers
v0x62e5a8929090_0 .net *"_ivl_15", 0 0, L_0x62e5a893cf40;  1 drivers
v0x62e5a8929170_0 .net/2u *"_ivl_16", 0 0, L_0x712a3ef54330;  1 drivers
v0x62e5a8929230_0 .net *"_ivl_18", 0 0, L_0x62e5a88a0d60;  1 drivers
L_0x712a3ef542a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x62e5a89292f0_0 .net/2u *"_ivl_2", 7 0, L_0x712a3ef542a0;  1 drivers
L_0x712a3ef54378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8929420_0 .net/2u *"_ivl_20", 7 0, L_0x712a3ef54378;  1 drivers
v0x62e5a8929500_0 .net *"_ivl_22", 0 0, L_0x62e5a893d070;  1 drivers
v0x62e5a89295c0_0 .net *"_ivl_27", 0 0, L_0x62e5a893d200;  1 drivers
v0x62e5a89296a0_0 .net/2u *"_ivl_28", 0 0, L_0x712a3ef543c0;  1 drivers
v0x62e5a8929780_0 .net *"_ivl_30", 0 0, L_0x62e5a893d2f0;  1 drivers
L_0x712a3ef54408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8929840_0 .net/2u *"_ivl_32", 7 0, L_0x712a3ef54408;  1 drivers
v0x62e5a8929920_0 .net *"_ivl_34", 0 0, L_0x62e5a893d430;  1 drivers
v0x62e5a89299e0_0 .net *"_ivl_4", 7 0, L_0x62e5a893c9f0;  1 drivers
L_0x712a3ef542e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a8929ac0_0 .net/2u *"_ivl_6", 7 0, L_0x712a3ef542e8;  1 drivers
v0x62e5a8929ba0_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a8929c40_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a8929ce0_0 .net "diff_abs", 7 0, L_0x62e5a893cdc0;  1 drivers
v0x62e5a8929d80_0 .net "fired_post", 0 0, L_0x62e5a893dab0;  1 drivers
v0x62e5a8929e40_0 .net "fired_pre", 0 0, L_0x62e5a893da40;  1 drivers
v0x62e5a8929f00_0 .net "inv_diff", 7 0, L_0x62e5a893cb60;  1 drivers
v0x62e5a8929fe0_0 .var "ltd_event", 0 0;
v0x62e5a892a0a0_0 .var "ltp_event", 0 0;
v0x62e5a892a160_0 .net "phase_post", 7 0, L_0x62e5a893d950;  1 drivers
v0x62e5a892a240_0 .net "phase_pre", 7 0, L_0x62e5a893d770;  1 drivers
v0x62e5a892a320_0 .net "post_first", 0 0, L_0x62e5a893d630;  1 drivers
v0x62e5a892a3e0_0 .net "pre_first", 0 0, L_0x62e5a890ff40;  1 drivers
v0x62e5a892a4a0_0 .net "raw_diff", 7 0, L_0x62e5a893c920;  1 drivers
v0x62e5a892a580_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
v0x62e5a892a620_0 .var "w_next", 8 0;
v0x62e5a892a6e0_0 .var "weight", 7 0;
L_0x62e5a893c920 .arith/sub 8, L_0x62e5a893d770, L_0x62e5a893d950;
L_0x62e5a893c9f0 .arith/sub 8, L_0x712a3ef542a0, L_0x62e5a893c920;
L_0x62e5a893cb60 .arith/sum 8, L_0x62e5a893c9f0, L_0x712a3ef542e8;
L_0x62e5a893cca0 .cmp/ge 8, L_0x62e5a893cb60, L_0x62e5a893c920;
L_0x62e5a893cdc0 .functor MUXZ 8, L_0x62e5a893cb60, L_0x62e5a893c920, L_0x62e5a893cca0, C4<>;
L_0x62e5a893cf40 .part L_0x62e5a893c920, 7, 1;
L_0x62e5a893d070 .cmp/ne 8, L_0x62e5a893c920, L_0x712a3ef54378;
L_0x62e5a893d200 .part L_0x62e5a893c920, 7, 1;
L_0x62e5a893d430 .cmp/ne 8, L_0x62e5a893c920, L_0x712a3ef54408;
S_0x62e5a892d950 .scope module, "L3" "predictive_phase" 3 126, 5 21 0, S_0x62e5a88fabd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /OUTPUT 8 "error_mag";
    .port_info 8 /OUTPUT 1 "error_sign";
    .port_info 9 /OUTPUT 1 "error_valid";
    .port_info 10 /OUTPUT 8 "pred_phase_out";
    .port_info 11 /OUTPUT 8 "weight";
P_0x62e5a892db60 .param/l "ETA_LTD" 0 5 24, C4<00000011>;
P_0x62e5a892dba0 .param/l "ETA_LTP" 0 5 23, C4<00000100>;
P_0x62e5a892dbe0 .param/l "PRED_GAIN" 0 5 26, C4<00000001>;
P_0x62e5a892dc20 .param/l "WINDOW" 0 5 25, C4<10000000>;
P_0x62e5a892dc60 .param/l "W_INIT" 0 5 22, C4<10000000>;
L_0x712a3ef546d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x62e5a893e740 .functor XNOR 1, L_0x62e5a893f310, L_0x712a3ef546d8, C4<0>, C4<0>;
L_0x62e5a893f1c0 .functor AND 1, L_0x62e5a893e740, L_0x62e5a893f430, C4<1>, C4<1>;
L_0x62e5a8940af0 .functor AND 1, v0x62e5a88dc240_0, L_0x62e5a893f640, C4<1>, C4<1>;
L_0x62e5a8940cc0 .functor AND 1, v0x62e5a88dc240_0, L_0x62e5a893f640, C4<1>, C4<1>;
L_0x62e5a8954460 .functor BUFT 8, v0x62e5a89328c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x712a3ef54570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a8930160_0 .net/2u *"_ivl_0", 1 0, L_0x712a3ef54570;  1 drivers
L_0x712a3ef54600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a8930260_0 .net/2u *"_ivl_10", 1 0, L_0x712a3ef54600;  1 drivers
v0x62e5a8930340_0 .net *"_ivl_12", 9 0, L_0x62e5a893e850;  1 drivers
v0x62e5a8930400_0 .net *"_ivl_14", 9 0, L_0x62e5a893e970;  1 drivers
L_0x712a3ef550b0 .functor BUFT 1, C4<0010000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a89304e0_0 .net *"_ivl_18", 9 0, L_0x712a3ef550b0;  1 drivers
v0x62e5a89305c0_0 .net *"_ivl_2", 9 0, L_0x62e5a893e440;  1 drivers
v0x62e5a89306a0_0 .net *"_ivl_23", 7 0, L_0x62e5a893ebe0;  1 drivers
L_0x712a3ef54648 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x62e5a8930780_0 .net/2u *"_ivl_28", 7 0, L_0x712a3ef54648;  1 drivers
v0x62e5a8930860_0 .net *"_ivl_30", 7 0, L_0x62e5a893edc0;  1 drivers
L_0x712a3ef54690 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a8930940_0 .net/2u *"_ivl_32", 7 0, L_0x712a3ef54690;  1 drivers
v0x62e5a8930a20_0 .net *"_ivl_36", 0 0, L_0x62e5a893f080;  1 drivers
L_0x712a3ef545b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a8930ae0_0 .net/2u *"_ivl_4", 1 0, L_0x712a3ef545b8;  1 drivers
v0x62e5a8930bc0_0 .net *"_ivl_41", 0 0, L_0x62e5a893f310;  1 drivers
v0x62e5a8930ca0_0 .net/2u *"_ivl_42", 0 0, L_0x712a3ef546d8;  1 drivers
v0x62e5a8930d80_0 .net *"_ivl_44", 0 0, L_0x62e5a893e740;  1 drivers
L_0x712a3ef54720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8930e40_0 .net/2u *"_ivl_46", 7 0, L_0x712a3ef54720;  1 drivers
v0x62e5a8930f20_0 .net *"_ivl_48", 0 0, L_0x62e5a893f430;  1 drivers
L_0x712a3ef54768 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x62e5a89310f0_0 .net/2u *"_ivl_52", 7 0, L_0x712a3ef54768;  1 drivers
v0x62e5a89311d0_0 .net *"_ivl_6", 9 0, L_0x62e5a893e530;  1 drivers
v0x62e5a89312b0_0 .net *"_ivl_65", 5 0, L_0x62e5a8940d60;  1 drivers
v0x62e5a8931390_0 .net *"_ivl_66", 7 0, L_0x62e5a8940ea0;  1 drivers
L_0x712a3ef54960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a8931470_0 .net *"_ivl_69", 1 0, L_0x712a3ef54960;  1 drivers
L_0x712a3ef549a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a8931550_0 .net/2u *"_ivl_70", 7 0, L_0x712a3ef549a8;  1 drivers
v0x62e5a8931630_0 .net *"_ivl_72", 0 0, L_0x62e5a8940fe0;  1 drivers
v0x62e5a89316f0_0 .net *"_ivl_75", 5 0, L_0x62e5a8940e00;  1 drivers
v0x62e5a89317d0_0 .net *"_ivl_76", 7 0, L_0x62e5a89411d0;  1 drivers
L_0x712a3ef549f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a89318b0_0 .net *"_ivl_79", 1 0, L_0x712a3ef549f0;  1 drivers
v0x62e5a8931990_0 .net *"_ivl_8", 9 0, L_0x62e5a893e6a0;  1 drivers
L_0x712a3ef54a38 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a8931a70_0 .net/2u *"_ivl_80", 7 0, L_0x712a3ef54a38;  1 drivers
v0x62e5a8931b50_0 .net "act_fast", 0 0, L_0x62e5a893f1c0;  1 drivers
v0x62e5a8931c10_0 .net "actual_phase", 7 0, v0x62e5a892d3c0_0;  alias, 1 drivers
v0x62e5a8931cd0_0 .net "adapt_step", 7 0, L_0x62e5a8941380;  1 drivers
v0x62e5a8931d90_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a8932040_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a89320e0_0 .net "eff_wide", 9 0, L_0x62e5a893eab0;  1 drivers
v0x62e5a89321c0_0 .net "effective_pred", 7 0, L_0x62e5a8954460;  1 drivers
v0x62e5a89322a0_0 .net "err_abs", 7 0, L_0x62e5a893f120;  1 drivers
v0x62e5a8932380_0 .var "error_mag", 7 0;
v0x62e5a8932460_0 .var "error_sign", 0 0;
v0x62e5a8932520_0 .var "error_valid", 0 0;
v0x62e5a89325f0_0 .net "fired_actual", 0 0, v0x62e5a88dc240_0;  alias, 1 drivers
v0x62e5a8932690_0 .net "inv_err", 7 0, L_0x62e5a893eee0;  1 drivers
v0x62e5a8932750_0 .net "ltd_ev", 0 0, v0x62e5a892f7c0_0;  1 drivers
v0x62e5a89327f0_0 .net "ltp_ev", 0 0, v0x62e5a892f880_0;  1 drivers
v0x62e5a89328c0_0 .var "my_pred", 7 0;
v0x62e5a8932960_0 .net "pred_err_valid", 0 0, L_0x62e5a893f640;  1 drivers
v0x62e5a8932a20_0 .var "pred_next", 8 0;
L_0x712a3ef54a80 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8932b00_0 .net "pred_phase_in", 7 0, L_0x712a3ef54a80;  1 drivers
v0x62e5a8932be0_0 .var "pred_phase_out", 7 0;
L_0x712a3ef54ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62e5a8932cd0_0 .net "pred_valid", 0 0, L_0x712a3ef54ac8;  1 drivers
v0x62e5a8932d70_0 .net "raw_err", 7 0, L_0x62e5a893ecd0;  1 drivers
v0x62e5a8932e50_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
v0x62e5a8932ef0_0 .net "weight", 7 0, v0x62e5a892fee0_0;  alias, 1 drivers
L_0x62e5a893e440 .concat [ 8 2 0 0], v0x62e5a89328c0_0, L_0x712a3ef54570;
L_0x62e5a893e530 .concat [ 8 2 0 0], v0x62e5a89328c0_0, L_0x712a3ef545b8;
L_0x62e5a893e6a0 .arith/sum 10, L_0x62e5a893e440, L_0x62e5a893e530;
L_0x62e5a893e850 .concat [ 8 2 0 0], v0x62e5a89328c0_0, L_0x712a3ef54600;
L_0x62e5a893e970 .arith/sum 10, L_0x62e5a893e6a0, L_0x62e5a893e850;
L_0x62e5a893eab0 .arith/sum 10, L_0x62e5a893e970, L_0x712a3ef550b0;
L_0x62e5a893ebe0 .part L_0x62e5a893eab0, 2, 8;
L_0x62e5a893ecd0 .arith/sub 8, v0x62e5a892d3c0_0, L_0x62e5a8954460;
L_0x62e5a893edc0 .arith/sub 8, L_0x712a3ef54648, L_0x62e5a893ecd0;
L_0x62e5a893eee0 .arith/sum 8, L_0x62e5a893edc0, L_0x712a3ef54690;
L_0x62e5a893f080 .cmp/ge 8, L_0x62e5a893eee0, L_0x62e5a893ecd0;
L_0x62e5a893f120 .functor MUXZ 8, L_0x62e5a893eee0, L_0x62e5a893ecd0, L_0x62e5a893f080, C4<>;
L_0x62e5a893f310 .part L_0x62e5a893ecd0, 7, 1;
L_0x62e5a893f430 .cmp/ne 8, L_0x62e5a893ecd0, L_0x712a3ef54720;
L_0x62e5a893f640 .cmp/gt 8, L_0x62e5a893f120, L_0x712a3ef54768;
L_0x62e5a89407e0 .functor MUXZ 8, L_0x62e5a8954460, v0x62e5a892d3c0_0, L_0x62e5a893f1c0, C4<>;
L_0x62e5a8940a00 .functor MUXZ 8, v0x62e5a892d3c0_0, L_0x62e5a8954460, L_0x62e5a893f1c0, C4<>;
L_0x62e5a8940d60 .part L_0x62e5a893f120, 2, 6;
L_0x62e5a8940ea0 .concat [ 6 2 0 0], L_0x62e5a8940d60, L_0x712a3ef54960;
L_0x62e5a8940fe0 .cmp/gt 8, L_0x62e5a8940ea0, L_0x712a3ef549a8;
L_0x62e5a8940e00 .part L_0x62e5a893f120, 2, 6;
L_0x62e5a89411d0 .concat [ 6 2 0 0], L_0x62e5a8940e00, L_0x712a3ef549f0;
L_0x62e5a8941380 .functor MUXZ 8, L_0x712a3ef54a38, L_0x62e5a89411d0, L_0x62e5a8940fe0, C4<>;
S_0x62e5a892e020 .scope module, "syn" "phase_stdp" 5 74, 6 46 0, S_0x62e5a892d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 1 "ltp_event";
    .port_info 9 /OUTPUT 1 "ltd_event";
P_0x62e5a892e220 .param/l "ETA_LTD" 0 6 51, C4<00000011>;
P_0x62e5a892e260 .param/l "ETA_LTP" 0 6 50, C4<00000100>;
P_0x62e5a892e2a0 .param/l "WINDOW" 0 6 52, C4<10000000>;
P_0x62e5a892e2e0 .param/l "W_INIT" 0 6 47, C4<10000000>;
P_0x62e5a892e320 .param/l "W_MAX" 0 6 48, C4<11111111>;
P_0x62e5a892e360 .param/l "W_MIN" 0 6 49, C4<00000001>;
L_0x712a3ef54840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x62e5a893f820 .functor XNOR 1, L_0x62e5a893fe40, L_0x712a3ef54840, C4<0>, C4<0>;
L_0x62e5a8940060 .functor AND 1, L_0x62e5a893f820, L_0x62e5a893ff70, C4<1>, C4<1>;
L_0x712a3ef548d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x62e5a8940260 .functor XNOR 1, L_0x62e5a8940170, L_0x712a3ef548d0, C4<0>, C4<0>;
L_0x62e5a89406a0 .functor AND 1, L_0x62e5a8940260, L_0x62e5a89405b0, C4<1>, C4<1>;
v0x62e5a892e750_0 .net *"_ivl_10", 0 0, L_0x62e5a893fba0;  1 drivers
v0x62e5a892e830_0 .net *"_ivl_15", 0 0, L_0x62e5a893fe40;  1 drivers
v0x62e5a892e910_0 .net/2u *"_ivl_16", 0 0, L_0x712a3ef54840;  1 drivers
v0x62e5a892e9d0_0 .net *"_ivl_18", 0 0, L_0x62e5a893f820;  1 drivers
L_0x712a3ef547b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x62e5a892ea90_0 .net/2u *"_ivl_2", 7 0, L_0x712a3ef547b0;  1 drivers
L_0x712a3ef54888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a892ebc0_0 .net/2u *"_ivl_20", 7 0, L_0x712a3ef54888;  1 drivers
v0x62e5a892eca0_0 .net *"_ivl_22", 0 0, L_0x62e5a893ff70;  1 drivers
v0x62e5a892ed60_0 .net *"_ivl_27", 0 0, L_0x62e5a8940170;  1 drivers
v0x62e5a892ee40_0 .net/2u *"_ivl_28", 0 0, L_0x712a3ef548d0;  1 drivers
v0x62e5a892ef20_0 .net *"_ivl_30", 0 0, L_0x62e5a8940260;  1 drivers
L_0x712a3ef54918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a892efe0_0 .net/2u *"_ivl_32", 7 0, L_0x712a3ef54918;  1 drivers
v0x62e5a892f0c0_0 .net *"_ivl_34", 0 0, L_0x62e5a89405b0;  1 drivers
v0x62e5a892f180_0 .net *"_ivl_4", 7 0, L_0x62e5a893f8f0;  1 drivers
L_0x712a3ef547f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a892f260_0 .net/2u *"_ivl_6", 7 0, L_0x712a3ef547f8;  1 drivers
v0x62e5a892f340_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a892f3e0_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a892f480_0 .net "diff_abs", 7 0, L_0x62e5a893fcc0;  1 drivers
v0x62e5a892f560_0 .net "fired_post", 0 0, L_0x62e5a8940cc0;  1 drivers
v0x62e5a892f620_0 .net "fired_pre", 0 0, L_0x62e5a8940af0;  1 drivers
v0x62e5a892f6e0_0 .net "inv_diff", 7 0, L_0x62e5a893fa60;  1 drivers
v0x62e5a892f7c0_0 .var "ltd_event", 0 0;
v0x62e5a892f880_0 .var "ltp_event", 0 0;
v0x62e5a892f940_0 .net "phase_post", 7 0, L_0x62e5a8940a00;  1 drivers
v0x62e5a892fa20_0 .net "phase_pre", 7 0, L_0x62e5a89407e0;  1 drivers
v0x62e5a892fb00_0 .net "post_first", 0 0, L_0x62e5a89406a0;  1 drivers
v0x62e5a892fbc0_0 .net "pre_first", 0 0, L_0x62e5a8940060;  1 drivers
v0x62e5a892fc80_0 .net "raw_diff", 7 0, L_0x62e5a893f780;  1 drivers
v0x62e5a892fd60_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
v0x62e5a892fe00_0 .var "w_next", 8 0;
v0x62e5a892fee0_0 .var "weight", 7 0;
L_0x62e5a893f780 .arith/sub 8, L_0x62e5a89407e0, L_0x62e5a8940a00;
L_0x62e5a893f8f0 .arith/sub 8, L_0x712a3ef547b0, L_0x62e5a893f780;
L_0x62e5a893fa60 .arith/sum 8, L_0x62e5a893f8f0, L_0x712a3ef547f8;
L_0x62e5a893fba0 .cmp/ge 8, L_0x62e5a893fa60, L_0x62e5a893f780;
L_0x62e5a893fcc0 .functor MUXZ 8, L_0x62e5a893fa60, L_0x62e5a893f780, L_0x62e5a893fba0, C4<>;
L_0x62e5a893fe40 .part L_0x62e5a893f780, 7, 1;
L_0x62e5a893ff70 .cmp/ne 8, L_0x62e5a893f780, L_0x712a3ef54888;
L_0x62e5a8940170 .part L_0x62e5a893f780, 7, 1;
L_0x62e5a89405b0 .cmp/ne 8, L_0x62e5a893f780, L_0x712a3ef54918;
S_0x62e5a8934200 .scope module, "osc" "gamma_oscillator" 2 39, 7 23 0, S_0x62e5a8907420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x62e5a8934400 .param/l "CYCLE_LEN" 0 7 24, C4<100000000>;
v0x62e5a89344a0_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a8934560_0 .var "cycle_start", 0 0;
v0x62e5a8934620_0 .var "phase_out", 7 0;
v0x62e5a8934710_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
S_0x62e5a8934810 .scope module, "single_layer" "predictive_phase" 2 81, 5 21 0, S_0x62e5a8907420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /OUTPUT 8 "error_mag";
    .port_info 8 /OUTPUT 1 "error_sign";
    .port_info 9 /OUTPUT 1 "error_valid";
    .port_info 10 /OUTPUT 8 "pred_phase_out";
    .port_info 11 /OUTPUT 8 "weight";
P_0x62e5a89349f0 .param/l "ETA_LTD" 0 5 24, C4<00000011>;
P_0x62e5a8934a30 .param/l "ETA_LTP" 0 5 23, C4<00000100>;
P_0x62e5a8934a70 .param/l "PRED_GAIN" 0 5 26, C4<00000001>;
P_0x62e5a8934ab0 .param/l "WINDOW" 0 5 25, C4<10000000>;
P_0x62e5a8934af0 .param/l "W_INIT" 0 5 22, C4<10000000>;
L_0x712a3ef54c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x62e5a8941880 .functor XNOR 1, L_0x62e5a89424e0, L_0x712a3ef54c78, C4<0>, C4<0>;
L_0x62e5a8942420 .functor AND 1, L_0x62e5a8941880, L_0x62e5a8942600, C4<1>, C4<1>;
L_0x62e5a8943af0 .functor AND 1, v0x62e5a88dc240_0, L_0x62e5a8942810, C4<1>, C4<1>;
L_0x62e5a8943bb0 .functor AND 1, v0x62e5a88dc240_0, L_0x62e5a8942810, C4<1>, C4<1>;
L_0x62e5a8954560 .functor BUFT 8, L_0x62e5a8941ce0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x712a3ef54b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a89370d0_0 .net/2u *"_ivl_0", 1 0, L_0x712a3ef54b10;  1 drivers
L_0x712a3ef54ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a89371d0_0 .net/2u *"_ivl_10", 1 0, L_0x712a3ef54ba0;  1 drivers
v0x62e5a89372b0_0 .net *"_ivl_12", 9 0, L_0x62e5a8941990;  1 drivers
v0x62e5a8937370_0 .net *"_ivl_14", 9 0, L_0x62e5a8941ab0;  1 drivers
L_0x712a3ef550f8 .functor BUFT 1, C4<0010000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8937450_0 .net *"_ivl_18", 9 0, L_0x712a3ef550f8;  1 drivers
v0x62e5a8937530_0 .net *"_ivl_2", 9 0, L_0x62e5a89415d0;  1 drivers
v0x62e5a8937610_0 .net *"_ivl_23", 7 0, L_0x62e5a8941ce0;  1 drivers
L_0x712a3ef54be8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x62e5a89376f0_0 .net/2u *"_ivl_28", 7 0, L_0x712a3ef54be8;  1 drivers
v0x62e5a89377d0_0 .net *"_ivl_30", 7 0, L_0x62e5a8941fd0;  1 drivers
L_0x712a3ef54c30 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a89378b0_0 .net/2u *"_ivl_32", 7 0, L_0x712a3ef54c30;  1 drivers
v0x62e5a8937990_0 .net *"_ivl_36", 0 0, L_0x62e5a89422e0;  1 drivers
L_0x712a3ef54b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a8937a50_0 .net/2u *"_ivl_4", 1 0, L_0x712a3ef54b58;  1 drivers
v0x62e5a8937b30_0 .net *"_ivl_41", 0 0, L_0x62e5a89424e0;  1 drivers
v0x62e5a8937c10_0 .net/2u *"_ivl_42", 0 0, L_0x712a3ef54c78;  1 drivers
v0x62e5a8937cf0_0 .net *"_ivl_44", 0 0, L_0x62e5a8941880;  1 drivers
L_0x712a3ef54cc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8937db0_0 .net/2u *"_ivl_46", 7 0, L_0x712a3ef54cc0;  1 drivers
v0x62e5a8937e90_0 .net *"_ivl_48", 0 0, L_0x62e5a8942600;  1 drivers
L_0x712a3ef54d08 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x62e5a8938060_0 .net/2u *"_ivl_52", 7 0, L_0x712a3ef54d08;  1 drivers
v0x62e5a8938140_0 .net *"_ivl_6", 9 0, L_0x62e5a8941670;  1 drivers
v0x62e5a8938220_0 .net *"_ivl_65", 5 0, L_0x62e5a8943c50;  1 drivers
v0x62e5a8938300_0 .net *"_ivl_66", 7 0, L_0x62e5a8943d90;  1 drivers
L_0x712a3ef54f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a89383e0_0 .net *"_ivl_69", 1 0, L_0x712a3ef54f00;  1 drivers
L_0x712a3ef54f48 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a89384c0_0 .net/2u *"_ivl_70", 7 0, L_0x712a3ef54f48;  1 drivers
v0x62e5a89385a0_0 .net *"_ivl_72", 0 0, L_0x62e5a8943ed0;  1 drivers
v0x62e5a8938660_0 .net *"_ivl_75", 5 0, L_0x62e5a8943cf0;  1 drivers
v0x62e5a8938740_0 .net *"_ivl_76", 7 0, L_0x62e5a89440c0;  1 drivers
L_0x712a3ef54f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62e5a8938820_0 .net *"_ivl_79", 1 0, L_0x712a3ef54f90;  1 drivers
v0x62e5a8938900_0 .net *"_ivl_8", 9 0, L_0x62e5a89417e0;  1 drivers
L_0x712a3ef54fd8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a89389e0_0 .net/2u *"_ivl_80", 7 0, L_0x712a3ef54fd8;  1 drivers
v0x62e5a8938ac0_0 .net "act_fast", 0 0, L_0x62e5a8942420;  1 drivers
v0x62e5a8938b80_0 .net "actual_phase", 7 0, v0x62e5a88f9a30_0;  alias, 1 drivers
v0x62e5a8938c40_0 .net "adapt_step", 7 0, L_0x62e5a8944270;  1 drivers
v0x62e5a8938d20_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a8938fd0_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a8939180_0 .net "eff_wide", 9 0, L_0x62e5a8941bf0;  1 drivers
v0x62e5a8939260_0 .net "effective_pred", 7 0, L_0x62e5a8954560;  1 drivers
v0x62e5a8939340_0 .net "err_abs", 7 0, L_0x62e5a8942380;  1 drivers
v0x62e5a8939420_0 .var "error_mag", 7 0;
v0x62e5a8939500_0 .var "error_sign", 0 0;
v0x62e5a89395c0_0 .var "error_valid", 0 0;
v0x62e5a8939680_0 .net "fired_actual", 0 0, v0x62e5a88dc240_0;  alias, 1 drivers
v0x62e5a8939720_0 .net "inv_err", 7 0, L_0x62e5a8942140;  1 drivers
v0x62e5a8939800_0 .net "ltd_ev", 0 0, v0x62e5a8936730_0;  1 drivers
v0x62e5a89398a0_0 .net "ltp_ev", 0 0, v0x62e5a89367f0_0;  1 drivers
v0x62e5a8939940_0 .var "my_pred", 7 0;
v0x62e5a89399e0_0 .net "pred_err_valid", 0 0, L_0x62e5a8942810;  1 drivers
v0x62e5a8939aa0_0 .var "pred_next", 8 0;
L_0x712a3ef55020 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8939b80_0 .net "pred_phase_in", 7 0, L_0x712a3ef55020;  1 drivers
v0x62e5a8939c60_0 .var "pred_phase_out", 7 0;
L_0x712a3ef55068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x62e5a8939d40_0 .net "pred_valid", 0 0, L_0x712a3ef55068;  1 drivers
v0x62e5a8939e00_0 .net "raw_err", 7 0, L_0x62e5a8941dd0;  1 drivers
v0x62e5a8939ee0_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
v0x62e5a893a090_0 .net "weight", 7 0, v0x62e5a8936e50_0;  alias, 1 drivers
L_0x62e5a89415d0 .concat [ 8 2 0 0], v0x62e5a8939940_0, L_0x712a3ef54b10;
L_0x62e5a8941670 .concat [ 8 2 0 0], v0x62e5a8939940_0, L_0x712a3ef54b58;
L_0x62e5a89417e0 .arith/sum 10, L_0x62e5a89415d0, L_0x62e5a8941670;
L_0x62e5a8941990 .concat [ 8 2 0 0], v0x62e5a8939940_0, L_0x712a3ef54ba0;
L_0x62e5a8941ab0 .arith/sum 10, L_0x62e5a89417e0, L_0x62e5a8941990;
L_0x62e5a8941bf0 .arith/sum 10, L_0x62e5a8941ab0, L_0x712a3ef550f8;
L_0x62e5a8941ce0 .part L_0x62e5a8941bf0, 2, 8;
L_0x62e5a8941dd0 .arith/sub 8, v0x62e5a88f9a30_0, L_0x62e5a8954560;
L_0x62e5a8941fd0 .arith/sub 8, L_0x712a3ef54be8, L_0x62e5a8941dd0;
L_0x62e5a8942140 .arith/sum 8, L_0x62e5a8941fd0, L_0x712a3ef54c30;
L_0x62e5a89422e0 .cmp/ge 8, L_0x62e5a8942140, L_0x62e5a8941dd0;
L_0x62e5a8942380 .functor MUXZ 8, L_0x62e5a8942140, L_0x62e5a8941dd0, L_0x62e5a89422e0, C4<>;
L_0x62e5a89424e0 .part L_0x62e5a8941dd0, 7, 1;
L_0x62e5a8942600 .cmp/ne 8, L_0x62e5a8941dd0, L_0x712a3ef54cc0;
L_0x62e5a8942810 .cmp/gt 8, L_0x62e5a8942380, L_0x712a3ef54d08;
L_0x62e5a89437e0 .functor MUXZ 8, L_0x62e5a8954560, v0x62e5a88f9a30_0, L_0x62e5a8942420, C4<>;
L_0x62e5a8943a00 .functor MUXZ 8, v0x62e5a88f9a30_0, L_0x62e5a8954560, L_0x62e5a8942420, C4<>;
L_0x62e5a8943c50 .part L_0x62e5a8942380, 2, 6;
L_0x62e5a8943d90 .concat [ 6 2 0 0], L_0x62e5a8943c50, L_0x712a3ef54f00;
L_0x62e5a8943ed0 .cmp/gt 8, L_0x62e5a8943d90, L_0x712a3ef54f48;
L_0x62e5a8943cf0 .part L_0x62e5a8942380, 2, 6;
L_0x62e5a89440c0 .concat [ 6 2 0 0], L_0x62e5a8943cf0, L_0x712a3ef54f90;
L_0x62e5a8944270 .functor MUXZ 8, L_0x712a3ef54fd8, L_0x62e5a89440c0, L_0x62e5a8943ed0, C4<>;
S_0x62e5a8934e80 .scope module, "syn" "phase_stdp" 5 74, 6 46 0, S_0x62e5a8934810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 1 "ltp_event";
    .port_info 9 /OUTPUT 1 "ltd_event";
P_0x62e5a8935080 .param/l "ETA_LTD" 0 6 51, C4<00000011>;
P_0x62e5a89350c0 .param/l "ETA_LTP" 0 6 50, C4<00000100>;
P_0x62e5a8935100 .param/l "WINDOW" 0 6 52, C4<10000000>;
P_0x62e5a8935140 .param/l "W_INIT" 0 6 47, C4<10000000>;
P_0x62e5a8935180 .param/l "W_MAX" 0 6 48, C4<11111111>;
P_0x62e5a89351c0 .param/l "W_MIN" 0 6 49, C4<00000001>;
L_0x712a3ef54de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x62e5a89429f0 .functor XNOR 1, L_0x62e5a8942f80, L_0x712a3ef54de0, C4<0>, C4<0>;
L_0x62e5a8943160 .functor AND 1, L_0x62e5a89429f0, L_0x62e5a8943070, C4<1>, C4<1>;
L_0x712a3ef54e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x62e5a8943360 .functor XNOR 1, L_0x62e5a8943270, L_0x712a3ef54e70, C4<0>, C4<0>;
L_0x62e5a89436a0 .functor AND 1, L_0x62e5a8943360, L_0x62e5a89434a0, C4<1>, C4<1>;
v0x62e5a89355b0_0 .net *"_ivl_10", 0 0, L_0x62e5a8942d70;  1 drivers
v0x62e5a8935690_0 .net *"_ivl_15", 0 0, L_0x62e5a8942f80;  1 drivers
v0x62e5a8935770_0 .net/2u *"_ivl_16", 0 0, L_0x712a3ef54de0;  1 drivers
v0x62e5a8935830_0 .net *"_ivl_18", 0 0, L_0x62e5a89429f0;  1 drivers
L_0x712a3ef54d50 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x62e5a89358f0_0 .net/2u *"_ivl_2", 7 0, L_0x712a3ef54d50;  1 drivers
L_0x712a3ef54e28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8935a20_0 .net/2u *"_ivl_20", 7 0, L_0x712a3ef54e28;  1 drivers
v0x62e5a8935b00_0 .net *"_ivl_22", 0 0, L_0x62e5a8943070;  1 drivers
v0x62e5a8935bc0_0 .net *"_ivl_27", 0 0, L_0x62e5a8943270;  1 drivers
v0x62e5a8935ca0_0 .net/2u *"_ivl_28", 0 0, L_0x712a3ef54e70;  1 drivers
v0x62e5a8935d80_0 .net *"_ivl_30", 0 0, L_0x62e5a8943360;  1 drivers
L_0x712a3ef54eb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x62e5a8935e40_0 .net/2u *"_ivl_32", 7 0, L_0x712a3ef54eb8;  1 drivers
v0x62e5a8935f20_0 .net *"_ivl_34", 0 0, L_0x62e5a89434a0;  1 drivers
v0x62e5a8935fe0_0 .net *"_ivl_4", 7 0, L_0x62e5a8942ac0;  1 drivers
L_0x712a3ef54d98 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x62e5a89360c0_0 .net/2u *"_ivl_6", 7 0, L_0x712a3ef54d98;  1 drivers
v0x62e5a89361a0_0 .net "clk", 0 0, v0x62e5a893a550_0;  alias, 1 drivers
v0x62e5a8936240_0 .net "cycle_start", 0 0, v0x62e5a8934560_0;  alias, 1 drivers
v0x62e5a89362e0_0 .net "diff_abs", 7 0, L_0x62e5a8942e90;  1 drivers
v0x62e5a89364d0_0 .net "fired_post", 0 0, L_0x62e5a8943bb0;  1 drivers
v0x62e5a8936590_0 .net "fired_pre", 0 0, L_0x62e5a8943af0;  1 drivers
v0x62e5a8936650_0 .net "inv_diff", 7 0, L_0x62e5a8942c30;  1 drivers
v0x62e5a8936730_0 .var "ltd_event", 0 0;
v0x62e5a89367f0_0 .var "ltp_event", 0 0;
v0x62e5a89368b0_0 .net "phase_post", 7 0, L_0x62e5a8943a00;  1 drivers
v0x62e5a8936990_0 .net "phase_pre", 7 0, L_0x62e5a89437e0;  1 drivers
v0x62e5a8936a70_0 .net "post_first", 0 0, L_0x62e5a89436a0;  1 drivers
v0x62e5a8936b30_0 .net "pre_first", 0 0, L_0x62e5a8943160;  1 drivers
v0x62e5a8936bf0_0 .net "raw_diff", 7 0, L_0x62e5a8942950;  1 drivers
v0x62e5a8936cd0_0 .net "rst_n", 0 0, v0x62e5a893b320_0;  alias, 1 drivers
v0x62e5a8936d70_0 .var "w_next", 8 0;
v0x62e5a8936e50_0 .var "weight", 7 0;
L_0x62e5a8942950 .arith/sub 8, L_0x62e5a89437e0, L_0x62e5a8943a00;
L_0x62e5a8942ac0 .arith/sub 8, L_0x712a3ef54d50, L_0x62e5a8942950;
L_0x62e5a8942c30 .arith/sum 8, L_0x62e5a8942ac0, L_0x712a3ef54d98;
L_0x62e5a8942d70 .cmp/ge 8, L_0x62e5a8942c30, L_0x62e5a8942950;
L_0x62e5a8942e90 .functor MUXZ 8, L_0x62e5a8942c30, L_0x62e5a8942950, L_0x62e5a8942d70, C4<>;
L_0x62e5a8942f80 .part L_0x62e5a8942950, 7, 1;
L_0x62e5a8943070 .cmp/ne 8, L_0x62e5a8942950, L_0x712a3ef54e28;
L_0x62e5a8943270 .part L_0x62e5a8942950, 7, 1;
L_0x62e5a89434a0 .cmp/ne 8, L_0x62e5a8942950, L_0x712a3ef54eb8;
    .scope S_0x62e5a8934200;
T_0 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a8934710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8934620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8934560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x62e5a8934620_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8934620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a8934560_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x62e5a8934620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62e5a8934620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8934560_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62e5a88f8cf0;
T_1 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a8927e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8927f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8927ec0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x62e5a88f9a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a88dc240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a88f8860_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x62e5a8928060_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8927ec0_0, 0;
    %load/vec4 v0x62e5a88e1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8927f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a88f8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a88dc240_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x62e5a88f8860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a8927f80_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a88e42b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x62e5a8928060_0, 0, 9;
    %load/vec4 v0x62e5a8928060_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x62e5a8928060_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x62e5a8927f80_0, 0;
    %load/vec4 v0x62e5a8928060_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x62e5a8928060_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a8927ec0_0, 0;
    %load/vec4 v0x62e5a88dc2e0_0;
    %assign/vec4 v0x62e5a88f9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a88dc240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a88f8860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8927f80_0, 0;
T_1.8 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62e5a8928880;
T_2 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a892a580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a892a6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8929fe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62e5a8929c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8929fe0_0, 0;
    %load/vec4 v0x62e5a8929e40_0;
    %load/vec4 v0x62e5a8929d80_0;
    %and;
    %load/vec4 v0x62e5a8929ce0_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x62e5a892a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a892a6e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 4, 0, 9;
    %store/vec4 v0x62e5a892a620_0, 0, 9;
    %load/vec4 v0x62e5a892a620_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x62e5a892a620_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x62e5a892a6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a892a0a0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x62e5a892a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x62e5a892a6e0_0;
    %cmpi/u 4, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x62e5a892a6e0_0;
    %subi 3, 0, 8;
    %assign/vec4 v0x62e5a892a6e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x62e5a892a6e0_0, 0;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a8929fe0_0, 0;
T_2.10 ;
T_2.7 ;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62e5a8928240;
T_3 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a892d640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a892d0a0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a892d3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a892cba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892cd40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x62e5a892c810_0;
    %load/vec4 v0x62e5a892ce00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x62e5a892cac0_0;
    %assign/vec4 v0x62e5a892cba0_0, 0;
    %load/vec4 v0x62e5a892c320_0;
    %inv;
    %assign/vec4 v0x62e5a892cc80_0, 0;
    %load/vec4 v0x62e5a892d140_0;
    %assign/vec4 v0x62e5a892cd40_0, 0;
    %load/vec4 v0x62e5a892d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x62e5a892c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x62e5a892c4a0_0;
    %load/vec4 v0x62e5a892d0a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x62e5a892d0a0_0;
    %load/vec4 v0x62e5a892c4a0_0;
    %sub;
    %assign/vec4 v0x62e5a892d0a0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a892d0a0_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a892d0a0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a892c4a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x62e5a892d200_0, 0, 9;
    %load/vec4 v0x62e5a892d200_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x62e5a892d200_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x62e5a892d0a0_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x62e5a892d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x62e5a892d0a0_0;
    %load/vec4 v0x62e5a892d2e0_0;
    %cmp/u;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v0x62e5a892d0a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62e5a892d0a0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x62e5a892d2e0_0;
    %load/vec4 v0x62e5a892d0a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x62e5a892d0a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x62e5a892d0a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x62e5a892d0a0_0, 0;
T_3.16 ;
T_3.15 ;
T_3.12 ;
T_3.5 ;
    %load/vec4 v0x62e5a892d0a0_0;
    %assign/vec4 v0x62e5a892d3c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x62e5a892c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892cd40_0, 0;
T_3.18 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62e5a892e020;
T_4 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a892fd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a892fee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892f880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892f7c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x62e5a892f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892f880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a892f7c0_0, 0;
    %load/vec4 v0x62e5a892f620_0;
    %load/vec4 v0x62e5a892f560_0;
    %and;
    %load/vec4 v0x62e5a892f480_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x62e5a892fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a892fee0_0;
    %concat/vec4; draw_concat_vec4
    %addi 4, 0, 9;
    %store/vec4 v0x62e5a892fe00_0, 0, 9;
    %load/vec4 v0x62e5a892fe00_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v0x62e5a892fe00_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x62e5a892fee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a892f880_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x62e5a892fb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x62e5a892fee0_0;
    %cmpi/u 4, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0x62e5a892fee0_0;
    %subi 3, 0, 8;
    %assign/vec4 v0x62e5a892fee0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x62e5a892fee0_0, 0;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a892f7c0_0, 0;
T_4.10 ;
T_4.7 ;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x62e5a892d950;
T_5 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a8932e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a89328c0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a8932be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8932380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8932460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8932520_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x62e5a8932040_0;
    %load/vec4 v0x62e5a89325f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x62e5a89322a0_0;
    %assign/vec4 v0x62e5a8932380_0, 0;
    %load/vec4 v0x62e5a8931b50_0;
    %inv;
    %assign/vec4 v0x62e5a8932460_0, 0;
    %load/vec4 v0x62e5a8932960_0;
    %assign/vec4 v0x62e5a8932520_0, 0;
    %load/vec4 v0x62e5a8932960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x62e5a8931b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x62e5a8931cd0_0;
    %load/vec4 v0x62e5a89328c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0x62e5a89328c0_0;
    %load/vec4 v0x62e5a8931cd0_0;
    %sub;
    %assign/vec4 v0x62e5a89328c0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a89328c0_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a89328c0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a8931cd0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x62e5a8932a20_0, 0, 9;
    %load/vec4 v0x62e5a8932a20_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v0x62e5a8932a20_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %assign/vec4 v0x62e5a89328c0_0, 0;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x62e5a8932cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x62e5a89328c0_0;
    %load/vec4 v0x62e5a8932b00_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %load/vec4 v0x62e5a89328c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62e5a89328c0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x62e5a8932b00_0;
    %load/vec4 v0x62e5a89328c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x62e5a89328c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0x62e5a89328c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x62e5a89328c0_0, 0;
T_5.16 ;
T_5.15 ;
T_5.12 ;
T_5.5 ;
    %load/vec4 v0x62e5a89328c0_0;
    %assign/vec4 v0x62e5a8932be0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x62e5a8932040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8932520_0, 0;
T_5.18 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62e5a8934e80;
T_6 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a8936cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a8936e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a89367f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8936730_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x62e5a8936240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a89367f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8936730_0, 0;
    %load/vec4 v0x62e5a8936590_0;
    %load/vec4 v0x62e5a89364d0_0;
    %and;
    %load/vec4 v0x62e5a89362e0_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x62e5a8936b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a8936e50_0;
    %concat/vec4; draw_concat_vec4
    %addi 4, 0, 9;
    %store/vec4 v0x62e5a8936d70_0, 0, 9;
    %load/vec4 v0x62e5a8936d70_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0x62e5a8936d70_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x62e5a8936e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a89367f0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x62e5a8936a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x62e5a8936e50_0;
    %cmpi/u 4, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v0x62e5a8936e50_0;
    %subi 3, 0, 8;
    %assign/vec4 v0x62e5a8936e50_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x62e5a8936e50_0, 0;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e5a8936730_0, 0;
T_6.10 ;
T_6.7 ;
T_6.4 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62e5a8934810;
T_7 ;
    %wait E_0x62e5a88bdba0;
    %load/vec4 v0x62e5a8939ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a8939940_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x62e5a8939c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8939420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a8939500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a89395c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x62e5a8938fd0_0;
    %load/vec4 v0x62e5a8939680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x62e5a8939340_0;
    %assign/vec4 v0x62e5a8939420_0, 0;
    %load/vec4 v0x62e5a8938ac0_0;
    %inv;
    %assign/vec4 v0x62e5a8939500_0, 0;
    %load/vec4 v0x62e5a89399e0_0;
    %assign/vec4 v0x62e5a89395c0_0, 0;
    %load/vec4 v0x62e5a89399e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x62e5a8938ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x62e5a8938c40_0;
    %load/vec4 v0x62e5a8939940_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x62e5a8939940_0;
    %load/vec4 v0x62e5a8938c40_0;
    %sub;
    %assign/vec4 v0x62e5a8939940_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e5a8939940_0, 0;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a8939940_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62e5a8938c40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x62e5a8939aa0_0, 0, 9;
    %load/vec4 v0x62e5a8939aa0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x62e5a8939aa0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %assign/vec4 v0x62e5a8939940_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x62e5a8939d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x62e5a8939940_0;
    %load/vec4 v0x62e5a8939b80_0;
    %cmp/u;
    %jmp/0xz  T_7.14, 5;
    %load/vec4 v0x62e5a8939940_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62e5a8939940_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x62e5a8939b80_0;
    %load/vec4 v0x62e5a8939940_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x62e5a8939940_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x62e5a8939940_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x62e5a8939940_0, 0;
T_7.16 ;
T_7.15 ;
T_7.12 ;
T_7.5 ;
    %load/vec4 v0x62e5a8939940_0;
    %assign/vec4 v0x62e5a8939c60_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x62e5a8938fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e5a89395c0_0, 0;
T_7.18 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62e5a8907420;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e5a893a550_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x62e5a8907420;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x62e5a893a550_0;
    %inv;
    %store/vec4 v0x62e5a893a550_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62e5a8907420;
T_10 ;
    %wait E_0x62e5a88bd1f0;
    %load/vec4 v0x62e5a893a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x62e5a893a700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e5a893a700_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x62e5a893a7e0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x62e5a893a700_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x62e5a893ab10_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1936486263, 0, 32; draw_string_vec4
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 1717662580, 0, 32; draw_string_vec4
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %vpi_call 2 99 "$display", "  [C%3d] cur=%3d ph=%2d | L2:pred=%2d err=%2d(%s) W=%3d | L3:pred=%2d err=%2d W=%3d | SL:pred=%2d err=%2d W=%3d", v0x62e5a893a700_0, v0x62e5a893a5f0_0, v0x62e5a893af70_0, v0x62e5a893b120_0, v0x62e5a893a880_0, S<0,vec4,u32>, v0x62e5a893a2e0_0, v0x62e5a893b1c0_0, v0x62e5a893a990_0, v0x62e5a893a3c0_0, v0x62e5a893b280_0, v0x62e5a893aa50_0, v0x62e5a893a480_0 {1 0 0};
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x62e5a8907420;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e5a893b320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e5a893a700_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62e5a893a5f0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62e5a88bd1f0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e5a893b320_0, 0, 1;
    %vpi_call 2 115 "$display", "=== [Exp 1] \353\213\250\354\235\274 \355\214\250\355\204\264: cur=50 (phase\342\211\2104) ===" {0 0 0};
    %vpi_call 2 116 "$display", "  \353\271\204\352\265\220: 2\354\270\265(L2) vs \353\213\250\354\270\265(SL)" {0 0 0};
    %vpi_call 2 117 "$display", "  \352\270\260\353\214\200: 2\354\270\265\354\235\264 \353\215\224 \353\271\240\353\245\264\352\262\214 \354\210\230\353\240\264 (L3 top-down \353\217\204\354\233\200)" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x62e5a893a5f0_0, 0, 8;
    %pushi/vec4 8192, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62e5a88bd1f0;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 124 "$display", "\012=== [Exp 2] \354\236\205\353\240\245 \353\263\200\355\231\224: cur=50\342\206\222100 (phase 4\342\206\2222) ===" {0 0 0};
    %vpi_call 2 125 "$display", "  \352\270\260\353\214\200: 2\354\270\265\354\235\264 \353\263\200\355\231\224 \353\215\224 \353\271\240\353\245\264\352\262\214 \352\260\220\354\247\200/\354\236\254\354\210\230\353\240\264" {0 0 0};
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x62e5a893a5f0_0, 0, 8;
    %pushi/vec4 8192, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62e5a88bd1f0;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 132 "$display", "\012=== [Exp 3] \352\260\225\355\225\234 \353\263\200\355\231\224: cur=100\342\206\22210 (phase 2\342\206\22220) ===" {0 0 0};
    %vpi_call 2 133 "$display", "  \352\270\260\353\214\200: L3 error \352\260\225\355\225\234 \354\230\244\354\260\250 \354\213\240\355\230\270 \342\206\222 L2 \355\225\231\354\212\265 \352\260\200\354\206\215" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x62e5a893a5f0_0, 0, 8;
    %pushi/vec4 8192, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62e5a88bd1f0;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 137 "$display", "\012=== DONE ===" {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_pst_2layer.v";
    "pst_2layer.v";
    "phase_neuron.v";
    "predictive_phase.v";
    "phase_stdp.v";
    "gamma_oscillator.v";
