use super::constants::{
    BP_GEN_MODE, BP_LOAD_TLUT0, BP_LOAD_TLUT1, BP_PE_ALPHA_COMPARE, BP_PE_CMODE0, BP_PE_COPY_CLEAR_AR,
    BP_PE_COPY_CLEAR_GB, BP_PE_COPY_CLEAR_Z, BP_PE_COPY_CMD, BP_PE_COPY_DIMS, BP_PE_COPY_DST, BP_PE_COPY_DST_STRIDE,
    BP_PE_COPY_SRC, BP_PE_COPY_YSCALE, BP_PE_DONE, BP_PE_DONE_FINISH_BIT, BP_PE_TOKEN, BP_PE_TOKEN_INT, BP_PE_ZCOMPARE,
    BP_PE_ZMODE, BP_RAS1_TREF_COUNT, BP_RAS1_TREF0, BP_SU_SCIS_BR, BP_SU_SCIS_OFFSET, BP_SU_SCIS_TL,
    BP_TEV_COLOR_ENV_0, BP_TEV_KSEL_0, BP_TEV_REGISTERL_0, BP_TX_SETIMAGE0_I0, BP_TX_SETIMAGE0_I4, BP_TX_SETIMAGE3_I0,
    BP_TX_SETIMAGE3_I4, BP_TX_SETMODE0_I0, BP_TX_SETMODE0_I4, BP_TX_SETTLUT_I0, BP_TX_SETTLUT_I4, EFB_HEIGHT,
    EFB_WIDTH, TLUT_ENTRIES_PER_UNIT, TLUT_LOAD_ENTRIES_PER_UNIT,
};
use super::regs::{
    AlphaCompare, BlendMode, DispCopyYScale, EfbCopyDims, EfbCopyDst, EfbCopyDstStride, EfbCopySrc, GenMode, PeClearAr,
    PeClearGb, PeClearZ, PeControl, PeCopyCmd, SuScisOffset, SuScisRect, TevAlphaEnv, TevColorEnv, TevOrder,
    TevRegType, TevRegisterH, TevRegisterL, TxSetImage0, TxSetImage3, TxSetMode0, ZMode,
};
use super::{GraphicsProcessor, draw, texture};
use crate::common::Address;
use crate::host::{GxAction, RenderSink};
#[cfg(feature = "efb-writeback")]
use std::time::Duration;

impl GraphicsProcessor {
    pub fn load_bp(&mut self, renderer: &mut dyn RenderSink, ram: &mut [u8], data: &[u8]) {
        let idx = data[0] as usize;
        let val = u32::from_be_bytes([0, data[1], data[2], data[3]]);
        self.bp_regs[idx] = val;

        tracing::debug!(
            reg_idx = format!("{idx:02X}"),
            value = format!("{val:08X}"),
            "BP register write"
        );

        // TX_SETIMAGE3 is written last for each texture slot, so we use it as
        // the trigger to snapshot the full texture descriptor
        let texture_slot = if idx >= BP_TX_SETIMAGE3_I0 && idx < BP_TX_SETIMAGE3_I0 + 4 {
            Some(idx - BP_TX_SETIMAGE3_I0)
        } else if idx >= BP_TX_SETIMAGE3_I4 && idx < BP_TX_SETIMAGE3_I4 + 4 {
            Some(idx - BP_TX_SETIMAGE3_I4 + 4)
        } else {
            None
        };

        if let Some(slot) = texture_slot {
            self.snapshot_texture(renderer, ram, slot, val);
        }

        // TX_SETTLUT: per-texture-slot binding of the palette (tmem offset +
        // palette pixel format). Layout mirrors TX_SETIMAGE*: slots 0-3 at
        // BP_TX_SETTLUT_I0, slots 4-7 at BP_TX_SETTLUT_I4.
        if idx >= BP_TX_SETTLUT_I0 && idx < BP_TX_SETTLUT_I0 + 4 {
            self.cur_tluts[idx - BP_TX_SETTLUT_I0] = draw::TlutRef::from_raw(val);
        } else if idx >= BP_TX_SETTLUT_I4 && idx < BP_TX_SETTLUT_I4 + 4 {
            self.cur_tluts[idx - BP_TX_SETTLUT_I4 + 4] = draw::TlutRef::from_raw(val);
        }

        // LOADTLUT: writing TLUT1 triggers a copy from main RAM (address in
        // TLUT0, stored pre-shifted by 5) into our palette TMEM.
        if idx == BP_LOAD_TLUT1 {
            self.load_tlut(ram, val);
        }

        // Forward PE render state
        match idx {
            BP_PE_ZMODE => {
                self.cur_zmode = ZMode::from_raw(val);
                renderer.exec(GxAction::SetDepthMode(self.cur_zmode));
            }
            BP_PE_CMODE0 => {
                self.cur_blend_mode = BlendMode::from_raw(val);
                renderer.exec(GxAction::SetBlendMode(self.cur_blend_mode));
            }
            BP_PE_ZCOMPARE => {
                self.cur_pe_control = PeControl::from_raw(val);
            }
            BP_PE_ALPHA_COMPARE => {
                self.cur_alpha_compare = AlphaCompare::from_raw(val);
                renderer.exec(GxAction::SetAlphaCompare(self.cur_alpha_compare));
            }
            _ => {}
        }

        // TEV color/alpha environment registers (0xC0-0xDF)
        // Even addresses = color env, odd = alpha env
        if idx >= BP_TEV_COLOR_ENV_0 && idx < BP_TEV_COLOR_ENV_0 + 32 {
            self.load_tev_env(idx, val);
        }

        // TEV rasterizer order registers (RAS1_TREF0-7, 0x28-0x2F)
        if idx >= BP_RAS1_TREF0 && idx < BP_RAS1_TREF0 + BP_RAS1_TREF_COUNT {
            self.cur_tev_orders[idx - BP_RAS1_TREF0] = TevOrder::from_raw(val);
        }

        // TEV color registers (0xE0-0xE7): pairs of lo/hi writes
        if idx >= BP_TEV_REGISTERL_0 && idx <= BP_TEV_REGISTERL_0 + 7 {
            self.load_tev_register(idx, val);
        }

        // GEN_MODE, extract num TEV stages + cull mode
        if idx == BP_GEN_MODE {
            let gen_mode = GenMode::from_raw(val);
            let stages = gen_mode.num_tev_stages() + 1;
            tracing::debug!(num_tev_stages = stages, "GEN_MODE");
            self.cur_num_tev_stages = stages;
            self.resolve_konst_colors();
            renderer.exec(GxAction::SetCullMode(gen_mode.cull_mode()));
        }

        // TEV KSEL (constant color selection) registers: recalculate konst colors
        if idx >= BP_TEV_KSEL_0 && idx <= BP_TEV_KSEL_0 + 7 {
            self.resolve_konst_colors();
        }

        // TEV color register writes also affect konst colors
        if idx >= BP_TEV_REGISTERL_0 && idx <= BP_TEV_REGISTERL_0 + 7 {
            self.resolve_konst_colors();
        }

        // PE finish
        if idx == BP_PE_DONE && (val & BP_PE_DONE_FINISH_BIT) != 0 {
            self.raise_interrupt = true;
        }

        // PE token (0x47): store token value only
        if idx == BP_PE_TOKEN {
            self.pending_token = (val & 0xFFFF) as u16;
            self.token_dirty = true;
        }

        // PE token interrupt (0x48): store token value + raise interrupt
        if idx == BP_PE_TOKEN_INT {
            tracing::debug!(token = val & 0xFFFF, "PE token interrupt raised");
            self.pending_token = (val & 0xFFFF) as u16;
            self.token_dirty = true;
            self.raise_token_interrupt = true;
        }

        // Scissor registers (BP 0x20 = TL, 0x21 = BR, 0x59 = OFFSET).
        // An offset change also affects the effective viewport, so we refresh
        // both when the offset register is written.
        if idx == BP_SU_SCIS_TL || idx == BP_SU_SCIS_BR {
            self.recompute_scissor();
            renderer.exec(GxAction::SetScissor(self.cur_scissor));
        } else if idx == BP_SU_SCIS_OFFSET {
            self.recompute_scissor_offset();
            self.recompute_scissor();
            self.rebuild_viewport();
            renderer.exec(GxAction::SetScissor(self.cur_scissor));
            renderer.exec(GxAction::SetViewport(self.cur_viewport));
        }

        // EFB copy trigger (BP 0x52)
        if idx == BP_PE_COPY_CMD {
            self.efb_copy(renderer, ram, val);
        }
    }

    fn snapshot_texture(&mut self, renderer: &mut dyn RenderSink, ram: &[u8], slot: usize, image3_val: u32) {
        let image0_reg = if slot < 4 {
            BP_TX_SETIMAGE0_I0 + slot
        } else {
            BP_TX_SETIMAGE0_I4 + (slot - 4)
        };

        let image0 = TxSetImage0::from_raw(self.bp_regs[image0_reg]);
        let image3 = TxSetImage3::from_raw(image3_val);

        let mode0_reg = if slot < 4 {
            BP_TX_SETMODE0_I0 + slot
        } else {
            BP_TX_SETMODE0_I4 + (slot - 4)
        };
        let mode0 = TxSetMode0::from_raw(self.bp_regs[mode0_reg]);

        let width = (image0.width() + 1) as u32;
        let height = (image0.height() + 1) as u32;
        let ram_addr = image3.ram_addr();
        let format = image0.format();

        tracing::debug!(
            slot,
            width,
            height,
            format = format!("{:?}", format),
            ram_addr = format!("{ram_addr:#010X}"),
            wrap_s = format!("{:?}", mode0.wrap_s()),
            wrap_t = format!("{:?}", mode0.wrap_t()),
            "texture descriptor updated"
        );

        let tlut = self.cur_tluts[slot];
        let palette = slot_palette(&self.palette_mem, tlut.tmem_offset);

        let changed = self::texture_data_changed(
            &mut self.texture_hashes,
            ram,
            ram_addr,
            width,
            height,
            format,
            palette,
            tlut,
        );

        if changed {
            let desc = draw::TextureDescriptor {
                ram_addr,
                width,
                height,
                format,
                wrap_s: mode0.wrap_s(),
                wrap_t: mode0.wrap_t(),
                mag_filter: mode0.mag_filter(),
                min_filter: mode0.min_filter(),
            };
            renderer.exec(GxAction::LoadTexture {
                id: ram_addr as Address,
                width,
                height,
                rgba: texture::decode_to_rgba(ram, &desc, palette, tlut.format),
            });
        }

        self.cur_textures[slot] = Some(draw::TextureDescriptor {
            ram_addr,
            width,
            height,
            format,
            wrap_s: mode0.wrap_s(),
            wrap_t: mode0.wrap_t(),
            mag_filter: mode0.mag_filter(),
            min_filter: mode0.min_filter(),
        });

        renderer.exec(GxAction::SetTexture {
            slot,
            id: ram_addr as Address,
            wrap_s: mode0.wrap_s(),
            wrap_t: mode0.wrap_t(),
            mag_filter: mode0.mag_filter(),
            min_filter: mode0.min_filter(),
        });
    }

    fn load_tev_env(&mut self, idx: usize, val: u32) {
        let stage = (idx - BP_TEV_COLOR_ENV_0) / 2;
        if idx % 2 == 0 {
            let env = TevColorEnv::from_raw(val);
            tracing::debug!(
                stage,
                a = format!("{:?}", env.a()),
                b = format!("{:?}", env.b()),
                c = format!("{:?}", env.c()),
                d = format!("{:?}", env.d()),
                bias = format!("{:?}", env.bias()),
                sub = env.sub(),
                scale = format!("{:?}", env.scale()),
                dest = format!("{:?}", env.dest()),
                "TEV color env"
            );
            self.cur_tev_color_env[stage] = env;
        } else {
            let env = TevAlphaEnv::from_raw(val);
            tracing::debug!(
                stage,
                a = format!("{:?}", env.a()),
                b = format!("{:?}", env.b()),
                c = format!("{:?}", env.c()),
                d = format!("{:?}", env.d()),
                bias = format!("{:?}", env.bias()),
                sub = env.sub(),
                scale = format!("{:?}", env.scale()),
                dest = format!("{:?}", env.dest()),
                "TEV alpha env"
            );
            self.cur_tev_alpha_env[stage] = env;
        }
    }

    fn load_tev_register(&mut self, idx: usize, val: u32) {
        let reg_idx = (idx - BP_TEV_REGISTERL_0) / 2;
        if idx % 2 == 0 {
            let reg = TevRegisterL::from_raw(val);
            tracing::debug!(
                reg_idx,
                r = reg.r(),
                a = reg.a(),
                reg_type = format!("{:?}", reg.reg_type()),
                "TEV register lo"
            );
            match reg.reg_type() {
                TevRegType::Color => self.cur_tev_color_regs_lo[reg_idx] = reg,
                TevRegType::Constant => self.cur_tev_const_regs_lo[reg_idx] = reg,
            }
        } else {
            let reg = TevRegisterH::from_raw(val);
            tracing::debug!(
                reg_idx,
                g = reg.g(),
                b = reg.b(),
                reg_type = format!("{:?}", reg.reg_type()),
                "TEV register hi"
            );
            match reg.reg_type() {
                TevRegType::Color => self.cur_tev_color_regs_hi[reg_idx] = reg,
                TevRegType::Constant => self.cur_tev_const_regs_hi[reg_idx] = reg,
            }
        }
    }

    fn efb_copy(&mut self, renderer: &mut dyn RenderSink, ram: &mut [u8], trigger: u32) {
        let src = EfbCopySrc::from_raw(self.bp_regs[BP_PE_COPY_SRC]);
        let dims = EfbCopyDims::from_raw(self.bp_regs[BP_PE_COPY_DIMS]);
        let src_x = src.left() as u32;
        let src_y = src.top() as u32;
        let src_w = dims.width_minus1() as u32 + 1;
        let src_h = dims.height_minus1() as u32 + 1;

        let dest_addr = EfbCopyDst::from_raw(self.bp_regs[BP_PE_COPY_DST]).addr();
        let dest_stride = EfbCopyDstStride::from_raw(self.bp_regs[BP_PE_COPY_DST_STRIDE]).stride_bytes();

        let cmd = PeCopyCmd::from_raw(trigger);
        let copy_to_xfb = cmd.copy_to_xfb();
        let clear = cmd.clear();
        let half = cmd.half();

        let clear_ar = PeClearAr::from_raw(self.bp_regs[BP_PE_COPY_CLEAR_AR]);
        let clear_gb = PeClearGb::from_raw(self.bp_regs[BP_PE_COPY_CLEAR_GB]);
        let a = clear_ar.alpha() as f32 / 255.0;
        let r = clear_ar.red() as f32 / 255.0;
        let g = clear_gb.green() as f32 / 255.0;
        let b = clear_gb.blue() as f32 / 255.0;

        let clear_z = PeClearZ::from_raw(self.bp_regs[BP_PE_COPY_CLEAR_Z]).z() as f32 / 16777215.0;

        tracing::debug!(
            src_x,
            src_y,
            src_w,
            src_h,
            dest_addr = format!("{dest_addr:#010X}"),
            copy_to_xfb,
            clear,
            half,
            "EFB copy triggered"
        );

        if copy_to_xfb {
            let yscale_reg = DispCopyYScale::from_raw(self.bp_regs[BP_PE_COPY_YSCALE]).scale() as f32;
            let y_scale = if cmd.scale_invert() {
                if yscale_reg == 0.0 { 1.0 } else { 256.0 / yscale_reg }
            } else {
                yscale_reg / 256.0
            };
            let y_scale = if y_scale.is_finite() && y_scale > 0.0 {
                y_scale
            } else {
                1.0
            };
            let dst_h = (1.0 + dims.height_minus1() as f32 * y_scale).floor().max(1.0) as u32;
            let gamma = match cmd.gamma() {
                0 => 1.0,
                1 => 1.7,
                2 | 3 => 2.2,
                _ => 1.0,
            };
            // XFB copy: queue the copy for present_xfb() to compose at vblank,
            // and tell the renderer to snapshot the EFB region now.
            let id = self.xfb_copies.len() as u32;
            self.xfb_copies.push(super::XfbCopy {
                dest_addr,
                dest_stride,
                src_h,
            });
            renderer.exec(GxAction::CopyXfb {
                id,
                src_x,
                src_y,
                src_w,
                src_h,
                dst_h,
                gamma,
                clear,
                clear_color: [r, g, b, a],
                clear_z,
                color_update: self.cur_blend_mode.color_update(),
                alpha_update: self.cur_blend_mode.alpha_update(),
                z_update: self.cur_zmode.update_enable(),
                alpha_supported: self.cur_pe_control.pixel_format().has_alpha(),
            });
        } else {
            let copy_format = cmd.copy_format();
            // Per Dolphin BPFunctions::ClearScreen: the `clear` bit only
            // affects channels whose write mask is currently enabled.
            // Carry the masks along so the backend can gate correctly.
            let color_update = self.cur_blend_mode.color_update();
            let alpha_update = self.cur_blend_mode.alpha_update();
            let z_update = self.cur_zmode.update_enable();

            renderer.exec(GxAction::CopyEfbToTexture {
                dest_addr,
                src_x,
                src_y,
                src_w,
                src_h,
                copy_format,
                mipmap: half,
                stride: dest_stride,
                clear,
                clear_color: [r, g, b, a],
                clear_z,
                color_update,
                alpha_update,
                z_update,
                alpha_supported: self.cur_pe_control.pixel_format().has_alpha(),
                depth_copy: self.cur_pe_control.pixel_format().is_depth_only(),
            });

            // Default path (feature off): the renderer doesn't do a readback
            // and RAM at `dest_addr` is not modified, so "invalidating" the
            // texture at that address means dropping the hash so the next
            // `TX_SETIMAGE3` forces a fresh re-decode + re-upload. That
            // evicts any stale GPU texture / bind groups tied to the old
            // cache entry.
            self.texture_hashes.remove(&dest_addr);
            let _ = ram;

            // With `efb-writeback`: block until the renderer finishes the
            // readback + encode and ships the encoded bytes back. This
            // preserves ordering with subsequent FIFO commands (a
            // `TX_SETIMAGE3` at `dest_addr` immediately after this copy
            // sees up-to-date RAM + a freshly re-hashable texture).
            #[cfg(feature = "efb-writeback")]
            if let Some(rx) = &self.efb_writeback_rx {
                match rx.recv_timeout(Duration::from_secs(2)) {
                    Ok(wb) => {
                        texture::write_strided_copy_to_ram(
                            ram,
                            wb.dest_addr,
                            &wb.bytes,
                            wb.row_bytes,
                            wb.row_count,
                            wb.dest_stride_bytes,
                        );
                    }
                    Err(err) => {
                        tracing::warn!(?err, "efb writeback recv timed out");
                    }
                }
            }
        }
    }

    fn recompute_scissor(&mut self) {
        let tl = SuScisRect::from_raw(self.bp_regs[BP_SU_SCIS_TL]);
        let br = SuScisRect::from_raw(self.bp_regs[BP_SU_SCIS_BR]);

        let tl_x = tl.x() as i32 - 342;
        let tl_y = tl.y() as i32 - 342;
        let br_x = br.x() as i32 - 342 + 1; // BR is inclusive
        let br_y = br.y() as i32 - 342 + 1;

        // BP_SU_SCIS_OFFSET shifts the scissor (and viewport) origin in the
        // EFB. Games use it for tiled rendering: the logical scissor stays
        // the same, but the offset moves where that rectangle lands.
        let eff_tl_x = tl_x - self.cur_scissor_offset_x;
        let eff_tl_y = tl_y - self.cur_scissor_offset_y;
        let eff_br_x = br_x - self.cur_scissor_offset_x;
        let eff_br_y = br_y - self.cur_scissor_offset_y;

        let x = eff_tl_x.max(0) as u32;
        let y = eff_tl_y.max(0) as u32;
        let x2 = (eff_br_x.max(0) as u32).min(EFB_WIDTH);
        let y2 = (eff_br_y.max(0) as u32).min(EFB_HEIGHT);

        self.cur_scissor = draw::Scissor {
            x,
            y,
            w: x2.saturating_sub(x),
            h: y2.saturating_sub(y),
        };
    }

    fn recompute_scissor_offset(&mut self) {
        let reg = SuScisOffset::from_raw(self.bp_regs[BP_SU_SCIS_OFFSET]);
        self.cur_scissor_offset_x = reg.x() as i32 * 2 - 342;
        self.cur_scissor_offset_y = reg.y() as i32 * 2 - 342;
    }
}

fn slot_palette(palette_mem: &[u16], tmem_offset: u16) -> &[u16] {
    let base = (tmem_offset as usize) * TLUT_ENTRIES_PER_UNIT;
    palette_mem.get(base..).unwrap_or(&[])
}

/// Returns `true` when the raw texture data in RAM differs from the last
/// hash recorded for the given address.
fn texture_data_changed(
    hashes: &mut rustc_hash::FxHashMap<u32, u64>,
    ram: &[u8],
    addr: usize,
    width: u32,
    height: u32,
    format: draw::TextureFormat,
    palette: &[u16],
    tlut: draw::TlutRef,
) -> bool {
    let size = texture::raw_data_size(width, height, format);
    let Some(slice) = ram.get(addr..addr + size) else {
        tracing::warn!(addr, size, "texture_changed: RAM slice OOB, assuming changed");
        return true;
    };
    let mut hash = twox_hash::xxhash3_64::Hasher::oneshot(slice);
    if format.is_paletted() {
        let max_entries = match format {
            draw::TextureFormat::CI4 => 16,
            draw::TextureFormat::CI8 => 256,
            draw::TextureFormat::CI14 => 16384,
            _ => 0,
        };
        let take = max_entries.min(palette.len());
        let palette_bytes: &[u8] = bytemuck::cast_slice(&palette[..take]);
        hash ^= twox_hash::xxhash3_64::Hasher::oneshot(palette_bytes);
        // Palette pixel format is part of the visual state too, so fold it
        // into the hash or a format switch alone wouldn't force a redecode.
        hash ^= tlut.format as u64;
    }
    let prev = hashes.insert(addr as u32, hash);
    prev != Some(hash)
}

impl GraphicsProcessor {
    /// Service a write to BP_LOAD_TLUT1: pulls `count * 16` big-endian u16
    /// palette entries from main RAM (source address is BP_LOAD_TLUT0 << 5)
    /// into palette TMEM starting at `tmem_offset * 256`.
    fn load_tlut(&mut self, ram: &[u8], load_val: u32) {
        let tmem_offset = (load_val & 0x3FF) as usize;
        let count = ((load_val >> 10) & 0x7FF) as usize;
        let ram_base = ((self.bp_regs[BP_LOAD_TLUT0] as usize) & 0x00FF_FFFF) << 5;
        let entries = count * TLUT_LOAD_ENTRIES_PER_UNIT;
        let byte_count = entries * 2;
        let dst_base = tmem_offset * TLUT_ENTRIES_PER_UNIT;

        if entries == 0 {
            return;
        }
        if ram_base.saturating_add(byte_count) > ram.len() {
            tracing::warn!(
                ram_base = format!("{ram_base:#010X}"),
                byte_count,
                "LOADTLUT: source RAM range OOB, skipping"
            );
            return;
        }
        if dst_base.saturating_add(entries) > self.palette_mem.len() {
            tracing::warn!(
                dst_base,
                entries,
                tmem_limit = self.palette_mem.len(),
                "LOADTLUT: destination palette range OOB, skipping"
            );
            return;
        }

        let src = &ram[ram_base..ram_base + byte_count];
        let dst = &mut self.palette_mem[dst_base..dst_base + entries];
        for (entry, chunk) in dst.iter_mut().zip(src.chunks_exact(2)) {
            *entry = u16::from_be_bytes([chunk[0], chunk[1]]);
        }

        tracing::debug!(ram_base = format!("{ram_base:#010X}"), tmem_offset, entries, "LOADTLUT");
    }
}
