

================================================================
== Vitis HLS Report for 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop'
================================================================
* Date:           Fri Feb 14 09:59:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      520|      520|  5.200 us|  5.200 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop  |      518|      518|         8|          1|          1|   512|       yes|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 11 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 12 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten52 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten52"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 18 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten36"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 0, i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 0, i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 0, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 22 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i42.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten52_load = load i10 %indvar_flatten52" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 24 'load' 'indvar_flatten52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln73 = icmp_eq  i10 %indvar_flatten52_load, i10 512" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 25 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln73_1 = add i10 %indvar_flatten52_load, i10 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 26 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %dct_1d.exit49.i, void %for.inc50.i.preheader.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 27 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln73 = store i10 %add_ln73_1, i10 %indvar_flatten52" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 28 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i8 %indvar_flatten36" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 29 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 30 'load' 'n_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln73 = add i4 %i_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 33 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln39 = icmp_eq  i8 %indvar_flatten36_load, i8 64" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 34 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln73)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln55 = select i1 %icmp_ln39, i4 0, i4 %k_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 35 'select' 'select_ln55' <Predicate = (!icmp_ln73)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln55)   --->   "%xor_ln55 = xor i1 %icmp_ln39, i1 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 36 'xor' 'xor_ln55' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%icmp_ln41 = icmp_eq  i4 %n_load, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 37 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln73)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln55 = and i1 %icmp_ln41, i1 %xor_ln55" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 38 'and' 'and_ln55' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln73 = select i1 %icmp_ln39, i4 %add_ln73, i4 %i_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 39 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %select_ln73" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 40 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln39_1 = add i4 %select_ln55, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 41 'add' 'add_ln39_1' <Predicate = (!icmp_ln73)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%empty = or i1 %and_ln55, i1 %icmp_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 42 'or' 'empty' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.02ns)   --->   "%n_1_mid2 = select i1 %empty, i4 0, i4 %n_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 43 'select' 'n_1_mid2' <Predicate = (!icmp_ln73)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln39 = select i1 %and_ln55, i4 %add_ln39_1, i4 %select_ln55" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 44 'select' 'select_ln39' <Predicate = (!icmp_ln73)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 45 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln39 = add i8 %indvar_flatten36_load, i8 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 46 'add' 'add_ln39' <Predicate = (!icmp_ln73)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%select_ln39_2 = select i1 %icmp_ln39, i8 1, i8 %add_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 47 'select' 'select_ln39_2' <Predicate = (!icmp_ln73)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %select_ln73, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 48 'store' 'store_ln55' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln39 = store i8 %select_ln39_2, i8 %indvar_flatten36" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 49 'store' 'store_ln39' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 %select_ln39, i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 50 'store' 'store_ln32' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln39, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %select_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 52 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln46, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 53 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln46 = add i6 %tmp_s, i6 %zext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 54 'add' 'add_ln46' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i4 %n_1_mid2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 55 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln43 = add i6 %tmp_3, i6 %zext_ln43_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 56 'add' 'add_ln43' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i6 %add_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 57 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln43_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 58 'getelementptr' 'dct_coeff_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln44 = add i6 %tmp_s, i6 %zext_ln43_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 59 'add' 'add_ln44' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %add_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 60 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 61 'getelementptr' 'col_inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 62 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 63 'load' 'col_inbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln41 = add i4 %n_1_mid2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 64 'add' 'add_ln41' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.73ns)   --->   "%icmp_ln41_2 = icmp_eq  i4 %add_ln41, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 65 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %new.latch.for.inc.i42.i.split, void %last.iter.for.inc.i42.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 66 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 %add_ln41, i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 67 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 68 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 68 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i15 %coeff" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 69 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 70 'load' 'col_inbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %col_inbuf_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 71 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node tmp_2)   --->   "%mul_ln44 = mul i31 %sext_ln44, i31 %sext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 72 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node tmp_2)   --->   "%mul_ln44 = mul i31 %sext_ln44, i31 %sext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 73 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.79>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2_load = load i32 %tmp"   --->   Operation 74 'load' 'tmp_2_load' <Predicate = (!empty)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.69ns)   --->   "%tmp_2_mid2 = select i1 %empty, i32 0, i32 %tmp_2_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 75 'select' 'tmp_2_mid2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node tmp_2)   --->   "%mul_ln44 = mul i31 %sext_ln44, i31 %sext_ln43" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 76 'mul' 'mul_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into DSP with root node tmp_2)   --->   "%sext_ln44_2 = sext i31 %mul_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 77 'sext' 'sext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_2 = add i32 %sext_ln44_2, i32 %tmp_2_mid2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 78 'add' 'tmp_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.56>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %add_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 81 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 82 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 83 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_2 = add i32 %sext_ln44_2, i32 %tmp_2_mid2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 84 'add' 'tmp_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %tmp_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 85 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.46ns)   --->   "%add_ln46_1 = add i29 %trunc_ln41, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 86 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln46_1, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 87 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %tmp_2, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 88 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.i42.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 89 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 90 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln46 = store i16 %trunc_ln46_1, i6 %col_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 90 'store' 'store_ln46' <Predicate = (icmp_ln41_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln41 = br void %new.latch.for.inc.i42.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:41->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 91 'br' 'br_ln41' <Predicate = (icmp_ln41_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten52' [10]  (1.588 ns)
	'load' operation 10 bit ('indvar_flatten52_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on local variable 'indvar_flatten52' [19]  (0.000 ns)
	'add' operation 10 bit ('add_ln73_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [21]  (1.731 ns)
	'store' operation 0 bit ('store_ln73', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) of variable 'add_ln73_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 on local variable 'indvar_flatten52' [77]  (1.588 ns)

 <State 2>: 7.286ns
The critical path consists of the following:
	'load' operation 8 bit ('indvar_flatten36_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on local variable 'indvar_flatten36' [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln39', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [31]  (1.915 ns)
	'select' operation 4 bit ('select_ln55', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [32]  (1.024 ns)
	'add' operation 4 bit ('add_ln39_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [38]  (1.735 ns)
	'select' operation 4 bit ('select_ln39', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [42]  (1.024 ns)
	'store' operation 0 bit ('store_ln32', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) of variable 'select_ln39', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 on local variable 'k', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 [80]  (1.588 ns)

 <State 3>: 5.079ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln44', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [54]  (1.825 ns)
	'getelementptr' operation 6 bit ('col_inbuf_addr', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [56]  (0.000 ns)
	'load' operation 16 bit ('col_inbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on array 'col_inbuf' [60]  (3.254 ns)

 <State 4>: 4.304ns
The critical path consists of the following:
	'load' operation 16 bit ('col_inbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on array 'col_inbuf' [60]  (3.254 ns)
	'mul' operation 31 bit of DSP[64] ('mul_ln44', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [62]  (1.050 ns)

 <State 5>: 1.050ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[64] ('mul_ln44', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [62]  (1.050 ns)

 <State 6>: 2.798ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp_2_load') on local variable 'tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:33->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 [24]  (0.000 ns)
	'select' operation 32 bit ('tmp_2_mid2', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [41]  (0.698 ns)
	'add' operation 32 bit of DSP[64] ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [64]  (2.100 ns)

 <State 7>: 4.563ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[64] ('tmp', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [64]  (2.100 ns)
	'add' operation 29 bit ('add_ln46_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [68]  (2.463 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln46', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) of variable 'trunc_ln46_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 on array 'col_outbuf' [72]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
