
f756zg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009814  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  080099e8  080099e8  000199e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009dec  08009dec  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009dec  08009dec  00019dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009df4  08009df4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009df4  08009df4  00019df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009df8  08009df8  00019df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009dfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008364  200001dc  08009fd8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008540  08009fd8  00028540  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000146ef  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f4d  00000000  00000000  000348fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  00037848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f50  00000000  00000000  000388e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d4e  00000000  00000000  00039830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000146e5  00000000  00000000  0006257e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa134  00000000  00000000  00076c63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00170d97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052ec  00000000  00000000  00170dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080099cc 	.word	0x080099cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080099cc 	.word	0x080099cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ef2:	4b21      	ldr	r3, [pc, #132]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000ef4:	4a21      	ldr	r2, [pc, #132]	; (8000f7c <MX_ADC1_Init+0x9c>)
 8000ef6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000efa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000efe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f00:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f06:	4b1c      	ldr	r3, [pc, #112]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f12:	4b19      	ldr	r3, [pc, #100]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f1a:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f20:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f22:	4a17      	ldr	r2, [pc, #92]	; (8000f80 <MX_ADC1_Init+0xa0>)
 8000f24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f2c:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f32:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f40:	480d      	ldr	r0, [pc, #52]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f42:	f002 fa1d 	bl	8003380 <HAL_ADC_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f4c:	f001 fd10 	bl	8002970 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f58:	2307      	movs	r3, #7
 8000f5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4805      	ldr	r0, [pc, #20]	; (8000f78 <MX_ADC1_Init+0x98>)
 8000f62:	f002 fa51 	bl	8003408 <HAL_ADC_ConfigChannel>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f6c:	f001 fd00 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000210 	.word	0x20000210
 8000f7c:	40012000 	.word	0x40012000
 8000f80:	0f000001 	.word	0x0f000001

08000f84 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a2d      	ldr	r2, [pc, #180]	; (8001058 <HAL_ADC_MspInit+0xd4>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d153      	bne.n	800104e <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fa6:	4b2d      	ldr	r3, [pc, #180]	; (800105c <HAL_ADC_MspInit+0xd8>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	4a2c      	ldr	r2, [pc, #176]	; (800105c <HAL_ADC_MspInit+0xd8>)
 8000fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fb2:	4b2a      	ldr	r3, [pc, #168]	; (800105c <HAL_ADC_MspInit+0xd8>)
 8000fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	4b27      	ldr	r3, [pc, #156]	; (800105c <HAL_ADC_MspInit+0xd8>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4a26      	ldr	r2, [pc, #152]	; (800105c <HAL_ADC_MspInit+0xd8>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4b24      	ldr	r3, [pc, #144]	; (800105c <HAL_ADC_MspInit+0xd8>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = vector_Pin;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(vector_GPIO_Port, &GPIO_InitStruct);
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	481d      	ldr	r0, [pc, #116]	; (8001060 <HAL_ADC_MspInit+0xdc>)
 8000fea:	f003 f84d 	bl	8004088 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000fee:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8000ff0:	4a1d      	ldr	r2, [pc, #116]	; (8001068 <HAL_ADC_MspInit+0xe4>)
 8000ff2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000ff4:	4b1b      	ldr	r3, [pc, #108]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001000:	4b18      	ldr	r3, [pc, #96]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001002:	2200      	movs	r2, #0
 8001004:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001006:	4b17      	ldr	r3, [pc, #92]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001008:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800100c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800100e:	4b15      	ldr	r3, [pc, #84]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001010:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001014:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001016:	4b13      	ldr	r3, [pc, #76]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001018:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800101c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800101e:	4b11      	ldr	r3, [pc, #68]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001020:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001024:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001026:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001028:	2200      	movs	r2, #0
 800102a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800102c:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 800102e:	2200      	movs	r2, #0
 8001030:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001032:	480c      	ldr	r0, [pc, #48]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001034:	f002 fd3e 	bl	8003ab4 <HAL_DMA_Init>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800103e:	f001 fc97 	bl	8002970 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a07      	ldr	r2, [pc, #28]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 8001046:	639a      	str	r2, [r3, #56]	; 0x38
 8001048:	4a06      	ldr	r2, [pc, #24]	; (8001064 <HAL_ADC_MspInit+0xe0>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800104e:	bf00      	nop
 8001050:	3728      	adds	r7, #40	; 0x28
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40012000 	.word	0x40012000
 800105c:	40023800 	.word	0x40023800
 8001060:	40020000 	.word	0x40020000
 8001064:	20000258 	.word	0x20000258
 8001068:	40026410 	.word	0x40026410

0800106c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001072:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <MX_DMA_Init+0x38>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	4a0b      	ldr	r2, [pc, #44]	; (80010a4 <MX_DMA_Init+0x38>)
 8001078:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800107c:	6313      	str	r3, [r2, #48]	; 0x30
 800107e:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <MX_DMA_Init+0x38>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2100      	movs	r1, #0
 800108e:	2038      	movs	r0, #56	; 0x38
 8001090:	f002 fcd9 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001094:	2038      	movs	r0, #56	; 0x38
 8001096:	f002 fcf2 	bl	8003a7e <HAL_NVIC_EnableIRQ>

}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40023800 	.word	0x40023800

080010a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
 80010bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010be:	4b70      	ldr	r3, [pc, #448]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	4a6f      	ldr	r2, [pc, #444]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010c8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ca:	4b6d      	ldr	r3, [pc, #436]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	4b6a      	ldr	r3, [pc, #424]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a69      	ldr	r2, [pc, #420]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b67      	ldr	r3, [pc, #412]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ee:	4b64      	ldr	r3, [pc, #400]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	4a63      	ldr	r2, [pc, #396]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010f4:	f043 0302 	orr.w	r3, r3, #2
 80010f8:	6313      	str	r3, [r2, #48]	; 0x30
 80010fa:	4b61      	ldr	r3, [pc, #388]	; (8001280 <MX_GPIO_Init+0x1d8>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001106:	4b5e      	ldr	r3, [pc, #376]	; (8001280 <MX_GPIO_Init+0x1d8>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a5d      	ldr	r2, [pc, #372]	; (8001280 <MX_GPIO_Init+0x1d8>)
 800110c:	f043 0308 	orr.w	r3, r3, #8
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b5b      	ldr	r3, [pc, #364]	; (8001280 <MX_GPIO_Init+0x1d8>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0308 	and.w	r3, r3, #8
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800111e:	4b58      	ldr	r3, [pc, #352]	; (8001280 <MX_GPIO_Init+0x1d8>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a57      	ldr	r2, [pc, #348]	; (8001280 <MX_GPIO_Init+0x1d8>)
 8001124:	f043 0310 	orr.w	r3, r3, #16
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b55      	ldr	r3, [pc, #340]	; (8001280 <MX_GPIO_Init+0x1d8>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f003 0310 	and.w	r3, r3, #16
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, car1_Pin|car2_Pin|knife1_Pin|knife2_Pin
 8001136:	2200      	movs	r2, #0
 8001138:	f640 41e6 	movw	r1, #3302	; 0xce6
 800113c:	4851      	ldr	r0, [pc, #324]	; (8001284 <MX_GPIO_Init+0x1dc>)
 800113e:	f003 f967 	bl	8004410 <HAL_GPIO_WritePin>
                          |fenzha_Pin|hezha_Pin|backup_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001148:	484f      	ldr	r0, [pc, #316]	; (8001288 <MX_GPIO_Init+0x1e0>)
 800114a:	f003 f961 	bl	8004410 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(chuneng_GPIO_Port, chuneng_Pin, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	2110      	movs	r1, #16
 8001152:	484c      	ldr	r0, [pc, #304]	; (8001284 <MX_GPIO_Init+0x1dc>)
 8001154:	f003 f95c 	bl	8004410 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = car1_Pin|car2_Pin|knife1_Pin|knife2_Pin
 8001158:	f640 43e6 	movw	r3, #3302	; 0xce6
 800115c:	617b      	str	r3, [r7, #20]
                          |fenzha_Pin|hezha_Pin|backup_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115e:	2301      	movs	r3, #1
 8001160:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001166:	2300      	movs	r3, #0
 8001168:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	4844      	ldr	r0, [pc, #272]	; (8001284 <MX_GPIO_Init+0x1dc>)
 8001172:	f002 ff89 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD12 PD13
                           PD14 PD15 PD4 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12|GPIO_PIN_13
 8001176:	f24f 3330 	movw	r3, #62256	; 0xf330
 800117a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117c:	2300      	movs	r3, #0
 800117e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001180:	2302      	movs	r3, #2
 8001182:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4619      	mov	r1, r3
 800118a:	4840      	ldr	r0, [pc, #256]	; (800128c <MX_GPIO_Init+0x1e4>)
 800118c:	f002 ff7c 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD1 PD2
                           PD3 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_1|GPIO_PIN_2
 8001190:	f640 43ce 	movw	r3, #3278	; 0xcce
 8001194:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001196:	4b3e      	ldr	r3, [pc, #248]	; (8001290 <MX_GPIO_Init+0x1e8>)
 8001198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800119a:	2301      	movs	r3, #1
 800119c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800119e:	f107 0314 	add.w	r3, r7, #20
 80011a2:	4619      	mov	r1, r3
 80011a4:	4839      	ldr	r0, [pc, #228]	; (800128c <MX_GPIO_Init+0x1e4>)
 80011a6:	f002 ff6f 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b0:	2301      	movs	r3, #1
 80011b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b8:	2300      	movs	r3, #0
 80011ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	4619      	mov	r1, r3
 80011c2:	4831      	ldr	r0, [pc, #196]	; (8001288 <MX_GPIO_Init+0x1e0>)
 80011c4:	f002 ff60 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = chuneng_Pin;
 80011c8:	2310      	movs	r3, #16
 80011ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d4:	2303      	movs	r3, #3
 80011d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(chuneng_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4619      	mov	r1, r3
 80011de:	4829      	ldr	r0, [pc, #164]	; (8001284 <MX_GPIO_Init+0x1dc>)
 80011e0:	f002 ff52 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = onekey_1_Pin|onekey_2_Pin;
 80011e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011ee:	2302      	movs	r3, #2
 80011f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4822      	ldr	r0, [pc, #136]	; (8001284 <MX_GPIO_Init+0x1dc>)
 80011fa:	f002 ff45 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011fe:	2301      	movs	r3, #1
 8001200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001202:	4b23      	ldr	r3, [pc, #140]	; (8001290 <MX_GPIO_Init+0x1e8>)
 8001204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001206:	2301      	movs	r3, #1
 8001208:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	4820      	ldr	r0, [pc, #128]	; (8001294 <MX_GPIO_Init+0x1ec>)
 8001212:	f002 ff39 	bl	8004088 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8001216:	2200      	movs	r2, #0
 8001218:	2102      	movs	r1, #2
 800121a:	2006      	movs	r0, #6
 800121c:	f002 fc13 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001220:	2006      	movs	r0, #6
 8001222:	f002 fc2c 	bl	8003a7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 0);
 8001226:	2200      	movs	r2, #0
 8001228:	2102      	movs	r1, #2
 800122a:	2007      	movs	r0, #7
 800122c:	f002 fc0b 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001230:	2007      	movs	r0, #7
 8001232:	f002 fc24 	bl	8003a7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2102      	movs	r1, #2
 800123a:	2008      	movs	r0, #8
 800123c:	f002 fc03 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001240:	2008      	movs	r0, #8
 8001242:	f002 fc1c 	bl	8003a7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2102      	movs	r1, #2
 800124a:	2009      	movs	r0, #9
 800124c:	f002 fbfb 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001250:	2009      	movs	r0, #9
 8001252:	f002 fc14 	bl	8003a7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2102      	movs	r1, #2
 800125a:	2017      	movs	r0, #23
 800125c:	f002 fbf3 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001260:	2017      	movs	r0, #23
 8001262:	f002 fc0c 	bl	8003a7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2102      	movs	r1, #2
 800126a:	2028      	movs	r0, #40	; 0x28
 800126c:	f002 fbeb 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001270:	2028      	movs	r0, #40	; 0x28
 8001272:	f002 fc04 	bl	8003a7e <HAL_NVIC_EnableIRQ>

}
 8001276:	bf00      	nop
 8001278:	3728      	adds	r7, #40	; 0x28
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	40020400 	.word	0x40020400
 8001288:	40020000 	.word	0x40020000
 800128c:	40020c00 	.word	0x40020c00
 8001290:	10110000 	.word	0x10110000
 8001294:	40021000 	.word	0x40021000

08001298 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80012a0:	1d39      	adds	r1, r7, #4
 80012a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012a6:	2201      	movs	r2, #1
 80012a8:	4803      	ldr	r0, [pc, #12]	; (80012b8 <__io_putchar+0x20>)
 80012aa:	f005 fa45 	bl	8006738 <HAL_UART_Transmit>
  return ch;
 80012ae:	687b      	ldr	r3, [r7, #4]
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200084b4 	.word	0x200084b4

080012bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c0:	f001 ffdd 	bl	800327e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c4:	f000 f94e 	bl	8001564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c8:	f7ff feee 	bl	80010a8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80012cc:	f001 fe16 	bl	8002efc <MX_USART1_UART_Init>
  MX_DMA_Init();
 80012d0:	f7ff fecc 	bl	800106c <MX_DMA_Init>
  MX_ADC1_Init();
 80012d4:	f7ff fe04 	bl	8000ee0 <MX_ADC1_Init>
  MX_TIM3_Init();
 80012d8:	f001 fcc6 	bl	8002c68 <MX_TIM3_Init>
  MX_TIM14_Init();
 80012dc:	f001 fd58 	bl	8002d90 <MX_TIM14_Init>
  MX_TIM6_Init();
 80012e0:	f001 fd1e 	bl	8002d20 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 80012e4:	f001 fe3a 	bl	8002f5c <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80012e8:	f000 f9ce 	bl	8001688 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  //  HAL_ADC_Start(&hadc1);//ADC
  //  HAL_ADC_PollForConversion(&hadc1, 10);
  //PB0    ??
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //A03  ??????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????
 80012ec:	2108      	movs	r1, #8
 80012ee:	4898      	ldr	r0, [pc, #608]	; (8001550 <main+0x294>)
 80012f0:	f004 fa28 	bl	8005744 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80012f4:	4b96      	ldr	r3, [pc, #600]	; (8001550 <main+0x294>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2200      	movs	r2, #0
 80012fa:	63da      	str	r2, [r3, #60]	; 0x3c
  // HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); //A05 ?????????????????????????????????????????? ????????????????????????????????????????????????????????????????????????????????????
  // __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
  // HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //A06 ?????????????????????????????????????????? ??????????????????????????????????????????
  // __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
  //
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); //A07 
 80012fc:	2201      	movs	r2, #1
 80012fe:	2110      	movs	r1, #16
 8001300:	4894      	ldr	r0, [pc, #592]	; (8001554 <main+0x298>)
 8001302:	f003 f885 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET); //A09 
 8001306:	2201      	movs	r2, #1
 8001308:	2120      	movs	r1, #32
 800130a:	4892      	ldr	r0, [pc, #584]	; (8001554 <main+0x298>)
 800130c:	f003 f880 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); //A10 
 8001310:	2201      	movs	r2, #1
 8001312:	2140      	movs	r1, #64	; 0x40
 8001314:	488f      	ldr	r0, [pc, #572]	; (8001554 <main+0x298>)
 8001316:	f003 f87b 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); //A11 ??????????????????????????????????????????
 800131a:	2201      	movs	r2, #1
 800131c:	2180      	movs	r1, #128	; 0x80
 800131e:	488d      	ldr	r0, [pc, #564]	; (8001554 <main+0x298>)
 8001320:	f003 f876 	bl	8004410 <HAL_GPIO_WritePin>

  // PB8 PB9 Pullup ????????????????????? ?????????????????????  Pulldown ????????????????????? ?????????????????????
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);    //
 8001324:	2201      	movs	r2, #1
 8001326:	2102      	movs	r1, #2
 8001328:	488a      	ldr	r0, [pc, #552]	; (8001554 <main+0x298>)
 800132a:	f003 f871 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  //
 800132e:	2200      	movs	r2, #0
 8001330:	2104      	movs	r1, #4
 8001332:	4888      	ldr	r0, [pc, #544]	; (8001554 <main+0x298>)
 8001334:	f003 f86c 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 8001338:	2201      	movs	r2, #1
 800133a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800133e:	4885      	ldr	r0, [pc, #532]	; (8001554 <main+0x298>)
 8001340:	f003 f866 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800134a:	4882      	ldr	r0, [pc, #520]	; (8001554 <main+0x298>)
 800134c:	f003 f860 	bl	8004410 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001350:	2201      	movs	r2, #1
 8001352:	2102      	movs	r1, #2
 8001354:	4880      	ldr	r0, [pc, #512]	; (8001558 <main+0x29c>)
 8001356:	f003 f85b 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);   //
 800135a:	2201      	movs	r2, #1
 800135c:	2104      	movs	r1, #4
 800135e:	487e      	ldr	r0, [pc, #504]	; (8001558 <main+0x29c>)
 8001360:	f003 f856 	bl	8004410 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET); //
 8001364:	2201      	movs	r2, #1
 8001366:	2101      	movs	r1, #1
 8001368:	487b      	ldr	r0, [pc, #492]	; (8001558 <main+0x29c>)
 800136a:	f003 f851 	bl	8004410 <HAL_GPIO_WritePin>
    //     	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
    //     	 Delay_ms(1000);
    //     statesum = statesum+1;
    //     printf("%d\n",statesum);
    // HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);   //
    pbx[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);   //pwm speed
 800136e:	2101      	movs	r1, #1
 8001370:	4878      	ldr	r0, [pc, #480]	; (8001554 <main+0x298>)
 8001372:	f003 f835 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001376:	4603      	mov	r3, r0
 8001378:	461a      	mov	r2, r3
 800137a:	4b78      	ldr	r3, [pc, #480]	; (800155c <main+0x2a0>)
 800137c:	601a      	str	r2, [r3, #0]
    pbx[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);   //PB1 car1
 800137e:	2102      	movs	r1, #2
 8001380:	4874      	ldr	r0, [pc, #464]	; (8001554 <main+0x298>)
 8001382:	f003 f82d 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001386:	4603      	mov	r3, r0
 8001388:	461a      	mov	r2, r3
 800138a:	4b74      	ldr	r3, [pc, #464]	; (800155c <main+0x2a0>)
 800138c:	605a      	str	r2, [r3, #4]
    pbx[2] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2);   //PB2 car2
 800138e:	2104      	movs	r1, #4
 8001390:	4870      	ldr	r0, [pc, #448]	; (8001554 <main+0x298>)
 8001392:	f003 f825 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	4b70      	ldr	r3, [pc, #448]	; (800155c <main+0x2a0>)
 800139c:	609a      	str	r2, [r3, #8]
    pbx[3] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);   //A14                                         5    [  ]
 800139e:	2108      	movs	r1, #8
 80013a0:	486c      	ldr	r0, [pc, #432]	; (8001554 <main+0x298>)
 80013a2:	f003 f81d 	bl	80043e0 <HAL_GPIO_ReadPin>
 80013a6:	4603      	mov	r3, r0
 80013a8:	461a      	mov	r2, r3
 80013aa:	4b6c      	ldr	r3, [pc, #432]	; (800155c <main+0x2a0>)
 80013ac:	60da      	str	r2, [r3, #12]
    pbx[4] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);   //A23??????????????????????????????????????????                 {?}
 80013ae:	2110      	movs	r1, #16
 80013b0:	4868      	ldr	r0, [pc, #416]	; (8001554 <main+0x298>)
 80013b2:	f003 f815 	bl	80043e0 <HAL_GPIO_ReadPin>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b68      	ldr	r3, [pc, #416]	; (800155c <main+0x2a0>)
 80013bc:	611a      	str	r2, [r3, #16]
    pbx[5] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);   //A24??????????????????????????????????????????                 {?}
 80013be:	2120      	movs	r1, #32
 80013c0:	4864      	ldr	r0, [pc, #400]	; (8001554 <main+0x298>)
 80013c2:	f003 f80d 	bl	80043e0 <HAL_GPIO_ReadPin>
 80013c6:	4603      	mov	r3, r0
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b64      	ldr	r3, [pc, #400]	; (800155c <main+0x2a0>)
 80013cc:	615a      	str	r2, [r3, #20]
    pbx[6] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);   //A25??????????????????????????????????????????                                6    [  ]
 80013ce:	2140      	movs	r1, #64	; 0x40
 80013d0:	4860      	ldr	r0, [pc, #384]	; (8001554 <main+0x298>)
 80013d2:	f003 f805 	bl	80043e0 <HAL_GPIO_ReadPin>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	4b60      	ldr	r3, [pc, #384]	; (800155c <main+0x2a0>)
 80013dc:	619a      	str	r2, [r3, #24]
    pbx[7] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7);   //A26??????????????????????????????????????????                                7    [  ]
 80013de:	2180      	movs	r1, #128	; 0x80
 80013e0:	485c      	ldr	r0, [pc, #368]	; (8001554 <main+0x298>)
 80013e2:	f002 fffd 	bl	80043e0 <HAL_GPIO_ReadPin>
 80013e6:	4603      	mov	r3, r0
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b5c      	ldr	r3, [pc, #368]	; (800155c <main+0x2a0>)
 80013ec:	61da      	str	r2, [r3, #28]
    pbx[8] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8);   //A08   A27??????????????????????????????????????????       4   [  ]
 80013ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013f2:	4858      	ldr	r0, [pc, #352]	; (8001554 <main+0x298>)
 80013f4:	f002 fff4 	bl	80043e0 <HAL_GPIO_ReadPin>
 80013f8:	4603      	mov	r3, r0
 80013fa:	461a      	mov	r2, r3
 80013fc:	4b57      	ldr	r3, [pc, #348]	; (800155c <main+0x2a0>)
 80013fe:	621a      	str	r2, [r3, #32]
    pbx[9] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9);   //A12   A21                    1    [  ]
 8001400:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001404:	4853      	ldr	r0, [pc, #332]	; (8001554 <main+0x298>)
 8001406:	f002 ffeb 	bl	80043e0 <HAL_GPIO_ReadPin>
 800140a:	4603      	mov	r3, r0
 800140c:	461a      	mov	r2, r3
 800140e:	4b53      	ldr	r3, [pc, #332]	; (800155c <main+0x2a0>)
 8001410:	625a      	str	r2, [r3, #36]	; 0x24
    pbx[10] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10); // PB11 knife1
 8001412:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001416:	484f      	ldr	r0, [pc, #316]	; (8001554 <main+0x298>)
 8001418:	f002 ffe2 	bl	80043e0 <HAL_GPIO_ReadPin>
 800141c:	4603      	mov	r3, r0
 800141e:	461a      	mov	r2, r3
 8001420:	4b4e      	ldr	r3, [pc, #312]	; (800155c <main+0x2a0>)
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
    pbx[11] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11); // PB12 knife2
 8001424:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001428:	484a      	ldr	r0, [pc, #296]	; (8001554 <main+0x298>)
 800142a:	f002 ffd9 	bl	80043e0 <HAL_GPIO_ReadPin>
 800142e:	4603      	mov	r3, r0
 8001430:	461a      	mov	r2, r3
 8001432:	4b4a      	ldr	r3, [pc, #296]	; (800155c <main+0x2a0>)
 8001434:	62da      	str	r2, [r3, #44]	; 0x2c

    pdx[0] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_0);   //A08   A27??????????????????????????????????????????       4   [  ]
 8001436:	2101      	movs	r1, #1
 8001438:	4847      	ldr	r0, [pc, #284]	; (8001558 <main+0x29c>)
 800143a:	f002 ffd1 	bl	80043e0 <HAL_GPIO_ReadPin>
 800143e:	4603      	mov	r3, r0
 8001440:	461a      	mov	r2, r3
 8001442:	4b47      	ldr	r3, [pc, #284]	; (8001560 <main+0x2a4>)
 8001444:	601a      	str	r2, [r3, #0]
    pdx[1] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_1);   //A12   A21                    1    [  ]
 8001446:	2102      	movs	r1, #2
 8001448:	4843      	ldr	r0, [pc, #268]	; (8001558 <main+0x29c>)
 800144a:	f002 ffc9 	bl	80043e0 <HAL_GPIO_ReadPin>
 800144e:	4603      	mov	r3, r0
 8001450:	461a      	mov	r2, r3
 8001452:	4b43      	ldr	r3, [pc, #268]	; (8001560 <main+0x2a4>)
 8001454:	605a      	str	r2, [r3, #4]
    pdx[2] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2);   //A13                                     2    [  ]
 8001456:	2104      	movs	r1, #4
 8001458:	483f      	ldr	r0, [pc, #252]	; (8001558 <main+0x29c>)
 800145a:	f002 ffc1 	bl	80043e0 <HAL_GPIO_ReadPin>
 800145e:	4603      	mov	r3, r0
 8001460:	461a      	mov	r2, r3
 8001462:	4b3f      	ldr	r3, [pc, #252]	; (8001560 <main+0x2a4>)
 8001464:	609a      	str	r2, [r3, #8]
    pdx[3] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_3);   //A14                                         5    [  ]
 8001466:	2108      	movs	r1, #8
 8001468:	483b      	ldr	r0, [pc, #236]	; (8001558 <main+0x29c>)
 800146a:	f002 ffb9 	bl	80043e0 <HAL_GPIO_ReadPin>
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	4b3b      	ldr	r3, [pc, #236]	; (8001560 <main+0x2a4>)
 8001474:	60da      	str	r2, [r3, #12]
    pdx[4] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);   //A23??????????????????????????????????????????                 {?}
 8001476:	2110      	movs	r1, #16
 8001478:	4837      	ldr	r0, [pc, #220]	; (8001558 <main+0x29c>)
 800147a:	f002 ffb1 	bl	80043e0 <HAL_GPIO_ReadPin>
 800147e:	4603      	mov	r3, r0
 8001480:	461a      	mov	r2, r3
 8001482:	4b37      	ldr	r3, [pc, #220]	; (8001560 <main+0x2a4>)
 8001484:	611a      	str	r2, [r3, #16]
    pdx[5] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);   //A24??????????????????????????????????????????                 {?}
 8001486:	2120      	movs	r1, #32
 8001488:	4833      	ldr	r0, [pc, #204]	; (8001558 <main+0x29c>)
 800148a:	f002 ffa9 	bl	80043e0 <HAL_GPIO_ReadPin>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	4b33      	ldr	r3, [pc, #204]	; (8001560 <main+0x2a4>)
 8001494:	615a      	str	r2, [r3, #20]
    pdx[6] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6);   //A25??????????????????????????????????????????                                6    [  ]
 8001496:	2140      	movs	r1, #64	; 0x40
 8001498:	482f      	ldr	r0, [pc, #188]	; (8001558 <main+0x29c>)
 800149a:	f002 ffa1 	bl	80043e0 <HAL_GPIO_ReadPin>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b2f      	ldr	r3, [pc, #188]	; (8001560 <main+0x2a4>)
 80014a4:	619a      	str	r2, [r3, #24]
    pdx[7] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_7);   //A26??????????????????????????????????????????                                7    [  ]
 80014a6:	2180      	movs	r1, #128	; 0x80
 80014a8:	482b      	ldr	r0, [pc, #172]	; (8001558 <main+0x29c>)
 80014aa:	f002 ff99 	bl	80043e0 <HAL_GPIO_ReadPin>
 80014ae:	4603      	mov	r3, r0
 80014b0:	461a      	mov	r2, r3
 80014b2:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <main+0x2a4>)
 80014b4:	61da      	str	r2, [r3, #28]
    pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);   //A27??????????????????????????????????????????                     {?}
 80014b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ba:	4827      	ldr	r0, [pc, #156]	; (8001558 <main+0x29c>)
 80014bc:	f002 ff90 	bl	80043e0 <HAL_GPIO_ReadPin>
 80014c0:	4603      	mov	r3, r0
 80014c2:	461a      	mov	r2, r3
 80014c4:	4b26      	ldr	r3, [pc, #152]	; (8001560 <main+0x2a4>)
 80014c6:	621a      	str	r2, [r3, #32]
    pdx[9] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);   //A29                       {?}
 80014c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014cc:	4822      	ldr	r0, [pc, #136]	; (8001558 <main+0x29c>)
 80014ce:	f002 ff87 	bl	80043e0 <HAL_GPIO_ReadPin>
 80014d2:	4603      	mov	r3, r0
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b22      	ldr	r3, [pc, #136]	; (8001560 <main+0x2a4>)
 80014d8:	625a      	str	r2, [r3, #36]	; 0x24
    pdx[10] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_10); //A30??????????????????????????????????????????                               8    [  ]
 80014da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014de:	481e      	ldr	r0, [pc, #120]	; (8001558 <main+0x29c>)
 80014e0:	f002 ff7e 	bl	80043e0 <HAL_GPIO_ReadPin>
 80014e4:	4603      	mov	r3, r0
 80014e6:	461a      	mov	r2, r3
 80014e8:	4b1d      	ldr	r3, [pc, #116]	; (8001560 <main+0x2a4>)
 80014ea:	629a      	str	r2, [r3, #40]	; 0x28
    pdx[11] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_11); //A31??????????????????????????????????????????                               3    [  ]
 80014ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014f0:	4819      	ldr	r0, [pc, #100]	; (8001558 <main+0x29c>)
 80014f2:	f002 ff75 	bl	80043e0 <HAL_GPIO_ReadPin>
 80014f6:	4603      	mov	r3, r0
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b19      	ldr	r3, [pc, #100]	; (8001560 <main+0x2a4>)
 80014fc:	62da      	str	r2, [r3, #44]	; 0x2c
    pdx[12] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_12); //A32??????????????????????????????????????????)      {?}
 80014fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001502:	4815      	ldr	r0, [pc, #84]	; (8001558 <main+0x29c>)
 8001504:	f002 ff6c 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001508:	4603      	mov	r3, r0
 800150a:	461a      	mov	r2, r3
 800150c:	4b14      	ldr	r3, [pc, #80]	; (8001560 <main+0x2a4>)
 800150e:	631a      	str	r2, [r3, #48]	; 0x30
    pdx[13] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13); //A33??????????????????????????????????????????)      {?}
 8001510:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001514:	4810      	ldr	r0, [pc, #64]	; (8001558 <main+0x29c>)
 8001516:	f002 ff63 	bl	80043e0 <HAL_GPIO_ReadPin>
 800151a:	4603      	mov	r3, r0
 800151c:	461a      	mov	r2, r3
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <main+0x2a4>)
 8001520:	635a      	str	r2, [r3, #52]	; 0x34
    pdx[14] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14); //A34??????????????????????????????????????????   A32     {?}
 8001522:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001526:	480c      	ldr	r0, [pc, #48]	; (8001558 <main+0x29c>)
 8001528:	f002 ff5a 	bl	80043e0 <HAL_GPIO_ReadPin>
 800152c:	4603      	mov	r3, r0
 800152e:	461a      	mov	r2, r3
 8001530:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <main+0x2a4>)
 8001532:	639a      	str	r2, [r3, #56]	; 0x38
    pdx[15] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15); //A35??????????????????????????????????????????                  {?}
 8001534:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001538:	4807      	ldr	r0, [pc, #28]	; (8001558 <main+0x29c>)
 800153a:	f002 ff51 	bl	80043e0 <HAL_GPIO_ReadPin>
 800153e:	4603      	mov	r3, r0
 8001540:	461a      	mov	r2, r3
 8001542:	4b07      	ldr	r3, [pc, #28]	; (8001560 <main+0x2a4>)
 8001544:	63da      	str	r2, [r3, #60]	; 0x3c

    HAL_Delay(200);
 8001546:	20c8      	movs	r0, #200	; 0xc8
 8001548:	f001 fef6 	bl	8003338 <HAL_Delay>
    pbx[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);   //pwm speed
 800154c:	e70f      	b.n	800136e <main+0xb2>
 800154e:	bf00      	nop
 8001550:	2000834c 	.word	0x2000834c
 8001554:	40020400 	.word	0x40020400
 8001558:	40020c00 	.word	0x40020c00
 800155c:	200002d4 	.word	0x200002d4
 8001560:	20000304 	.word	0x20000304

08001564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b0b4      	sub	sp, #208	; 0xd0
 8001568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800156a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800156e:	2230      	movs	r2, #48	; 0x30
 8001570:	2100      	movs	r1, #0
 8001572:	4618      	mov	r0, r3
 8001574:	f005 fd5a 	bl	800702c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001578:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001588:	f107 0308 	add.w	r3, r7, #8
 800158c:	2284      	movs	r2, #132	; 0x84
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f005 fd4b 	bl	800702c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	4b3a      	ldr	r3, [pc, #232]	; (8001680 <SystemClock_Config+0x11c>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159a:	4a39      	ldr	r2, [pc, #228]	; (8001680 <SystemClock_Config+0x11c>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a0:	6413      	str	r3, [r2, #64]	; 0x40
 80015a2:	4b37      	ldr	r3, [pc, #220]	; (8001680 <SystemClock_Config+0x11c>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015ae:	4b35      	ldr	r3, [pc, #212]	; (8001684 <SystemClock_Config+0x120>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a34      	ldr	r2, [pc, #208]	; (8001684 <SystemClock_Config+0x120>)
 80015b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015b8:	6013      	str	r3, [r2, #0]
 80015ba:	4b32      	ldr	r3, [pc, #200]	; (8001684 <SystemClock_Config+0x120>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015c2:	603b      	str	r3, [r7, #0]
 80015c4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015c6:	2302      	movs	r3, #2
 80015c8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015cc:	2301      	movs	r3, #1
 80015ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015d2:	2310      	movs	r3, #16
 80015d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015d8:	2302      	movs	r3, #2
 80015da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015de:	2300      	movs	r3, #0
 80015e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015e4:	2308      	movs	r3, #8
 80015e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 80015ea:	23d8      	movs	r3, #216	; 0xd8
 80015ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015f0:	2302      	movs	r3, #2
 80015f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015f6:	2302      	movs	r3, #2
 80015f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015fc:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001600:	4618      	mov	r0, r3
 8001602:	f002 ff87 	bl	8004514 <HAL_RCC_OscConfig>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800160c:	f001 f9b0 	bl	8002970 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001610:	f002 ff30 	bl	8004474 <HAL_PWREx_EnableOverDrive>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800161a:	f001 f9a9 	bl	8002970 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800161e:	230f      	movs	r3, #15
 8001620:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001624:	2302      	movs	r3, #2
 8001626:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001630:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001634:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001638:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800163c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001640:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001644:	2107      	movs	r1, #7
 8001646:	4618      	mov	r0, r3
 8001648:	f003 fa08 	bl	8004a5c <HAL_RCC_ClockConfig>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001652:	f001 f98d 	bl	8002970 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8001656:	23c0      	movs	r3, #192	; 0xc0
 8001658:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800165a:	2300      	movs	r3, #0
 800165c:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800165e:	2300      	movs	r3, #0
 8001660:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001662:	f107 0308 	add.w	r3, r7, #8
 8001666:	4618      	mov	r0, r3
 8001668:	f003 fbce 	bl	8004e08 <HAL_RCCEx_PeriphCLKConfig>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0x112>
  {
    Error_Handler();
 8001672:	f001 f97d 	bl	8002970 <Error_Handler>
  }
}
 8001676:	bf00      	nop
 8001678:	37d0      	adds	r7, #208	; 0xd0
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40023800 	.word	0x40023800
 8001684:	40007000 	.word	0x40007000

08001688 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800168c:	2200      	movs	r2, #0
 800168e:	2105      	movs	r1, #5
 8001690:	2036      	movs	r0, #54	; 0x36
 8001692:	f002 f9d8 	bl	8003a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001696:	2036      	movs	r0, #54	; 0x36
 8001698:	f002 f9f1 	bl	8003a7e <HAL_NVIC_EnableIRQ>
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}

080016a0 <HAL_GPIO_EXTI_Callback>:
// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //A09 
// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); //A10 
// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); //A11 ??????????????????????????????????????????

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	80fb      	strh	r3, [r7, #6]
  ///////////////////*************************************************/////////////////////////////////////////

  //PD0 A08   A27????????????????????????????????????????????       4   [  ]
  //PD0 ????????????????????????????????????????????, ????????????????????????????????????????????  ???????????????????????????????????????????????????????????????????????????????????????? PD8 ???????????????????????????????????????????? PD9
  //0  tanhuangchuneng
  if (GPIO_Pin == GPIO_PIN_0)
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	f040 8138 	bne.w	8001922 <HAL_GPIO_EXTI_Callback+0x282>
  {
    HAL_Delay(10);
 80016b2:	200a      	movs	r0, #10
 80016b4:	f001 fe40 	bl	8003338 <HAL_Delay>
    cnt = 0 ;
 80016b8:	4b89      	ldr	r3, [pc, #548]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
    pdx[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 80016be:	2101      	movs	r1, #1
 80016c0:	4888      	ldr	r0, [pc, #544]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 80016c2:	f002 fe8d 	bl	80043e0 <HAL_GPIO_ReadPin>
 80016c6:	4603      	mov	r3, r0
 80016c8:	461a      	mov	r2, r3
 80016ca:	4b87      	ldr	r3, [pc, #540]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 80016cc:	601a      	str	r2, [r3, #0]
    pbx[4] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 80016ce:	2110      	movs	r1, #16
 80016d0:	4884      	ldr	r0, [pc, #528]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 80016d2:	f002 fe85 	bl	80043e0 <HAL_GPIO_ReadPin>
 80016d6:	4603      	mov	r3, r0
 80016d8:	461a      	mov	r2, r3
 80016da:	4b84      	ldr	r3, [pc, #528]	; (80018ec <HAL_GPIO_EXTI_Callback+0x24c>)
 80016dc:	611a      	str	r2, [r3, #16]
    pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 80016de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016e2:	4883      	ldr	r0, [pc, #524]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x250>)
 80016e4:	f002 fe7c 	bl	80043e0 <HAL_GPIO_ReadPin>
 80016e8:	4603      	mov	r3, r0
 80016ea:	461a      	mov	r2, r3
 80016ec:	4b7e      	ldr	r3, [pc, #504]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 80016ee:	621a      	str	r2, [r3, #32]
//      HAL_Delay(3000);
//      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_SET);
//    }


    if (pdx[8])
 80016f0:	4b7d      	ldr	r3, [pc, #500]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f000 8114 	beq.w	8001922 <HAL_GPIO_EXTI_Callback+0x282>
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2110      	movs	r1, #16
 80016fe:	4879      	ldr	r0, [pc, #484]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 8001700:	f002 fe86 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(6000);
 8001704:	f241 7070 	movw	r0, #6000	; 0x1770
 8001708:	f001 fe16 	bl	8003338 <HAL_Delay>
      if ((pdx[8]==1) && (cnt<=6) ){
 800170c:	4b76      	ldr	r3, [pc, #472]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 800170e:	6a1b      	ldr	r3, [r3, #32]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d113      	bne.n	800173c <HAL_GPIO_EXTI_Callback+0x9c>
 8001714:	4b72      	ldr	r3, [pc, #456]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b06      	cmp	r3, #6
 800171a:	d80f      	bhi.n	800173c <HAL_GPIO_EXTI_Callback+0x9c>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800171c:	2200      	movs	r2, #0
 800171e:	2110      	movs	r1, #16
 8001720:	4870      	ldr	r0, [pc, #448]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 8001722:	f002 fe75 	bl	8004410 <HAL_GPIO_WritePin>
    	  HAL_Delay(2000);
 8001726:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800172a:	f001 fe05 	bl	8003338 <HAL_Delay>
    	  cnt++;
 800172e:	4b6c      	ldr	r3, [pc, #432]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4b6a      	ldr	r3, [pc, #424]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001738:	701a      	strb	r2, [r3, #0]
 800173a:	e008      	b.n	800174e <HAL_GPIO_EXTI_Callback+0xae>
      }
      else {
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800173c:	2201      	movs	r2, #1
 800173e:	2110      	movs	r1, #16
 8001740:	4868      	ldr	r0, [pc, #416]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 8001742:	f002 fe65 	bl	8004410 <HAL_GPIO_WritePin>
    	       HAL_Delay(2000);
 8001746:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800174a:	f001 fdf5 	bl	8003338 <HAL_Delay>
      }
      pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 800174e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001752:	4867      	ldr	r0, [pc, #412]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x250>)
 8001754:	f002 fe44 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	4b62      	ldr	r3, [pc, #392]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 800175e:	621a      	str	r2, [r3, #32]
      if ((pdx[8]==1) && (cnt<=6) ){
 8001760:	4b61      	ldr	r3, [pc, #388]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 8001762:	6a1b      	ldr	r3, [r3, #32]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d113      	bne.n	8001790 <HAL_GPIO_EXTI_Callback+0xf0>
 8001768:	4b5d      	ldr	r3, [pc, #372]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b06      	cmp	r3, #6
 800176e:	d80f      	bhi.n	8001790 <HAL_GPIO_EXTI_Callback+0xf0>
         	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	2110      	movs	r1, #16
 8001774:	485b      	ldr	r0, [pc, #364]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 8001776:	f002 fe4b 	bl	8004410 <HAL_GPIO_WritePin>
         	  HAL_Delay(2000);
 800177a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800177e:	f001 fddb 	bl	8003338 <HAL_Delay>
         	  cnt++;
 8001782:	4b57      	ldr	r3, [pc, #348]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	3301      	adds	r3, #1
 8001788:	b2da      	uxtb	r2, r3
 800178a:	4b55      	ldr	r3, [pc, #340]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 800178c:	701a      	strb	r2, [r3, #0]
 800178e:	e008      	b.n	80017a2 <HAL_GPIO_EXTI_Callback+0x102>
           }
           else {
         	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001790:	2201      	movs	r2, #1
 8001792:	2110      	movs	r1, #16
 8001794:	4853      	ldr	r0, [pc, #332]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 8001796:	f002 fe3b 	bl	8004410 <HAL_GPIO_WritePin>
         	       HAL_Delay(2000);
 800179a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800179e:	f001 fdcb 	bl	8003338 <HAL_Delay>
           }
      pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 80017a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a6:	4852      	ldr	r0, [pc, #328]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x250>)
 80017a8:	f002 fe1a 	bl	80043e0 <HAL_GPIO_ReadPin>
 80017ac:	4603      	mov	r3, r0
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b4d      	ldr	r3, [pc, #308]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 80017b2:	621a      	str	r2, [r3, #32]
      if ((pdx[8]==1) && (cnt<=6) ){
 80017b4:	4b4c      	ldr	r3, [pc, #304]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d113      	bne.n	80017e4 <HAL_GPIO_EXTI_Callback+0x144>
 80017bc:	4b48      	ldr	r3, [pc, #288]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b06      	cmp	r3, #6
 80017c2:	d80f      	bhi.n	80017e4 <HAL_GPIO_EXTI_Callback+0x144>
         	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80017c4:	2200      	movs	r2, #0
 80017c6:	2110      	movs	r1, #16
 80017c8:	4846      	ldr	r0, [pc, #280]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 80017ca:	f002 fe21 	bl	8004410 <HAL_GPIO_WritePin>
         	  HAL_Delay(2000);
 80017ce:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80017d2:	f001 fdb1 	bl	8003338 <HAL_Delay>
         	  cnt++;
 80017d6:	4b42      	ldr	r3, [pc, #264]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	3301      	adds	r3, #1
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	4b40      	ldr	r3, [pc, #256]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 80017e0:	701a      	strb	r2, [r3, #0]
 80017e2:	e008      	b.n	80017f6 <HAL_GPIO_EXTI_Callback+0x156>
           }
           else {
         	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80017e4:	2201      	movs	r2, #1
 80017e6:	2110      	movs	r1, #16
 80017e8:	483e      	ldr	r0, [pc, #248]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 80017ea:	f002 fe11 	bl	8004410 <HAL_GPIO_WritePin>
         	       HAL_Delay(2000);
 80017ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80017f2:	f001 fda1 	bl	8003338 <HAL_Delay>
           }
      pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 80017f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017fa:	483d      	ldr	r0, [pc, #244]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x250>)
 80017fc:	f002 fdf0 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001800:	4603      	mov	r3, r0
 8001802:	461a      	mov	r2, r3
 8001804:	4b38      	ldr	r3, [pc, #224]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 8001806:	621a      	str	r2, [r3, #32]
      if ((pdx[8]==1) && (cnt<=6) ){
 8001808:	4b37      	ldr	r3, [pc, #220]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d113      	bne.n	8001838 <HAL_GPIO_EXTI_Callback+0x198>
 8001810:	4b33      	ldr	r3, [pc, #204]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b06      	cmp	r3, #6
 8001816:	d80f      	bhi.n	8001838 <HAL_GPIO_EXTI_Callback+0x198>
          	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001818:	2200      	movs	r2, #0
 800181a:	2110      	movs	r1, #16
 800181c:	4831      	ldr	r0, [pc, #196]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 800181e:	f002 fdf7 	bl	8004410 <HAL_GPIO_WritePin>
          	  HAL_Delay(2000);
 8001822:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001826:	f001 fd87 	bl	8003338 <HAL_Delay>
          	  cnt++;
 800182a:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	3301      	adds	r3, #1
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4b2b      	ldr	r3, [pc, #172]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001834:	701a      	strb	r2, [r3, #0]
 8001836:	e008      	b.n	800184a <HAL_GPIO_EXTI_Callback+0x1aa>
            }
            else {
          	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001838:	2201      	movs	r2, #1
 800183a:	2110      	movs	r1, #16
 800183c:	4829      	ldr	r0, [pc, #164]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 800183e:	f002 fde7 	bl	8004410 <HAL_GPIO_WritePin>
          	       HAL_Delay(2000);
 8001842:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001846:	f001 fd77 	bl	8003338 <HAL_Delay>
            }
      pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 800184a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800184e:	4828      	ldr	r0, [pc, #160]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x250>)
 8001850:	f002 fdc6 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001854:	4603      	mov	r3, r0
 8001856:	461a      	mov	r2, r3
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 800185a:	621a      	str	r2, [r3, #32]
            if ((pdx[8]==1) && (cnt<=6) ){
 800185c:	4b22      	ldr	r3, [pc, #136]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d113      	bne.n	800188c <HAL_GPIO_EXTI_Callback+0x1ec>
 8001864:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b06      	cmp	r3, #6
 800186a:	d80f      	bhi.n	800188c <HAL_GPIO_EXTI_Callback+0x1ec>
               	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800186c:	2200      	movs	r2, #0
 800186e:	2110      	movs	r1, #16
 8001870:	481c      	ldr	r0, [pc, #112]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 8001872:	f002 fdcd 	bl	8004410 <HAL_GPIO_WritePin>
               	  HAL_Delay(2000);
 8001876:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800187a:	f001 fd5d 	bl	8003338 <HAL_Delay>
               	  cnt++;
 800187e:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	3301      	adds	r3, #1
 8001884:	b2da      	uxtb	r2, r3
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 8001888:	701a      	strb	r2, [r3, #0]
 800188a:	e008      	b.n	800189e <HAL_GPIO_EXTI_Callback+0x1fe>
                 }
                 else {
               	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800188c:	2201      	movs	r2, #1
 800188e:	2110      	movs	r1, #16
 8001890:	4814      	ldr	r0, [pc, #80]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 8001892:	f002 fdbd 	bl	8004410 <HAL_GPIO_WritePin>
               	       HAL_Delay(2000);
 8001896:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800189a:	f001 fd4d 	bl	8003338 <HAL_Delay>
                 }
            pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 800189e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018a2:	4813      	ldr	r0, [pc, #76]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x250>)
 80018a4:	f002 fd9c 	bl	80043e0 <HAL_GPIO_ReadPin>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 80018ae:	621a      	str	r2, [r3, #32]
            if ((pdx[8]==1) && (cnt<=6) ){
 80018b0:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x248>)
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d11d      	bne.n	80018f4 <HAL_GPIO_EXTI_Callback+0x254>
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b06      	cmp	r3, #6
 80018be:	d819      	bhi.n	80018f4 <HAL_GPIO_EXTI_Callback+0x254>
               	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2110      	movs	r1, #16
 80018c4:	4807      	ldr	r0, [pc, #28]	; (80018e4 <HAL_GPIO_EXTI_Callback+0x244>)
 80018c6:	f002 fda3 	bl	8004410 <HAL_GPIO_WritePin>
               	  HAL_Delay(2000);
 80018ca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80018ce:	f001 fd33 	bl	8003338 <HAL_Delay>
               	  cnt++;
 80018d2:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	3301      	adds	r3, #1
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4b01      	ldr	r3, [pc, #4]	; (80018e0 <HAL_GPIO_EXTI_Callback+0x240>)
 80018dc:	701a      	strb	r2, [r3, #0]
 80018de:	e012      	b.n	8001906 <HAL_GPIO_EXTI_Callback+0x266>
 80018e0:	200002be 	.word	0x200002be
 80018e4:	40020400 	.word	0x40020400
 80018e8:	20000304 	.word	0x20000304
 80018ec:	200002d4 	.word	0x200002d4
 80018f0:	40020c00 	.word	0x40020c00
                 }
                 else {
               	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80018f4:	2201      	movs	r2, #1
 80018f6:	2110      	movs	r1, #16
 80018f8:	48b7      	ldr	r0, [pc, #732]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 80018fa:	f002 fd89 	bl	8004410 <HAL_GPIO_WritePin>
               	       HAL_Delay(2000);
 80018fe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001902:	f001 fd19 	bl	8003338 <HAL_Delay>
                 }


      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001906:	2201      	movs	r2, #1
 8001908:	2110      	movs	r1, #16
 800190a:	48b3      	ldr	r0, [pc, #716]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 800190c:	f002 fd80 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(2000);
 8001910:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001914:	f001 fd10 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_SET);
 8001918:	2201      	movs	r2, #1
 800191a:	2101      	movs	r1, #1
 800191c:	48af      	ldr	r0, [pc, #700]	; (8001bdc <HAL_GPIO_EXTI_Callback+0x53c>)
 800191e:	f002 fd77 	bl	8004410 <HAL_GPIO_WritePin>

  //PD1 A12   A21                    1    [  ]
  //PD1 , ???????????????????????????????????????????? !PD9?????????????????????                                                          ???????????????????????0 ???????????????????????????????????????????? PD5
  //????????????????????????????????????????????? ?:  ???????????????????????????????????????????? PD13 ????????????????????????????????????????????)  ???????????????????????????????????????????? PD15 ???????????????????????????????????????????? ???????????????????????????????????????????? PD3 ????????????????????????????????????????????0
  //1  shoudongfenzha
  if (GPIO_Pin == GPIO_PIN_1)
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	2b02      	cmp	r3, #2
 8001926:	d158      	bne.n	80019da <HAL_GPIO_EXTI_Callback+0x33a>
  {
    pdx[5] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 8001928:	2120      	movs	r1, #32
 800192a:	48ad      	ldr	r0, [pc, #692]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 800192c:	f002 fd58 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	bf0c      	ite	eq
 8001936:	2301      	moveq	r3, #1
 8001938:	2300      	movne	r3, #0
 800193a:	b2db      	uxtb	r3, r3
 800193c:	461a      	mov	r2, r3
 800193e:	4ba9      	ldr	r3, [pc, #676]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001940:	615a      	str	r2, [r3, #20]
    pdx[9] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8001942:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001946:	48a6      	ldr	r0, [pc, #664]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001948:	f002 fd4a 	bl	80043e0 <HAL_GPIO_ReadPin>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	bf0c      	ite	eq
 8001952:	2301      	moveq	r3, #1
 8001954:	2300      	movne	r3, #0
 8001956:	b2db      	uxtb	r3, r3
 8001958:	461a      	mov	r2, r3
 800195a:	4ba2      	ldr	r3, [pc, #648]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 800195c:	625a      	str	r2, [r3, #36]	; 0x24
    if (pdx[5] && (!pdx[9]))
 800195e:	4ba1      	ldr	r3, [pc, #644]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d01a      	beq.n	800199c <HAL_GPIO_EXTI_Callback+0x2fc>
 8001966:	4b9f      	ldr	r3, [pc, #636]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196a:	2b00      	cmp	r3, #0
 800196c:	d116      	bne.n	800199c <HAL_GPIO_EXTI_Callback+0x2fc>
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800196e:	2200      	movs	r2, #0
 8001970:	2120      	movs	r1, #32
 8001972:	4899      	ldr	r0, [pc, #612]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001974:	f002 fd4c 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(1000);
 8001978:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800197c:	f001 fcdc 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001980:	2201      	movs	r2, #1
 8001982:	2120      	movs	r1, #32
 8001984:	4894      	ldr	r0, [pc, #592]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001986:	f002 fd43 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 800198a:	f241 3088 	movw	r0, #5000	; 0x1388
 800198e:	f001 fcd3 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8001992:	2201      	movs	r2, #1
 8001994:	2102      	movs	r1, #2
 8001996:	4892      	ldr	r0, [pc, #584]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001998:	f002 fd3a 	bl	8004410 <HAL_GPIO_WritePin>
    }


    if (pdx[5] && pdx[9])
 800199c:	4b91      	ldr	r3, [pc, #580]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 800199e:	695b      	ldr	r3, [r3, #20]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d01a      	beq.n	80019da <HAL_GPIO_EXTI_Callback+0x33a>
 80019a4:	4b8f      	ldr	r3, [pc, #572]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 80019a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d016      	beq.n	80019da <HAL_GPIO_EXTI_Callback+0x33a>
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2120      	movs	r1, #32
 80019b0:	4889      	ldr	r0, [pc, #548]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 80019b2:	f002 fd2d 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(1000);
 80019b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019ba:	f001 fcbd 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80019be:	2201      	movs	r2, #1
 80019c0:	2120      	movs	r1, #32
 80019c2:	4885      	ldr	r0, [pc, #532]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 80019c4:	f002 fd24 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 80019c8:	f241 3088 	movw	r0, #5000	; 0x1388
 80019cc:	f001 fcb4 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 80019d0:	2201      	movs	r2, #1
 80019d2:	2102      	movs	r1, #2
 80019d4:	4882      	ldr	r0, [pc, #520]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 80019d6:	f002 fd1b 	bl	8004410 <HAL_GPIO_WritePin>

  //PD2 A13                                     2    [  ]
  //PD1 , ???????????????????????????????????????????? PD9 ???????????????????????????????????????????? PD5
  //???????????????????????????????????????????? :  ???????????????????????????????????????????? PD13 ????????????????????????????????????????????)  ???????????????????????????????????????????? PD15 ???????????????????????????????????????????? ???????????????????????????????????????????? PD3 !????????????????????????????????????????????0
  //2  baohufenzha
  if (GPIO_Pin == GPIO_PIN_2)
 80019da:	88fb      	ldrh	r3, [r7, #6]
 80019dc:	2b04      	cmp	r3, #4
 80019de:	d158      	bne.n	8001a92 <HAL_GPIO_EXTI_Callback+0x3f2>
  {
    pdx[5] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 80019e0:	2120      	movs	r1, #32
 80019e2:	487f      	ldr	r0, [pc, #508]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 80019e4:	f002 fcfc 	bl	80043e0 <HAL_GPIO_ReadPin>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	bf0c      	ite	eq
 80019ee:	2301      	moveq	r3, #1
 80019f0:	2300      	movne	r3, #0
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	461a      	mov	r2, r3
 80019f6:	4b7b      	ldr	r3, [pc, #492]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 80019f8:	615a      	str	r2, [r3, #20]
    pdx[9] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 80019fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019fe:	4878      	ldr	r0, [pc, #480]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001a00:	f002 fcee 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	bf0c      	ite	eq
 8001a0a:	2301      	moveq	r3, #1
 8001a0c:	2300      	movne	r3, #0
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b74      	ldr	r3, [pc, #464]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001a14:	625a      	str	r2, [r3, #36]	; 0x24
    if (pdx[5] && pdx[9])
 8001a16:	4b73      	ldr	r3, [pc, #460]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d01a      	beq.n	8001a54 <HAL_GPIO_EXTI_Callback+0x3b4>
 8001a1e:	4b71      	ldr	r3, [pc, #452]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d016      	beq.n	8001a54 <HAL_GPIO_EXTI_Callback+0x3b4>
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2120      	movs	r1, #32
 8001a2a:	486b      	ldr	r0, [pc, #428]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001a2c:	f002 fcf0 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(1000);
 8001a30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a34:	f001 fc80 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2120      	movs	r1, #32
 8001a3c:	4866      	ldr	r0, [pc, #408]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001a3e:	f002 fce7 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 8001a42:	f241 3088 	movw	r0, #5000	; 0x1388
 8001a46:	f001 fc77 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	2104      	movs	r1, #4
 8001a4e:	4864      	ldr	r0, [pc, #400]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001a50:	f002 fcde 	bl	8004410 <HAL_GPIO_WritePin>
    }
    if (pdx[5] && (!pdx[9]))
 8001a54:	4b63      	ldr	r3, [pc, #396]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001a56:	695b      	ldr	r3, [r3, #20]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d01a      	beq.n	8001a92 <HAL_GPIO_EXTI_Callback+0x3f2>
 8001a5c:	4b61      	ldr	r3, [pc, #388]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d116      	bne.n	8001a92 <HAL_GPIO_EXTI_Callback+0x3f2>
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001a64:	2200      	movs	r2, #0
 8001a66:	2120      	movs	r1, #32
 8001a68:	485b      	ldr	r0, [pc, #364]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001a6a:	f002 fcd1 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(1000);
 8001a6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a72:	f001 fc61 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001a76:	2201      	movs	r2, #1
 8001a78:	2120      	movs	r1, #32
 8001a7a:	4857      	ldr	r0, [pc, #348]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001a7c:	f002 fcc8 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 8001a80:	f241 3088 	movw	r0, #5000	; 0x1388
 8001a84:	f001 fc58 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2104      	movs	r1, #4
 8001a8c:	4854      	ldr	r0, [pc, #336]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001a8e:	f002 fcbf 	bl	8004410 <HAL_GPIO_WritePin>

  //PD3 A14                                         5    [  ]
  //PD3 , ???????????????????????????????????????????? PD9 ???????????????????????????????????????????? PD5 ???????????????????????????????????????????? PD4
  //???????????????????????????????????????????? :      ???????????????????????????????????????????? PD15 ???????????????????????????????????????????? ????????????????????????????????????????????     ???????????????????????????????????????????? PD2 !????????????????????????????????????????????0 ???????????????????????????????????????????? PD8!???????????????????????????????????????????? 0
  //3  shoudonghezha
  if (GPIO_Pin == GPIO_PIN_3)
 8001a92:	88fb      	ldrh	r3, [r7, #6]
 8001a94:	2b08      	cmp	r3, #8
 8001a96:	d145      	bne.n	8001b24 <HAL_GPIO_EXTI_Callback+0x484>
  {
    pdx[4] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
 8001a98:	2110      	movs	r1, #16
 8001a9a:	4851      	ldr	r0, [pc, #324]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001a9c:	f002 fca0 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	4b4f      	ldr	r3, [pc, #316]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001aa6:	611a      	str	r2, [r3, #16]
    pdx[5] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 8001aa8:	2120      	movs	r1, #32
 8001aaa:	484d      	ldr	r0, [pc, #308]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001aac:	f002 fc98 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	4b4b      	ldr	r3, [pc, #300]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001ab6:	615a      	str	r2, [r3, #20]
    pdx[9] =  HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8001ab8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001abc:	4848      	ldr	r0, [pc, #288]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001abe:	f002 fc8f 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4b47      	ldr	r3, [pc, #284]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001ac8:	625a      	str	r2, [r3, #36]	; 0x24
    pdx[15] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15);
 8001aca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ace:	4844      	ldr	r0, [pc, #272]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001ad0:	f002 fc86 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	4b42      	ldr	r3, [pc, #264]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001ada:	63da      	str	r2, [r3, #60]	; 0x3c
    pdx[8] = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 8001adc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ae0:	483f      	ldr	r0, [pc, #252]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001ae2:	f002 fc7d 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b3e      	ldr	r3, [pc, #248]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001aec:	621a      	str	r2, [r3, #32]
//      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); //A10 
//      HAL_Delay(5000);
//      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
//    }
//    if ((pdx[5] || pdx[4])  && (!pdx[8]) && pdx[9])
    if ( pdx[9])
 8001aee:	4b3d      	ldr	r3, [pc, #244]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d016      	beq.n	8001b24 <HAL_GPIO_EXTI_Callback+0x484>
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); //A10 
 8001af6:	2200      	movs	r2, #0
 8001af8:	2140      	movs	r1, #64	; 0x40
 8001afa:	4837      	ldr	r0, [pc, #220]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001afc:	f002 fc88 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(1000);
 8001b00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b04:	f001 fc18 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); //A10 
 8001b08:	2201      	movs	r2, #1
 8001b0a:	2140      	movs	r1, #64	; 0x40
 8001b0c:	4832      	ldr	r0, [pc, #200]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001b0e:	f002 fc7f 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 8001b12:	f241 3088 	movw	r0, #5000	; 0x1388
 8001b16:	f001 fc0f 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	2108      	movs	r1, #8
 8001b1e:	4830      	ldr	r0, [pc, #192]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001b20:	f002 fc76 	bl	8004410 <HAL_GPIO_WritePin>
  // !PD90  ???????????????????????????????????????????? PD5 ????????????????????????????????????????????
  // PB7?1 ????????????????????????????????????????????  !PB6  ????????????????????????????????????????????
  //PD13 ????????????????????????????????????????????)  ????????????????????????????????????????????
  //PD15 ????????????????????????????????????????????
  // 6 ???????????????????? dipancheyaochu
  if (GPIO_Pin == GPIO_PIN_6)
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	2b40      	cmp	r3, #64	; 0x40
 8001b28:	f040 823b 	bne.w	8001fa2 <HAL_GPIO_EXTI_Callback+0x902>
  {
    pdx[4] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
 8001b2c:	2110      	movs	r1, #16
 8001b2e:	482c      	ldr	r0, [pc, #176]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001b30:	f002 fc56 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	bf0c      	ite	eq
 8001b3a:	2301      	moveq	r3, #1
 8001b3c:	2300      	movne	r3, #0
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b28      	ldr	r3, [pc, #160]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001b44:	611a      	str	r2, [r3, #16]
    pdx[5] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 8001b46:	2120      	movs	r1, #32
 8001b48:	4825      	ldr	r0, [pc, #148]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001b4a:	f002 fc49 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	bf0c      	ite	eq
 8001b54:	2301      	moveq	r3, #1
 8001b56:	2300      	movne	r3, #0
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	4b21      	ldr	r3, [pc, #132]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001b5e:	615a      	str	r2, [r3, #20]
    pdx[9] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8001b60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b64:	481e      	ldr	r0, [pc, #120]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001b66:	f002 fc3b 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	bf0c      	ite	eq
 8001b70:	2301      	moveq	r3, #1
 8001b72:	2300      	movne	r3, #0
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	461a      	mov	r2, r3
 8001b78:	4b1a      	ldr	r3, [pc, #104]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001b7a:	625a      	str	r2, [r3, #36]	; 0x24
    pdx[15] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15);
 8001b7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b80:	4817      	ldr	r0, [pc, #92]	; (8001be0 <HAL_GPIO_EXTI_Callback+0x540>)
 8001b82:	f002 fc2d 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	bf0c      	ite	eq
 8001b8c:	2301      	moveq	r3, #1
 8001b8e:	2300      	movne	r3, #0
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001b96:	63da      	str	r2, [r3, #60]	; 0x3c

    pbx[7] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7);
 8001b98:	2180      	movs	r1, #128	; 0x80
 8001b9a:	480f      	ldr	r0, [pc, #60]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001b9c:	f002 fc20 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <HAL_GPIO_EXTI_Callback+0x548>)
 8001ba6:	61da      	str	r2, [r3, #28]
    pbx[6] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8001ba8:	2140      	movs	r1, #64	; 0x40
 8001baa:	480b      	ldr	r0, [pc, #44]	; (8001bd8 <HAL_GPIO_EXTI_Callback+0x538>)
 8001bac:	f002 fc18 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <HAL_GPIO_EXTI_Callback+0x548>)
 8001bb6:	619a      	str	r2, [r3, #24]

    //
    if (pdx[5] && pbx[7] && (!pbx[6]) && pdx[15] && (!pdx[9]))
 8001bb8:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d07c      	beq.n	8001cba <HAL_GPIO_EXTI_Callback+0x61a>
 8001bc0:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <HAL_GPIO_EXTI_Callback+0x548>)
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d078      	beq.n	8001cba <HAL_GPIO_EXTI_Callback+0x61a>
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <HAL_GPIO_EXTI_Callback+0x548>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d174      	bne.n	8001cba <HAL_GPIO_EXTI_Callback+0x61a>
 8001bd0:	4b04      	ldr	r3, [pc, #16]	; (8001be4 <HAL_GPIO_EXTI_Callback+0x544>)
 8001bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	e009      	b.n	8001bec <HAL_GPIO_EXTI_Callback+0x54c>
 8001bd8:	40020400 	.word	0x40020400
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	40020c00 	.word	0x40020c00
 8001be4:	20000304 	.word	0x20000304
 8001be8:	200002d4 	.word	0x200002d4
 8001bec:	d065      	beq.n	8001cba <HAL_GPIO_EXTI_Callback+0x61a>
 8001bee:	4bbc      	ldr	r3, [pc, #752]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d161      	bne.n	8001cba <HAL_GPIO_EXTI_Callback+0x61a>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 8001bf6:	2108      	movs	r1, #8
 8001bf8:	48ba      	ldr	r0, [pc, #744]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001bfa:	f003 fda3 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001bfe:	4bb9      	ldr	r3, [pc, #740]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2200      	movs	r2, #0
 8001c04:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 8001c06:	2001      	movs	r0, #1
 8001c08:	f001 fb96 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2102      	movs	r1, #2
 8001c10:	48b5      	ldr	r0, [pc, #724]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c12:	f002 fbfd 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001c16:	2200      	movs	r2, #0
 8001c18:	2104      	movs	r1, #4
 8001c1a:	48b3      	ldr	r0, [pc, #716]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c1c:	f002 fbf8 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8001c20:	4bb0      	ldr	r3, [pc, #704]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c28:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	f001 fb84 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	2104      	movs	r1, #4
 8001c34:	48ac      	ldr	r0, [pc, #688]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c36:	f002 fbeb 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	2102      	movs	r1, #2
 8001c3e:	48aa      	ldr	r0, [pc, #680]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c40:	f002 fbe6 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c44:	2200      	movs	r2, #0
 8001c46:	2104      	movs	r1, #4
 8001c48:	48a7      	ldr	r0, [pc, #668]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c4a:	f002 fbe1 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 8001c4e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001c52:	f001 fb71 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001c56:	2201      	movs	r2, #1
 8001c58:	2102      	movs	r1, #2
 8001c5a:	48a3      	ldr	r0, [pc, #652]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c5c:	f002 fbd8 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001c60:	2200      	movs	r2, #0
 8001c62:	2104      	movs	r1, #4
 8001c64:	48a0      	ldr	r0, [pc, #640]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c66:	f002 fbd3 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8001c6a:	4b9e      	ldr	r3, [pc, #632]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c72:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2104      	movs	r1, #4
 8001c78:	489b      	ldr	r0, [pc, #620]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c7a:	f002 fbc9 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2102      	movs	r1, #2
 8001c82:	4899      	ldr	r0, [pc, #612]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c84:	f002 fbc4 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8001c88:	2064      	movs	r0, #100	; 0x64
 8001c8a:	f001 fb55 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001c8e:	2201      	movs	r2, #1
 8001c90:	2102      	movs	r1, #2
 8001c92:	4895      	ldr	r0, [pc, #596]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c94:	f002 fbbc 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2104      	movs	r1, #4
 8001c9c:	4892      	ldr	r0, [pc, #584]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001c9e:	f002 fbb7 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001ca2:	4b90      	ldr	r3, [pc, #576]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001caa:	2108      	movs	r1, #8
 8001cac:	488d      	ldr	r0, [pc, #564]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001cae:	f003 fe43 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8001cb2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001cb6:	f001 fb3f 	bl	8003338 <HAL_Delay>
    }
    //???????????????????? ????????????????????
    if ((!pdx[5]) && (!pdx[4]) && pbx[7] && (!pbx[6]) && pdx[15] && (!pdx[9]))
 8001cba:	4b89      	ldr	r3, [pc, #548]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d175      	bne.n	8001dae <HAL_GPIO_EXTI_Callback+0x70e>
 8001cc2:	4b87      	ldr	r3, [pc, #540]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d171      	bne.n	8001dae <HAL_GPIO_EXTI_Callback+0x70e>
 8001cca:	4b88      	ldr	r3, [pc, #544]	; (8001eec <HAL_GPIO_EXTI_Callback+0x84c>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d06d      	beq.n	8001dae <HAL_GPIO_EXTI_Callback+0x70e>
 8001cd2:	4b86      	ldr	r3, [pc, #536]	; (8001eec <HAL_GPIO_EXTI_Callback+0x84c>)
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d169      	bne.n	8001dae <HAL_GPIO_EXTI_Callback+0x70e>
 8001cda:	4b81      	ldr	r3, [pc, #516]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d065      	beq.n	8001dae <HAL_GPIO_EXTI_Callback+0x70e>
 8001ce2:	4b7f      	ldr	r3, [pc, #508]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d161      	bne.n	8001dae <HAL_GPIO_EXTI_Callback+0x70e>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 8001cea:	2108      	movs	r1, #8
 8001cec:	487d      	ldr	r0, [pc, #500]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001cee:	f003 fd29 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001cf2:	4b7c      	ldr	r3, [pc, #496]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f001 fb1c 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001d00:	2201      	movs	r2, #1
 8001d02:	2102      	movs	r1, #2
 8001d04:	4878      	ldr	r0, [pc, #480]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d06:	f002 fb83 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2104      	movs	r1, #4
 8001d0e:	4876      	ldr	r0, [pc, #472]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d10:	f002 fb7e 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8001d14:	4b73      	ldr	r3, [pc, #460]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d1c:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f001 fb0a 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001d24:	2201      	movs	r2, #1
 8001d26:	2104      	movs	r1, #4
 8001d28:	486f      	ldr	r0, [pc, #444]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d2a:	f002 fb71 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2102      	movs	r1, #2
 8001d32:	486d      	ldr	r0, [pc, #436]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d34:	f002 fb6c 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2104      	movs	r1, #4
 8001d3c:	486a      	ldr	r0, [pc, #424]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d3e:	f002 fb67 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 8001d42:	f241 3088 	movw	r0, #5000	; 0x1388
 8001d46:	f001 faf7 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	2102      	movs	r1, #2
 8001d4e:	4866      	ldr	r0, [pc, #408]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d50:	f002 fb5e 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001d54:	2200      	movs	r2, #0
 8001d56:	2104      	movs	r1, #4
 8001d58:	4863      	ldr	r0, [pc, #396]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d5a:	f002 fb59 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8001d5e:	4b61      	ldr	r3, [pc, #388]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d66:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2104      	movs	r1, #4
 8001d6c:	485e      	ldr	r0, [pc, #376]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d6e:	f002 fb4f 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2102      	movs	r1, #2
 8001d76:	485c      	ldr	r0, [pc, #368]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d78:	f002 fb4a 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8001d7c:	2064      	movs	r0, #100	; 0x64
 8001d7e:	f001 fadb 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001d82:	2201      	movs	r2, #1
 8001d84:	2102      	movs	r1, #2
 8001d86:	4858      	ldr	r0, [pc, #352]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d88:	f002 fb42 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2104      	movs	r1, #4
 8001d90:	4855      	ldr	r0, [pc, #340]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001d92:	f002 fb3d 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001d96:	4b53      	ldr	r3, [pc, #332]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001d9e:	2108      	movs	r1, #8
 8001da0:	4850      	ldr	r0, [pc, #320]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001da2:	f003 fdc9 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8001da6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001daa:	f001 fac5 	bl	8003338 <HAL_Delay>
    }
    //()
    if (pdx[5] && pbx[7] && (!pbx[6]) && pdx[15] && pdx[9])
 8001dae:	4b4c      	ldr	r3, [pc, #304]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001db0:	695b      	ldr	r3, [r3, #20]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d071      	beq.n	8001e9a <HAL_GPIO_EXTI_Callback+0x7fa>
 8001db6:	4b4d      	ldr	r3, [pc, #308]	; (8001eec <HAL_GPIO_EXTI_Callback+0x84c>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d06d      	beq.n	8001e9a <HAL_GPIO_EXTI_Callback+0x7fa>
 8001dbe:	4b4b      	ldr	r3, [pc, #300]	; (8001eec <HAL_GPIO_EXTI_Callback+0x84c>)
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d169      	bne.n	8001e9a <HAL_GPIO_EXTI_Callback+0x7fa>
 8001dc6:	4b46      	ldr	r3, [pc, #280]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d065      	beq.n	8001e9a <HAL_GPIO_EXTI_Callback+0x7fa>
 8001dce:	4b44      	ldr	r3, [pc, #272]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d061      	beq.n	8001e9a <HAL_GPIO_EXTI_Callback+0x7fa>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 8001dd6:	2108      	movs	r1, #8
 8001dd8:	4842      	ldr	r0, [pc, #264]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001dda:	f003 fcb3 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001dde:	4b41      	ldr	r3, [pc, #260]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2200      	movs	r2, #0
 8001de4:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 8001de6:	2001      	movs	r0, #1
 8001de8:	f001 faa6 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001dec:	2201      	movs	r2, #1
 8001dee:	2102      	movs	r1, #2
 8001df0:	483d      	ldr	r0, [pc, #244]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001df2:	f002 fb0d 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001df6:	2200      	movs	r2, #0
 8001df8:	2104      	movs	r1, #4
 8001dfa:	483b      	ldr	r0, [pc, #236]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001dfc:	f002 fb08 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8001e00:	4b38      	ldr	r3, [pc, #224]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e08:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8001e0a:	2001      	movs	r0, #1
 8001e0c:	f001 fa94 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001e10:	2201      	movs	r2, #1
 8001e12:	2104      	movs	r1, #4
 8001e14:	4834      	ldr	r0, [pc, #208]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e16:	f002 fafb 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	2102      	movs	r1, #2
 8001e1e:	4832      	ldr	r0, [pc, #200]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e20:	f002 faf6 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001e24:	2200      	movs	r2, #0
 8001e26:	2104      	movs	r1, #4
 8001e28:	482f      	ldr	r0, [pc, #188]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e2a:	f002 faf1 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 8001e2e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001e32:	f001 fa81 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001e36:	2201      	movs	r2, #1
 8001e38:	2102      	movs	r1, #2
 8001e3a:	482b      	ldr	r0, [pc, #172]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e3c:	f002 fae8 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001e40:	2200      	movs	r2, #0
 8001e42:	2104      	movs	r1, #4
 8001e44:	4828      	ldr	r0, [pc, #160]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e46:	f002 fae3 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8001e4a:	4b26      	ldr	r3, [pc, #152]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e52:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001e54:	2200      	movs	r2, #0
 8001e56:	2104      	movs	r1, #4
 8001e58:	4823      	ldr	r0, [pc, #140]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e5a:	f002 fad9 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2102      	movs	r1, #2
 8001e62:	4821      	ldr	r0, [pc, #132]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e64:	f002 fad4 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8001e68:	2064      	movs	r0, #100	; 0x64
 8001e6a:	f001 fa65 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001e6e:	2201      	movs	r2, #1
 8001e70:	2102      	movs	r1, #2
 8001e72:	481d      	ldr	r0, [pc, #116]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e74:	f002 facc 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2104      	movs	r1, #4
 8001e7c:	481a      	ldr	r0, [pc, #104]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x848>)
 8001e7e:	f002 fac7 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2200      	movs	r2, #0
 8001e88:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001e8a:	2108      	movs	r1, #8
 8001e8c:	4815      	ldr	r0, [pc, #84]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001e8e:	f003 fd53 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8001e92:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001e96:	f001 fa4f 	bl	8003338 <HAL_Delay>
    }
    //???????????????????? ????????????????????()
    if ((!pdx[5]) && (!pdx[4]) && pbx[7] && (!pbx[6]) && pdx[15] && pdx[9])
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d17f      	bne.n	8001fa2 <HAL_GPIO_EXTI_Callback+0x902>
 8001ea2:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d17b      	bne.n	8001fa2 <HAL_GPIO_EXTI_Callback+0x902>
 8001eaa:	4b10      	ldr	r3, [pc, #64]	; (8001eec <HAL_GPIO_EXTI_Callback+0x84c>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d077      	beq.n	8001fa2 <HAL_GPIO_EXTI_Callback+0x902>
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <HAL_GPIO_EXTI_Callback+0x84c>)
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d173      	bne.n	8001fa2 <HAL_GPIO_EXTI_Callback+0x902>
 8001eba:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d06f      	beq.n	8001fa2 <HAL_GPIO_EXTI_Callback+0x902>
 8001ec2:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x840>)
 8001ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d06b      	beq.n	8001fa2 <HAL_GPIO_EXTI_Callback+0x902>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 8001eca:	2108      	movs	r1, #8
 8001ecc:	4805      	ldr	r0, [pc, #20]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001ece:	f003 fc39 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001ed2:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x844>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 8001eda:	2001      	movs	r0, #1
 8001edc:	e008      	b.n	8001ef0 <HAL_GPIO_EXTI_Callback+0x850>
 8001ede:	bf00      	nop
 8001ee0:	20000304 	.word	0x20000304
 8001ee4:	2000834c 	.word	0x2000834c
 8001ee8:	40020400 	.word	0x40020400
 8001eec:	200002d4 	.word	0x200002d4
 8001ef0:	f001 fa22 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	2102      	movs	r1, #2
 8001ef8:	48bb      	ldr	r0, [pc, #748]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001efa:	f002 fa89 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001efe:	2200      	movs	r2, #0
 8001f00:	2104      	movs	r1, #4
 8001f02:	48b9      	ldr	r0, [pc, #740]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f04:	f002 fa84 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8001f08:	4bb8      	ldr	r3, [pc, #736]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f10:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8001f12:	2001      	movs	r0, #1
 8001f14:	f001 fa10 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001f18:	2201      	movs	r2, #1
 8001f1a:	2104      	movs	r1, #4
 8001f1c:	48b2      	ldr	r0, [pc, #712]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f1e:	f002 fa77 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001f22:	2201      	movs	r2, #1
 8001f24:	2102      	movs	r1, #2
 8001f26:	48b0      	ldr	r0, [pc, #704]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f28:	f002 fa72 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	2104      	movs	r1, #4
 8001f30:	48ad      	ldr	r0, [pc, #692]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f32:	f002 fa6d 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 8001f36:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f3a:	f001 f9fd 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2102      	movs	r1, #2
 8001f42:	48a9      	ldr	r0, [pc, #676]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f44:	f002 fa64 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2104      	movs	r1, #4
 8001f4c:	48a6      	ldr	r0, [pc, #664]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f4e:	f002 fa5f 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8001f52:	4ba6      	ldr	r3, [pc, #664]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f5a:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2104      	movs	r1, #4
 8001f60:	48a1      	ldr	r0, [pc, #644]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f62:	f002 fa55 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2102      	movs	r1, #2
 8001f6a:	489f      	ldr	r0, [pc, #636]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f6c:	f002 fa50 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8001f70:	2064      	movs	r0, #100	; 0x64
 8001f72:	f001 f9e1 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8001f76:	2201      	movs	r2, #1
 8001f78:	2102      	movs	r1, #2
 8001f7a:	489b      	ldr	r0, [pc, #620]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f7c:	f002 fa48 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8001f80:	2200      	movs	r2, #0
 8001f82:	2104      	movs	r1, #4
 8001f84:	4898      	ldr	r0, [pc, #608]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8001f86:	f002 fa43 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001f8a:	4b98      	ldr	r3, [pc, #608]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001f92:	2108      	movs	r1, #8
 8001f94:	4895      	ldr	r0, [pc, #596]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8001f96:	f003 fccf 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8001f9a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001f9e:	f001 f9cb 	bl	8003338 <HAL_Delay>
  ///////////////////*************************************************/////////////////////////////////////////

  // 7 ???????????????????? dipancheyaojin
  //PD7 A25????????????????????????????????????????????                                6    [  ]
  //PD7 ????????????????????????????????????????????
  if (GPIO_Pin == GPIO_PIN_7)
 8001fa2:	88fb      	ldrh	r3, [r7, #6]
 8001fa4:	2b80      	cmp	r3, #128	; 0x80
 8001fa6:	f040 8142 	bne.w	800222e <HAL_GPIO_EXTI_Callback+0xb8e>
  {
    pdx[4] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
 8001faa:	2110      	movs	r1, #16
 8001fac:	4890      	ldr	r0, [pc, #576]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xb50>)
 8001fae:	f002 fa17 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	bf0c      	ite	eq
 8001fb8:	2301      	moveq	r3, #1
 8001fba:	2300      	movne	r3, #0
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	4b8c      	ldr	r3, [pc, #560]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8001fc2:	611a      	str	r2, [r3, #16]
    pdx[5] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 8001fc4:	2120      	movs	r1, #32
 8001fc6:	488a      	ldr	r0, [pc, #552]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xb50>)
 8001fc8:	f002 fa0a 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	bf0c      	ite	eq
 8001fd2:	2301      	moveq	r3, #1
 8001fd4:	2300      	movne	r3, #0
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4b86      	ldr	r3, [pc, #536]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8001fdc:	615a      	str	r2, [r3, #20]
    pdx[9] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8001fde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fe2:	4883      	ldr	r0, [pc, #524]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xb50>)
 8001fe4:	f002 f9fc 	bl	80043e0 <HAL_GPIO_ReadPin>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	bf0c      	ite	eq
 8001fee:	2301      	moveq	r3, #1
 8001ff0:	2300      	movne	r3, #0
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b7f      	ldr	r3, [pc, #508]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8001ff8:	625a      	str	r2, [r3, #36]	; 0x24

    pdx[15] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15);
 8001ffa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ffe:	487c      	ldr	r0, [pc, #496]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xb50>)
 8002000:	f002 f9ee 	bl	80043e0 <HAL_GPIO_ReadPin>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	bf0c      	ite	eq
 800200a:	2301      	moveq	r3, #1
 800200c:	2300      	movne	r3, #0
 800200e:	b2db      	uxtb	r3, r3
 8002010:	461a      	mov	r2, r3
 8002012:	4b78      	ldr	r3, [pc, #480]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8002014:	63da      	str	r2, [r3, #60]	; 0x3c

    pbx[7] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7);
 8002016:	2180      	movs	r1, #128	; 0x80
 8002018:	4873      	ldr	r0, [pc, #460]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 800201a:	f002 f9e1 	bl	80043e0 <HAL_GPIO_ReadPin>
 800201e:	4603      	mov	r3, r0
 8002020:	461a      	mov	r2, r3
 8002022:	4b75      	ldr	r3, [pc, #468]	; (80021f8 <HAL_GPIO_EXTI_Callback+0xb58>)
 8002024:	61da      	str	r2, [r3, #28]
    pbx[6] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8002026:	2140      	movs	r1, #64	; 0x40
 8002028:	486f      	ldr	r0, [pc, #444]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 800202a:	f002 f9d9 	bl	80043e0 <HAL_GPIO_ReadPin>
 800202e:	4603      	mov	r3, r0
 8002030:	461a      	mov	r2, r3
 8002032:	4b71      	ldr	r3, [pc, #452]	; (80021f8 <HAL_GPIO_EXTI_Callback+0xb58>)
 8002034:	619a      	str	r2, [r3, #24]
    if (pdx[5] && pbx[7] && (!pbx[6]) && pdx[15] && (!pdx[9]))
 8002036:	4b6f      	ldr	r3, [pc, #444]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d071      	beq.n	8002122 <HAL_GPIO_EXTI_Callback+0xa82>
 800203e:	4b6e      	ldr	r3, [pc, #440]	; (80021f8 <HAL_GPIO_EXTI_Callback+0xb58>)
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d06d      	beq.n	8002122 <HAL_GPIO_EXTI_Callback+0xa82>
 8002046:	4b6c      	ldr	r3, [pc, #432]	; (80021f8 <HAL_GPIO_EXTI_Callback+0xb58>)
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d169      	bne.n	8002122 <HAL_GPIO_EXTI_Callback+0xa82>
 800204e:	4b69      	ldr	r3, [pc, #420]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8002050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002052:	2b00      	cmp	r3, #0
 8002054:	d065      	beq.n	8002122 <HAL_GPIO_EXTI_Callback+0xa82>
 8002056:	4b67      	ldr	r3, [pc, #412]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8002058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205a:	2b00      	cmp	r3, #0
 800205c:	d161      	bne.n	8002122 <HAL_GPIO_EXTI_Callback+0xa82>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 800205e:	2108      	movs	r1, #8
 8002060:	4862      	ldr	r0, [pc, #392]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8002062:	f003 fb6f 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002066:	4b61      	ldr	r3, [pc, #388]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 800206e:	2001      	movs	r0, #1
 8002070:	f001 f962 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8002074:	2201      	movs	r2, #1
 8002076:	2102      	movs	r1, #2
 8002078:	485b      	ldr	r0, [pc, #364]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 800207a:	f002 f9c9 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 800207e:	2200      	movs	r2, #0
 8002080:	2104      	movs	r1, #4
 8002082:	4859      	ldr	r0, [pc, #356]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8002084:	f002 f9c4 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8002088:	4b58      	ldr	r3, [pc, #352]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002090:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8002092:	2001      	movs	r0, #1
 8002094:	f001 f950 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002098:	2200      	movs	r2, #0
 800209a:	2104      	movs	r1, #4
 800209c:	4852      	ldr	r0, [pc, #328]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 800209e:	f002 f9b7 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2102      	movs	r1, #2
 80020a6:	4850      	ldr	r0, [pc, #320]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80020a8:	f002 f9b2 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80020ac:	2200      	movs	r2, #0
 80020ae:	2104      	movs	r1, #4
 80020b0:	484d      	ldr	r0, [pc, #308]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80020b2:	f002 f9ad 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 80020b6:	f241 3088 	movw	r0, #5000	; 0x1388
 80020ba:	f001 f93d 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 80020be:	2201      	movs	r2, #1
 80020c0:	2102      	movs	r1, #2
 80020c2:	4849      	ldr	r0, [pc, #292]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80020c4:	f002 f9a4 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 80020c8:	2200      	movs	r2, #0
 80020ca:	2104      	movs	r1, #4
 80020cc:	4846      	ldr	r0, [pc, #280]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80020ce:	f002 f99f 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 80020d2:	4b46      	ldr	r3, [pc, #280]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80020da:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80020dc:	2201      	movs	r2, #1
 80020de:	2104      	movs	r1, #4
 80020e0:	4841      	ldr	r0, [pc, #260]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80020e2:	f002 f995 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80020e6:	2201      	movs	r2, #1
 80020e8:	2102      	movs	r1, #2
 80020ea:	483f      	ldr	r0, [pc, #252]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80020ec:	f002 f990 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 80020f0:	2064      	movs	r0, #100	; 0x64
 80020f2:	f001 f921 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 80020f6:	2201      	movs	r2, #1
 80020f8:	2102      	movs	r1, #2
 80020fa:	483b      	ldr	r0, [pc, #236]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80020fc:	f002 f988 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8002100:	2200      	movs	r2, #0
 8002102:	2104      	movs	r1, #4
 8002104:	4838      	ldr	r0, [pc, #224]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8002106:	f002 f983 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 800210a:	4b38      	ldr	r3, [pc, #224]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2200      	movs	r2, #0
 8002110:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8002112:	2108      	movs	r1, #8
 8002114:	4835      	ldr	r0, [pc, #212]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8002116:	f003 fc0f 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 800211a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800211e:	f001 f90b 	bl	8003338 <HAL_Delay>
    }
    if (pdx[5] && pbx[7] && (!pbx[6]) && pdx[15] && pdx[9])
 8002122:	4b34      	ldr	r3, [pc, #208]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d07c      	beq.n	8002224 <HAL_GPIO_EXTI_Callback+0xb84>
 800212a:	4b33      	ldr	r3, [pc, #204]	; (80021f8 <HAL_GPIO_EXTI_Callback+0xb58>)
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d078      	beq.n	8002224 <HAL_GPIO_EXTI_Callback+0xb84>
 8002132:	4b31      	ldr	r3, [pc, #196]	; (80021f8 <HAL_GPIO_EXTI_Callback+0xb58>)
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d174      	bne.n	8002224 <HAL_GPIO_EXTI_Callback+0xb84>
 800213a:	4b2e      	ldr	r3, [pc, #184]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 800213c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800213e:	2b00      	cmp	r3, #0
 8002140:	d070      	beq.n	8002224 <HAL_GPIO_EXTI_Callback+0xb84>
 8002142:	4b2c      	ldr	r3, [pc, #176]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xb54>)
 8002144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002146:	2b00      	cmp	r3, #0
 8002148:	d06c      	beq.n	8002224 <HAL_GPIO_EXTI_Callback+0xb84>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 800214a:	2108      	movs	r1, #8
 800214c:	4827      	ldr	r0, [pc, #156]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 800214e:	f003 faf9 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002152:	4b26      	ldr	r3, [pc, #152]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2200      	movs	r2, #0
 8002158:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 800215a:	2001      	movs	r0, #1
 800215c:	f001 f8ec 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 8002160:	2201      	movs	r2, #1
 8002162:	2102      	movs	r1, #2
 8002164:	4820      	ldr	r0, [pc, #128]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8002166:	f002 f953 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 800216a:	2200      	movs	r2, #0
 800216c:	2104      	movs	r1, #4
 800216e:	481e      	ldr	r0, [pc, #120]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8002170:	f002 f94e 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8002174:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800217c:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 800217e:	2001      	movs	r0, #1
 8002180:	f001 f8da 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002184:	2200      	movs	r2, #0
 8002186:	2104      	movs	r1, #4
 8002188:	4817      	ldr	r0, [pc, #92]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 800218a:	f002 f941 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800218e:	2200      	movs	r2, #0
 8002190:	2102      	movs	r1, #2
 8002192:	4815      	ldr	r0, [pc, #84]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 8002194:	f002 f93c 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002198:	2200      	movs	r2, #0
 800219a:	2104      	movs	r1, #4
 800219c:	4812      	ldr	r0, [pc, #72]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 800219e:	f002 f937 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(5000);
 80021a2:	f241 3088 	movw	r0, #5000	; 0x1388
 80021a6:	f001 f8c7 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 80021aa:	2201      	movs	r2, #1
 80021ac:	2102      	movs	r1, #2
 80021ae:	480e      	ldr	r0, [pc, #56]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80021b0:	f002 f92e 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 80021b4:	2200      	movs	r2, #0
 80021b6:	2104      	movs	r1, #4
 80021b8:	480b      	ldr	r0, [pc, #44]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80021ba:	f002 f929 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <HAL_GPIO_EXTI_Callback+0xb4c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80021c6:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80021c8:	2201      	movs	r2, #1
 80021ca:	2104      	movs	r1, #4
 80021cc:	4806      	ldr	r0, [pc, #24]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80021ce:	f002 f91f 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80021d2:	2201      	movs	r2, #1
 80021d4:	2102      	movs	r1, #2
 80021d6:	4804      	ldr	r0, [pc, #16]	; (80021e8 <HAL_GPIO_EXTI_Callback+0xb48>)
 80021d8:	f002 f91a 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 80021dc:	2064      	movs	r0, #100	; 0x64
 80021de:	f001 f8ab 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   //
 80021e2:	2201      	movs	r2, #1
 80021e4:	2102      	movs	r1, #2
 80021e6:	e009      	b.n	80021fc <HAL_GPIO_EXTI_Callback+0xb5c>
 80021e8:	40020400 	.word	0x40020400
 80021ec:	2000834c 	.word	0x2000834c
 80021f0:	40020c00 	.word	0x40020c00
 80021f4:	20000304 	.word	0x20000304
 80021f8:	200002d4 	.word	0x200002d4
 80021fc:	48ba      	ldr	r0, [pc, #744]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 80021fe:	f002 f907 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); //
 8002202:	2200      	movs	r2, #0
 8002204:	2104      	movs	r1, #4
 8002206:	48b8      	ldr	r0, [pc, #736]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002208:	f002 f902 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 800220c:	4bb7      	ldr	r3, [pc, #732]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2200      	movs	r2, #0
 8002212:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8002214:	2108      	movs	r1, #8
 8002216:	48b5      	ldr	r0, [pc, #724]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 8002218:	f003 fb8e 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 800221c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002220:	f001 f88a 	bl	8003338 <HAL_Delay>
    }
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8002224:	2201      	movs	r2, #1
 8002226:	2140      	movs	r1, #64	; 0x40
 8002228:	48b1      	ldr	r0, [pc, #708]	; (80024f0 <HAL_GPIO_EXTI_Callback+0xe50>)
 800222a:	f002 f8f1 	bl	8004410 <HAL_GPIO_WritePin>

  //PD10 A30????????????????????????????????????????????                               8    [  ]
  //PB7?????????????????????????????????????????????
  //PD10 ????????????????????????????????????????????  ????????????????????????????????????????????PB8 = 1 , PB9 = 0 ???????????????????????????????????????????? !PD90  ???????????????????????????????????????????? PD4 ???????????????????????????????????????????? PB7?1 ????????????????????????????????????????????  !PB6 ???????????????????????????????????????????? ???????????????????????????????????????????? PD13 ????????????????????????????????????????????)  ???????????????????????????????????????????? PD15 ????????????????????????????????????????????
  // 10 ???????????????????? jiedidaohezha
  if (GPIO_Pin == GPIO_PIN_10)
 800222e:	88fb      	ldrh	r3, [r7, #6]
 8002230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002234:	f040 8240 	bne.w	80026b8 <HAL_GPIO_EXTI_Callback+0x1018>
  {
    pdx[4] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
 8002238:	2110      	movs	r1, #16
 800223a:	48ad      	ldr	r0, [pc, #692]	; (80024f0 <HAL_GPIO_EXTI_Callback+0xe50>)
 800223c:	f002 f8d0 	bl	80043e0 <HAL_GPIO_ReadPin>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	bf0c      	ite	eq
 8002246:	2301      	moveq	r3, #1
 8002248:	2300      	movne	r3, #0
 800224a:	b2db      	uxtb	r3, r3
 800224c:	461a      	mov	r2, r3
 800224e:	4ba9      	ldr	r3, [pc, #676]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 8002250:	611a      	str	r2, [r3, #16]
    pdx[9] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8002252:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002256:	48a6      	ldr	r0, [pc, #664]	; (80024f0 <HAL_GPIO_EXTI_Callback+0xe50>)
 8002258:	f002 f8c2 	bl	80043e0 <HAL_GPIO_ReadPin>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	bf0c      	ite	eq
 8002262:	2301      	moveq	r3, #1
 8002264:	2300      	movne	r3, #0
 8002266:	b2db      	uxtb	r3, r3
 8002268:	461a      	mov	r2, r3
 800226a:	4ba2      	ldr	r3, [pc, #648]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 800226c:	625a      	str	r2, [r3, #36]	; 0x24

    pdx[15] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15);
 800226e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002272:	489f      	ldr	r0, [pc, #636]	; (80024f0 <HAL_GPIO_EXTI_Callback+0xe50>)
 8002274:	f002 f8b4 	bl	80043e0 <HAL_GPIO_ReadPin>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	bf0c      	ite	eq
 800227e:	2301      	moveq	r3, #1
 8002280:	2300      	movne	r3, #0
 8002282:	b2db      	uxtb	r3, r3
 8002284:	461a      	mov	r2, r3
 8002286:	4b9b      	ldr	r3, [pc, #620]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 8002288:	63da      	str	r2, [r3, #60]	; 0x3c

    pbx[7] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7);
 800228a:	2180      	movs	r1, #128	; 0x80
 800228c:	4896      	ldr	r0, [pc, #600]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 800228e:	f002 f8a7 	bl	80043e0 <HAL_GPIO_ReadPin>
 8002292:	4603      	mov	r3, r0
 8002294:	461a      	mov	r2, r3
 8002296:	4b98      	ldr	r3, [pc, #608]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 8002298:	61da      	str	r2, [r3, #28]
    pbx[6] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 800229a:	2140      	movs	r1, #64	; 0x40
 800229c:	4892      	ldr	r0, [pc, #584]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 800229e:	f002 f89f 	bl	80043e0 <HAL_GPIO_ReadPin>
 80022a2:	4603      	mov	r3, r0
 80022a4:	461a      	mov	r2, r3
 80022a6:	4b94      	ldr	r3, [pc, #592]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 80022a8:	619a      	str	r2, [r3, #24]
    if (pdx[4] && pbx[7] && (!pbx[6]) && pdx[15] && (!pdx[9]))
 80022aa:	4b92      	ldr	r3, [pc, #584]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d076      	beq.n	80023a0 <HAL_GPIO_EXTI_Callback+0xd00>
 80022b2:	4b91      	ldr	r3, [pc, #580]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d072      	beq.n	80023a0 <HAL_GPIO_EXTI_Callback+0xd00>
 80022ba:	4b8f      	ldr	r3, [pc, #572]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d16e      	bne.n	80023a0 <HAL_GPIO_EXTI_Callback+0xd00>
 80022c2:	4b8c      	ldr	r3, [pc, #560]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80022c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d06a      	beq.n	80023a0 <HAL_GPIO_EXTI_Callback+0xd00>
 80022ca:	4b8a      	ldr	r3, [pc, #552]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d166      	bne.n	80023a0 <HAL_GPIO_EXTI_Callback+0xd00>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 80022d2:	2108      	movs	r1, #8
 80022d4:	4885      	ldr	r0, [pc, #532]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 80022d6:	f003 fa35 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80022da:	4b84      	ldr	r3, [pc, #528]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2200      	movs	r2, #0
 80022e0:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 80022e2:	2001      	movs	r0, #1
 80022e4:	f001 f828 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 80022e8:	2201      	movs	r2, #1
 80022ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022ee:	487e      	ldr	r0, [pc, #504]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 80022f0:	f002 f88e 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 80022f4:	2200      	movs	r2, #0
 80022f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022fa:	487b      	ldr	r0, [pc, #492]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 80022fc:	f002 f888 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8002300:	4b7a      	ldr	r3, [pc, #488]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002308:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 800230a:	2001      	movs	r0, #1
 800230c:	f001 f814 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002310:	2200      	movs	r2, #0
 8002312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002316:	4874      	ldr	r0, [pc, #464]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002318:	f002 f87a 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800231c:	2200      	movs	r2, #0
 800231e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002322:	4871      	ldr	r0, [pc, #452]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002324:	f002 f874 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_Delay(5000);
 8002328:	f241 3088 	movw	r0, #5000	; 0x1388
 800232c:	f001 f804 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 8002330:	2201      	movs	r2, #1
 8002332:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002336:	486c      	ldr	r0, [pc, #432]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002338:	f002 f86a 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800233c:	2200      	movs	r2, #0
 800233e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002342:	4869      	ldr	r0, [pc, #420]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002344:	f002 f864 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8002348:	4b68      	ldr	r3, [pc, #416]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002350:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002352:	2201      	movs	r2, #1
 8002354:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002358:	4863      	ldr	r0, [pc, #396]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 800235a:	f002 f859 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800235e:	2201      	movs	r2, #1
 8002360:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002364:	4860      	ldr	r0, [pc, #384]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002366:	f002 f853 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 800236a:	2064      	movs	r0, #100	; 0x64
 800236c:	f000 ffe4 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 8002370:	2201      	movs	r2, #1
 8002372:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002376:	485c      	ldr	r0, [pc, #368]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002378:	f002 f84a 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800237c:	2200      	movs	r2, #0
 800237e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002382:	4859      	ldr	r0, [pc, #356]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002384:	f002 f844 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002388:	4b58      	ldr	r3, [pc, #352]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2200      	movs	r2, #0
 800238e:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8002390:	2108      	movs	r1, #8
 8002392:	4856      	ldr	r0, [pc, #344]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 8002394:	f003 fad0 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8002398:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800239c:	f000 ffcc 	bl	8003338 <HAL_Delay>
    }
    if (((!pdx[4]) || (!pdx[5])) && pbx[7] && (!pbx[6]) && pdx[15] && (!pdx[9]))
 80023a0:	4b54      	ldr	r3, [pc, #336]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <HAL_GPIO_EXTI_Callback+0xd10>
 80023a8:	4b52      	ldr	r3, [pc, #328]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d176      	bne.n	800249e <HAL_GPIO_EXTI_Callback+0xdfe>
 80023b0:	4b51      	ldr	r3, [pc, #324]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d072      	beq.n	800249e <HAL_GPIO_EXTI_Callback+0xdfe>
 80023b8:	4b4f      	ldr	r3, [pc, #316]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d16e      	bne.n	800249e <HAL_GPIO_EXTI_Callback+0xdfe>
 80023c0:	4b4c      	ldr	r3, [pc, #304]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80023c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d06a      	beq.n	800249e <HAL_GPIO_EXTI_Callback+0xdfe>
 80023c8:	4b4a      	ldr	r3, [pc, #296]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80023ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d166      	bne.n	800249e <HAL_GPIO_EXTI_Callback+0xdfe>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 80023d0:	2108      	movs	r1, #8
 80023d2:	4846      	ldr	r0, [pc, #280]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 80023d4:	f003 f9b6 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80023d8:	4b44      	ldr	r3, [pc, #272]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2200      	movs	r2, #0
 80023de:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 80023e0:	2001      	movs	r0, #1
 80023e2:	f000 ffa9 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 80023e6:	2201      	movs	r2, #1
 80023e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023ec:	483e      	ldr	r0, [pc, #248]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 80023ee:	f002 f80f 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 80023f2:	2200      	movs	r2, #0
 80023f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023f8:	483b      	ldr	r0, [pc, #236]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 80023fa:	f002 f809 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 80023fe:	4b3b      	ldr	r3, [pc, #236]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002406:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8002408:	2001      	movs	r0, #1
 800240a:	f000 ff95 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800240e:	2200      	movs	r2, #0
 8002410:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002414:	4834      	ldr	r0, [pc, #208]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002416:	f001 fffb 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800241a:	2200      	movs	r2, #0
 800241c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002420:	4831      	ldr	r0, [pc, #196]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002422:	f001 fff5 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_Delay(5000);
 8002426:	f241 3088 	movw	r0, #5000	; 0x1388
 800242a:	f000 ff85 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 800242e:	2201      	movs	r2, #1
 8002430:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002434:	482c      	ldr	r0, [pc, #176]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002436:	f001 ffeb 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800243a:	2200      	movs	r2, #0
 800243c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002440:	4829      	ldr	r0, [pc, #164]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002442:	f001 ffe5 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8002446:	4b29      	ldr	r3, [pc, #164]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800244e:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002450:	2201      	movs	r2, #1
 8002452:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002456:	4824      	ldr	r0, [pc, #144]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002458:	f001 ffda 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800245c:	2201      	movs	r2, #1
 800245e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002462:	4821      	ldr	r0, [pc, #132]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002464:	f001 ffd4 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8002468:	2064      	movs	r0, #100	; 0x64
 800246a:	f000 ff65 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 800246e:	2201      	movs	r2, #1
 8002470:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002474:	481c      	ldr	r0, [pc, #112]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002476:	f001 ffcb 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800247a:	2200      	movs	r2, #0
 800247c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002480:	4819      	ldr	r0, [pc, #100]	; (80024e8 <HAL_GPIO_EXTI_Callback+0xe48>)
 8002482:	f001 ffc5 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002486:	4b19      	ldr	r3, [pc, #100]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2200      	movs	r2, #0
 800248c:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 800248e:	2108      	movs	r1, #8
 8002490:	4816      	ldr	r0, [pc, #88]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 8002492:	f003 fa51 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8002496:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800249a:	f000 ff4d 	bl	8003338 <HAL_Delay>
    }
    if (pdx[4] && pbx[7] && (!pbx[6]) && pdx[15] && pdx[9])
 800249e:	4b15      	ldr	r3, [pc, #84]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f000 8083 	beq.w	80025ae <HAL_GPIO_EXTI_Callback+0xf0e>
 80024a8:	4b13      	ldr	r3, [pc, #76]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d07e      	beq.n	80025ae <HAL_GPIO_EXTI_Callback+0xf0e>
 80024b0:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <HAL_GPIO_EXTI_Callback+0xe58>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d17a      	bne.n	80025ae <HAL_GPIO_EXTI_Callback+0xf0e>
 80024b8:	4b0e      	ldr	r3, [pc, #56]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80024ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d076      	beq.n	80025ae <HAL_GPIO_EXTI_Callback+0xf0e>
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <HAL_GPIO_EXTI_Callback+0xe54>)
 80024c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d072      	beq.n	80025ae <HAL_GPIO_EXTI_Callback+0xf0e>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 80024c8:	2108      	movs	r1, #8
 80024ca:	4808      	ldr	r0, [pc, #32]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 80024cc:	f003 f93a 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80024d0:	4b06      	ldr	r3, [pc, #24]	; (80024ec <HAL_GPIO_EXTI_Callback+0xe4c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2200      	movs	r2, #0
 80024d6:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 80024d8:	2001      	movs	r0, #1
 80024da:	f000 ff2d 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 80024de:	2201      	movs	r2, #1
 80024e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024e4:	e00a      	b.n	80024fc <HAL_GPIO_EXTI_Callback+0xe5c>
 80024e6:	bf00      	nop
 80024e8:	40020400 	.word	0x40020400
 80024ec:	2000834c 	.word	0x2000834c
 80024f0:	40020c00 	.word	0x40020c00
 80024f4:	20000304 	.word	0x20000304
 80024f8:	200002d4 	.word	0x200002d4
 80024fc:	48c0      	ldr	r0, [pc, #768]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80024fe:	f001 ff87 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 8002502:	2200      	movs	r2, #0
 8002504:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002508:	48bd      	ldr	r0, [pc, #756]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 800250a:	f001 ff81 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 800250e:	4bbd      	ldr	r3, [pc, #756]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002516:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8002518:	2001      	movs	r0, #1
 800251a:	f000 ff0d 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800251e:	2200      	movs	r2, #0
 8002520:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002524:	48b6      	ldr	r0, [pc, #728]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002526:	f001 ff73 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 800252a:	2200      	movs	r2, #0
 800252c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002530:	48b3      	ldr	r0, [pc, #716]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002532:	f001 ff6d 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_Delay(5000);
 8002536:	f241 3088 	movw	r0, #5000	; 0x1388
 800253a:	f000 fefd 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 800253e:	2201      	movs	r2, #1
 8002540:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002544:	48ae      	ldr	r0, [pc, #696]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002546:	f001 ff63 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800254a:	2200      	movs	r2, #0
 800254c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002550:	48ab      	ldr	r0, [pc, #684]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002552:	f001 ff5d 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8002556:	4bab      	ldr	r3, [pc, #684]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800255e:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002560:	2201      	movs	r2, #1
 8002562:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002566:	48a6      	ldr	r0, [pc, #664]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002568:	f001 ff52 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800256c:	2201      	movs	r2, #1
 800256e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002572:	48a3      	ldr	r0, [pc, #652]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002574:	f001 ff4c 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8002578:	2064      	movs	r0, #100	; 0x64
 800257a:	f000 fedd 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 800257e:	2201      	movs	r2, #1
 8002580:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002584:	489e      	ldr	r0, [pc, #632]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002586:	f001 ff43 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800258a:	2200      	movs	r2, #0
 800258c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002590:	489b      	ldr	r0, [pc, #620]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002592:	f001 ff3d 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002596:	4b9b      	ldr	r3, [pc, #620]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2200      	movs	r2, #0
 800259c:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 800259e:	2108      	movs	r1, #8
 80025a0:	4898      	ldr	r0, [pc, #608]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 80025a2:	f003 f9c9 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 80025a6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80025aa:	f000 fec5 	bl	8003338 <HAL_Delay>
    }
    if (((!pdx[4]) || (!pdx[5])) && pbx[7] && (!pbx[6]) && pdx[15] && pdx[9])
 80025ae:	4b96      	ldr	r3, [pc, #600]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_EXTI_Callback+0xf1e>
 80025b6:	4b94      	ldr	r3, [pc, #592]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d176      	bne.n	80026ac <HAL_GPIO_EXTI_Callback+0x100c>
 80025be:	4b93      	ldr	r3, [pc, #588]	; (800280c <HAL_GPIO_EXTI_Callback+0x116c>)
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d072      	beq.n	80026ac <HAL_GPIO_EXTI_Callback+0x100c>
 80025c6:	4b91      	ldr	r3, [pc, #580]	; (800280c <HAL_GPIO_EXTI_Callback+0x116c>)
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d16e      	bne.n	80026ac <HAL_GPIO_EXTI_Callback+0x100c>
 80025ce:	4b8e      	ldr	r3, [pc, #568]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 80025d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d06a      	beq.n	80026ac <HAL_GPIO_EXTI_Callback+0x100c>
 80025d6:	4b8c      	ldr	r3, [pc, #560]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d066      	beq.n	80026ac <HAL_GPIO_EXTI_Callback+0x100c>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 80025de:	2108      	movs	r1, #8
 80025e0:	4888      	ldr	r0, [pc, #544]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 80025e2:	f003 f8af 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80025e6:	4b87      	ldr	r3, [pc, #540]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2200      	movs	r2, #0
 80025ec:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 80025ee:	2001      	movs	r0, #1
 80025f0:	f000 fea2 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 80025f4:	2201      	movs	r2, #1
 80025f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025fa:	4881      	ldr	r0, [pc, #516]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80025fc:	f001 ff08 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 8002600:	2200      	movs	r2, #0
 8002602:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002606:	487e      	ldr	r0, [pc, #504]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002608:	f001 ff02 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 800260c:	4b7d      	ldr	r3, [pc, #500]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002614:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8002616:	2001      	movs	r0, #1
 8002618:	f000 fe8e 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800261c:	2200      	movs	r2, #0
 800261e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002622:	4877      	ldr	r0, [pc, #476]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002624:	f001 fef4 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8002628:	2200      	movs	r2, #0
 800262a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800262e:	4874      	ldr	r0, [pc, #464]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002630:	f001 feee 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_Delay(5000);
 8002634:	f241 3088 	movw	r0, #5000	; 0x1388
 8002638:	f000 fe7e 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 800263c:	2201      	movs	r2, #1
 800263e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002642:	486f      	ldr	r0, [pc, #444]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002644:	f001 fee4 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 8002648:	2200      	movs	r2, #0
 800264a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800264e:	486c      	ldr	r0, [pc, #432]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002650:	f001 fede 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8002654:	4b6b      	ldr	r3, [pc, #428]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800265c:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800265e:	2201      	movs	r2, #1
 8002660:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002664:	4866      	ldr	r0, [pc, #408]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002666:	f001 fed3 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800266a:	2201      	movs	r2, #1
 800266c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002670:	4863      	ldr	r0, [pc, #396]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002672:	f001 fecd 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8002676:	2064      	movs	r0, #100	; 0x64
 8002678:	f000 fe5e 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 800267c:	2201      	movs	r2, #1
 800267e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002682:	485f      	ldr	r0, [pc, #380]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002684:	f001 fec4 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 8002688:	2200      	movs	r2, #0
 800268a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800268e:	485c      	ldr	r0, [pc, #368]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002690:	f001 febe 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002694:	4b5b      	ldr	r3, [pc, #364]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2200      	movs	r2, #0
 800269a:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 800269c:	2108      	movs	r1, #8
 800269e:	4859      	ldr	r0, [pc, #356]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 80026a0:	f003 f94a 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 80026a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80026a8:	f000 fe46 	bl	8003338 <HAL_Delay>
    }
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026b2:	4857      	ldr	r0, [pc, #348]	; (8002810 <HAL_GPIO_EXTI_Callback+0x1170>)
 80026b4:	f001 feac 	bl	8004410 <HAL_GPIO_WritePin>
  ///////////////////**************************  11  *******************/////////////////////////////////////////
  ///////////////////*************************************************/////////////////////////////////////////

  //   PD11 A31????????????????????????????????????????????                               3    [  ]
  //    11 ???????????????????? jiedidaofenzha
  if (GPIO_Pin == GPIO_PIN_11)
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026be:	f040 8141 	bne.w	8002944 <HAL_GPIO_EXTI_Callback+0x12a4>
  {
    //PB7?????????????????????????????????????????????
    //PD10 ????????????????????????????????????????????  ????????????????????????????????????????????PB8 = 1 , PB9 = 0 ???????????????????????????????????????????? !PD90  ???????????????????????????????????????????? PD4 ???????????????????????????????????????????? PB7?1 ????????????????????????????????????????????  !PB6 ???????????????????????????????????????????? ???????????????????????????????????????????? PD12 ????????????????????????????????????????????)  ???????????????????????????????????????????? PD14 ????????????????????????????????????????????
    pdx[4] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
 80026c2:	2110      	movs	r1, #16
 80026c4:	4852      	ldr	r0, [pc, #328]	; (8002810 <HAL_GPIO_EXTI_Callback+0x1170>)
 80026c6:	f001 fe8b 	bl	80043e0 <HAL_GPIO_ReadPin>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	bf0c      	ite	eq
 80026d0:	2301      	moveq	r3, #1
 80026d2:	2300      	movne	r3, #0
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	461a      	mov	r2, r3
 80026d8:	4b4b      	ldr	r3, [pc, #300]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 80026da:	611a      	str	r2, [r3, #16]
    pdx[9] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 80026dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026e0:	484b      	ldr	r0, [pc, #300]	; (8002810 <HAL_GPIO_EXTI_Callback+0x1170>)
 80026e2:	f001 fe7d 	bl	80043e0 <HAL_GPIO_ReadPin>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	bf0c      	ite	eq
 80026ec:	2301      	moveq	r3, #1
 80026ee:	2300      	movne	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	461a      	mov	r2, r3
 80026f4:	4b44      	ldr	r3, [pc, #272]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 80026f6:	625a      	str	r2, [r3, #36]	; 0x24

    pdx[14] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14);
 80026f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026fc:	4844      	ldr	r0, [pc, #272]	; (8002810 <HAL_GPIO_EXTI_Callback+0x1170>)
 80026fe:	f001 fe6f 	bl	80043e0 <HAL_GPIO_ReadPin>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	bf0c      	ite	eq
 8002708:	2301      	moveq	r3, #1
 800270a:	2300      	movne	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	461a      	mov	r2, r3
 8002710:	4b3d      	ldr	r3, [pc, #244]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 8002712:	639a      	str	r2, [r3, #56]	; 0x38

    pbx[7] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7);
 8002714:	2180      	movs	r1, #128	; 0x80
 8002716:	483a      	ldr	r0, [pc, #232]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002718:	f001 fe62 	bl	80043e0 <HAL_GPIO_ReadPin>
 800271c:	4603      	mov	r3, r0
 800271e:	461a      	mov	r2, r3
 8002720:	4b3a      	ldr	r3, [pc, #232]	; (800280c <HAL_GPIO_EXTI_Callback+0x116c>)
 8002722:	61da      	str	r2, [r3, #28]
    pbx[6] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8002724:	2140      	movs	r1, #64	; 0x40
 8002726:	4836      	ldr	r0, [pc, #216]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002728:	f001 fe5a 	bl	80043e0 <HAL_GPIO_ReadPin>
 800272c:	4603      	mov	r3, r0
 800272e:	461a      	mov	r2, r3
 8002730:	4b36      	ldr	r3, [pc, #216]	; (800280c <HAL_GPIO_EXTI_Callback+0x116c>)
 8002732:	619a      	str	r2, [r3, #24]

    if (pdx[4] && pbx[7] && (!pbx[6]) && pdx[14] && (!pdx[9]))
 8002734:	4b34      	ldr	r3, [pc, #208]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 8082 	beq.w	8002842 <HAL_GPIO_EXTI_Callback+0x11a2>
 800273e:	4b33      	ldr	r3, [pc, #204]	; (800280c <HAL_GPIO_EXTI_Callback+0x116c>)
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d07d      	beq.n	8002842 <HAL_GPIO_EXTI_Callback+0x11a2>
 8002746:	4b31      	ldr	r3, [pc, #196]	; (800280c <HAL_GPIO_EXTI_Callback+0x116c>)
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d179      	bne.n	8002842 <HAL_GPIO_EXTI_Callback+0x11a2>
 800274e:	4b2e      	ldr	r3, [pc, #184]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 8002750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002752:	2b00      	cmp	r3, #0
 8002754:	d075      	beq.n	8002842 <HAL_GPIO_EXTI_Callback+0x11a2>
 8002756:	4b2c      	ldr	r3, [pc, #176]	; (8002808 <HAL_GPIO_EXTI_Callback+0x1168>)
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	2b00      	cmp	r3, #0
 800275c:	d171      	bne.n	8002842 <HAL_GPIO_EXTI_Callback+0x11a2>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 800275e:	2108      	movs	r1, #8
 8002760:	4828      	ldr	r0, [pc, #160]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 8002762:	f002 ffef 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002766:	4b27      	ldr	r3, [pc, #156]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2200      	movs	r2, #0
 800276c:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 800276e:	2001      	movs	r0, #1
 8002770:	f000 fde2 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 8002774:	2201      	movs	r2, #1
 8002776:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800277a:	4821      	ldr	r0, [pc, #132]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 800277c:	f001 fe48 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 8002780:	2200      	movs	r2, #0
 8002782:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002786:	481e      	ldr	r0, [pc, #120]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 8002788:	f001 fe42 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 800278c:	4b1d      	ldr	r3, [pc, #116]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002794:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 8002796:	2001      	movs	r0, #1
 8002798:	f000 fdce 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800279c:	2201      	movs	r2, #1
 800279e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027a2:	4817      	ldr	r0, [pc, #92]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80027a4:	f001 fe34 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80027a8:	2201      	movs	r2, #1
 80027aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027ae:	4814      	ldr	r0, [pc, #80]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80027b0:	f001 fe2e 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_Delay(5000);
 80027b4:	f241 3088 	movw	r0, #5000	; 0x1388
 80027b8:	f000 fdbe 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 80027bc:	2201      	movs	r2, #1
 80027be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027c2:	480f      	ldr	r0, [pc, #60]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80027c4:	f001 fe24 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 80027c8:	2200      	movs	r2, #0
 80027ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027ce:	480c      	ldr	r0, [pc, #48]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80027d0:	f001 fe1e 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 80027d4:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <HAL_GPIO_EXTI_Callback+0x1164>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80027dc:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80027de:	2200      	movs	r2, #0
 80027e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027e4:	4806      	ldr	r0, [pc, #24]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80027e6:	f001 fe13 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80027ea:	2200      	movs	r2, #0
 80027ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027f0:	4803      	ldr	r0, [pc, #12]	; (8002800 <HAL_GPIO_EXTI_Callback+0x1160>)
 80027f2:	f001 fe0d 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 80027f6:	2064      	movs	r0, #100	; 0x64
 80027f8:	f000 fd9e 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 80027fc:	2201      	movs	r2, #1
 80027fe:	e009      	b.n	8002814 <HAL_GPIO_EXTI_Callback+0x1174>
 8002800:	40020400 	.word	0x40020400
 8002804:	2000834c 	.word	0x2000834c
 8002808:	20000304 	.word	0x20000304
 800280c:	200002d4 	.word	0x200002d4
 8002810:	40020c00 	.word	0x40020c00
 8002814:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002818:	484f      	ldr	r0, [pc, #316]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 800281a:	f001 fdf9 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800281e:	2200      	movs	r2, #0
 8002820:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002824:	484c      	ldr	r0, [pc, #304]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 8002826:	f001 fdf3 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 800282a:	4b4c      	ldr	r3, [pc, #304]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2200      	movs	r2, #0
 8002830:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8002832:	2108      	movs	r1, #8
 8002834:	4849      	ldr	r0, [pc, #292]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 8002836:	f003 f87f 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 800283a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800283e:	f000 fd7b 	bl	8003338 <HAL_Delay>
    }
    if (pdx[4] && pbx[7] && (!pbx[6]) && pdx[14] && pdx[9])
 8002842:	4b47      	ldr	r3, [pc, #284]	; (8002960 <HAL_GPIO_EXTI_Callback+0x12c0>)
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d076      	beq.n	8002938 <HAL_GPIO_EXTI_Callback+0x1298>
 800284a:	4b46      	ldr	r3, [pc, #280]	; (8002964 <HAL_GPIO_EXTI_Callback+0x12c4>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d072      	beq.n	8002938 <HAL_GPIO_EXTI_Callback+0x1298>
 8002852:	4b44      	ldr	r3, [pc, #272]	; (8002964 <HAL_GPIO_EXTI_Callback+0x12c4>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d16e      	bne.n	8002938 <HAL_GPIO_EXTI_Callback+0x1298>
 800285a:	4b41      	ldr	r3, [pc, #260]	; (8002960 <HAL_GPIO_EXTI_Callback+0x12c0>)
 800285c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285e:	2b00      	cmp	r3, #0
 8002860:	d06a      	beq.n	8002938 <HAL_GPIO_EXTI_Callback+0x1298>
 8002862:	4b3f      	ldr	r3, [pc, #252]	; (8002960 <HAL_GPIO_EXTI_Callback+0x12c0>)
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002866:	2b00      	cmp	r3, #0
 8002868:	d066      	beq.n	8002938 <HAL_GPIO_EXTI_Callback+0x1298>
    {
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //PB0    A03  ????????????????????????????????????????????  ????????????????????????????????????????????????????????????????????????????????????????
 800286a:	2108      	movs	r1, #8
 800286c:	483b      	ldr	r0, [pc, #236]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 800286e:	f002 ff69 	bl	8005744 <HAL_TIM_PWM_Start>
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
                                                // // HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
      // PB0   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002872:	4b3a      	ldr	r3, [pc, #232]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2200      	movs	r2, #0
 8002878:	63da      	str	r2, [r3, #60]	; 0x3c
      // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      // PB1   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
      HAL_Delay(1);
 800287a:	2001      	movs	r0, #1
 800287c:	f000 fd5c 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 8002880:	2201      	movs	r2, #1
 8002882:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002886:	4834      	ldr	r0, [pc, #208]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 8002888:	f001 fdc2 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 800288c:	2200      	movs	r2, #0
 800288e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002892:	4831      	ldr	r0, [pc, #196]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 8002894:	f001 fdbc 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8002898:	4b30      	ldr	r3, [pc, #192]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028a0:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_Delay(1);
 80028a2:	2001      	movs	r0, #1
 80028a4:	f000 fd48 	bl	8003338 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80028a8:	2201      	movs	r2, #1
 80028aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028ae:	482a      	ldr	r0, [pc, #168]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 80028b0:	f001 fdae 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80028b4:	2201      	movs	r2, #1
 80028b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028ba:	4827      	ldr	r0, [pc, #156]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 80028bc:	f001 fda8 	bl	8004410 <HAL_GPIO_WritePin>

      HAL_Delay(5000);
 80028c0:	f241 3088 	movw	r0, #5000	; 0x1388
 80028c4:	f000 fd38 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 80028c8:	2201      	movs	r2, #1
 80028ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028ce:	4822      	ldr	r0, [pc, #136]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 80028d0:	f001 fd9e 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 80028d4:	2200      	movs	r2, #0
 80028d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028da:	481f      	ldr	r0, [pc, #124]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 80028dc:	f001 fd98 	bl	8004410 <HAL_GPIO_WritePin>

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 80028e0:	4b1e      	ldr	r3, [pc, #120]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80028e8:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80028ea:	2200      	movs	r2, #0
 80028ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028f0:	4819      	ldr	r0, [pc, #100]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 80028f2:	f001 fd8d 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80028f6:	2200      	movs	r2, #0
 80028f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028fc:	4816      	ldr	r0, [pc, #88]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 80028fe:	f001 fd87 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8002902:	2064      	movs	r0, #100	; 0x64
 8002904:	f000 fd18 	bl	8003338 <HAL_Delay>
      //init motor
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   //
 8002908:	2201      	movs	r2, #1
 800290a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800290e:	4812      	ldr	r0, [pc, #72]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 8002910:	f001 fd7e 	bl	8004410 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //
 8002914:	2200      	movs	r2, #0
 8002916:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800291a:	480f      	ldr	r0, [pc, #60]	; (8002958 <HAL_GPIO_EXTI_Callback+0x12b8>)
 800291c:	f001 fd78 	bl	8004410 <HAL_GPIO_WritePin>
      //????????????????????????????????????????????

      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002920:	4b0e      	ldr	r3, [pc, #56]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2200      	movs	r2, #0
 8002926:	63da      	str	r2, [r3, #60]	; 0x3c
      HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8002928:	2108      	movs	r1, #8
 800292a:	480c      	ldr	r0, [pc, #48]	; (800295c <HAL_GPIO_EXTI_Callback+0x12bc>)
 800292c:	f003 f804 	bl	8005938 <HAL_TIM_PWM_Stop>

      //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
      HAL_Delay(3000);
 8002930:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002934:	f000 fd00 	bl	8003338 <HAL_Delay>
    }
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002938:	2201      	movs	r2, #1
 800293a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800293e:	480a      	ldr	r0, [pc, #40]	; (8002968 <HAL_GPIO_EXTI_Callback+0x12c8>)
 8002940:	f001 fd66 	bl	8004410 <HAL_GPIO_WritePin>
  }
  HAL_Delay(100);
 8002944:	2064      	movs	r0, #100	; 0x64
 8002946:	f000 fcf7 	bl	8003338 <HAL_Delay>
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800294a:	4a08      	ldr	r2, [pc, #32]	; (800296c <HAL_GPIO_EXTI_Callback+0x12cc>)
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	6153      	str	r3, [r2, #20]
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40020400 	.word	0x40020400
 800295c:	2000834c 	.word	0x2000834c
 8002960:	20000304 	.word	0x20000304
 8002964:	200002d4 	.word	0x200002d4
 8002968:	40020c00 	.word	0x40020c00
 800296c:	40013c00 	.word	0x40013c00

08002970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002974:	b672      	cpsid	i
}
 8002976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002978:	e7fe      	b.n	8002978 <Error_Handler+0x8>
	...

0800297c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002982:	4b0f      	ldr	r3, [pc, #60]	; (80029c0 <HAL_MspInit+0x44>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	4a0e      	ldr	r2, [pc, #56]	; (80029c0 <HAL_MspInit+0x44>)
 8002988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800298c:	6413      	str	r3, [r2, #64]	; 0x40
 800298e:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <HAL_MspInit+0x44>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002996:	607b      	str	r3, [r7, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299a:	4b09      	ldr	r3, [pc, #36]	; (80029c0 <HAL_MspInit+0x44>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299e:	4a08      	ldr	r2, [pc, #32]	; (80029c0 <HAL_MspInit+0x44>)
 80029a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a4:	6453      	str	r3, [r2, #68]	; 0x44
 80029a6:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <HAL_MspInit+0x44>)
 80029a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ae:	603b      	str	r3, [r7, #0]
 80029b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40023800 	.word	0x40023800

080029c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029c8:	e7fe      	b.n	80029c8 <NMI_Handler+0x4>

080029ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029ce:	e7fe      	b.n	80029ce <HardFault_Handler+0x4>

080029d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029d4:	e7fe      	b.n	80029d4 <MemManage_Handler+0x4>

080029d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029da:	e7fe      	b.n	80029da <BusFault_Handler+0x4>

080029dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029e0:	e7fe      	b.n	80029e0 <UsageFault_Handler+0x4>

080029e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a10:	f000 fc72 	bl	80032f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002a1c:	2001      	movs	r0, #1
 8002a1e:	f001 fd11 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002a2a:	2002      	movs	r0, #2
 8002a2c:	f001 fd0a 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002a30:	bf00      	nop
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002a38:	2004      	movs	r0, #4
 8002a3a:	f001 fd03 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002a46:	2008      	movs	r0, #8
 8002a48:	f001 fcfc 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002a4c:	bf00      	nop
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002a54:	2040      	movs	r0, #64	; 0x40
 8002a56:	f001 fcf5 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002a5a:	2080      	movs	r0, #128	; 0x80
 8002a5c:	f001 fcf2 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002a60:	bf00      	nop
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a68:	4802      	ldr	r0, [pc, #8]	; (8002a74 <TIM3_IRQHandler+0x10>)
 8002a6a:	f002 ffe5 	bl	8005a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	2000834c 	.word	0x2000834c

08002a78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002a7c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002a80:	f001 fce0 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002a84:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002a88:	f001 fcdc 	bl	8004444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a8c:	bf00      	nop
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a94:	4802      	ldr	r0, [pc, #8]	; (8002aa0 <TIM6_DAC_IRQHandler+0x10>)
 8002a96:	f002 ffcf 	bl	8005a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20008398 	.word	0x20008398

08002aa4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002aa8:	4802      	ldr	r0, [pc, #8]	; (8002ab4 <DMA2_Stream0_IRQHandler+0x10>)
 8002aaa:	f001 f8b1 	bl	8003c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000258 	.word	0x20000258

08002ab8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
	return 1;
 8002abc:	2301      	movs	r3, #1
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <_kill>:

int _kill(int pid, int sig)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ad2:	f004 fa79 	bl	8006fc8 <__errno>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2216      	movs	r2, #22
 8002ada:	601a      	str	r2, [r3, #0]
	return -1;
 8002adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <_exit>:

void _exit (int status)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002af0:	f04f 31ff 	mov.w	r1, #4294967295
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7ff ffe7 	bl	8002ac8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002afa:	e7fe      	b.n	8002afa <_exit+0x12>

08002afc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	e00a      	b.n	8002b24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b0e:	f3af 8000 	nop.w
 8002b12:	4601      	mov	r1, r0
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	1c5a      	adds	r2, r3, #1
 8002b18:	60ba      	str	r2, [r7, #8]
 8002b1a:	b2ca      	uxtb	r2, r1
 8002b1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	3301      	adds	r3, #1
 8002b22:	617b      	str	r3, [r7, #20]
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	dbf0      	blt.n	8002b0e <_read+0x12>
	}

return len;
 8002b2c:	687b      	ldr	r3, [r7, #4]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b086      	sub	sp, #24
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	e009      	b.n	8002b5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	1c5a      	adds	r2, r3, #1
 8002b4c:	60ba      	str	r2, [r7, #8]
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe fba1 	bl	8001298 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	617b      	str	r3, [r7, #20]
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	dbf1      	blt.n	8002b48 <_write+0x12>
	}
	return len;
 8002b64:	687b      	ldr	r3, [r7, #4]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <_close>:

int _close(int file)
{
 8002b6e:	b480      	push	{r7}
 8002b70:	b083      	sub	sp, #12
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
	return -1;
 8002b76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
 8002b8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b96:	605a      	str	r2, [r3, #4]
	return 0;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <_isatty>:

int _isatty(int file)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
	return 1;
 8002bae:	2301      	movs	r3, #1
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
	return 0;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
	...

08002bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002be0:	4a14      	ldr	r2, [pc, #80]	; (8002c34 <_sbrk+0x5c>)
 8002be2:	4b15      	ldr	r3, [pc, #84]	; (8002c38 <_sbrk+0x60>)
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bec:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <_sbrk+0x64>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d102      	bne.n	8002bfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bf4:	4b11      	ldr	r3, [pc, #68]	; (8002c3c <_sbrk+0x64>)
 8002bf6:	4a12      	ldr	r2, [pc, #72]	; (8002c40 <_sbrk+0x68>)
 8002bf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bfa:	4b10      	ldr	r3, [pc, #64]	; (8002c3c <_sbrk+0x64>)
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4413      	add	r3, r2
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d207      	bcs.n	8002c18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c08:	f004 f9de 	bl	8006fc8 <__errno>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	220c      	movs	r2, #12
 8002c10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c12:	f04f 33ff 	mov.w	r3, #4294967295
 8002c16:	e009      	b.n	8002c2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c18:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <_sbrk+0x64>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c1e:	4b07      	ldr	r3, [pc, #28]	; (8002c3c <_sbrk+0x64>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4413      	add	r3, r2
 8002c26:	4a05      	ldr	r2, [pc, #20]	; (8002c3c <_sbrk+0x64>)
 8002c28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	20050000 	.word	0x20050000
 8002c38:	00000400 	.word	0x00000400
 8002c3c:	200001f8 	.word	0x200001f8
 8002c40:	20008540 	.word	0x20008540

08002c44 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c48:	4b06      	ldr	r3, [pc, #24]	; (8002c64 <SystemInit+0x20>)
 8002c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c4e:	4a05      	ldr	r2, [pc, #20]	; (8002c64 <SystemInit+0x20>)
 8002c50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c58:	bf00      	nop
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c6e:	f107 031c 	add.w	r3, r7, #28
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	605a      	str	r2, [r3, #4]
 8002c78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c7a:	463b      	mov	r3, r7
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
 8002c88:	615a      	str	r2, [r3, #20]
 8002c8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c8c:	4b22      	ldr	r3, [pc, #136]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002c8e:	4a23      	ldr	r2, [pc, #140]	; (8002d1c <MX_TIM3_Init+0xb4>)
 8002c90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 215;
 8002c92:	4b21      	ldr	r3, [pc, #132]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002c94:	22d7      	movs	r2, #215	; 0xd7
 8002c96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c98:	4b1f      	ldr	r3, [pc, #124]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8002c9e:	4b1e      	ldr	r3, [pc, #120]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002ca0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ca4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca6:	4b1c      	ldr	r3, [pc, #112]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cac:	4b1a      	ldr	r3, [pc, #104]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002cb2:	4819      	ldr	r0, [pc, #100]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002cb4:	f002 fcef 	bl	8005696 <HAL_TIM_PWM_Init>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002cbe:	f7ff fe57 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002cca:	f107 031c 	add.w	r3, r7, #28
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4811      	ldr	r0, [pc, #68]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002cd2:	f003 fc37 	bl	8006544 <HAL_TIMEx_MasterConfigSynchronization>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002cdc:	f7ff fe48 	bl	8002970 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ce0:	2360      	movs	r3, #96	; 0x60
 8002ce2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 8002ce4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ce8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cea:	2300      	movs	r3, #0
 8002cec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002cf2:	463b      	mov	r3, r7
 8002cf4:	2208      	movs	r2, #8
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	4807      	ldr	r0, [pc, #28]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002cfa:	f002 ffbd 	bl	8005c78 <HAL_TIM_PWM_ConfigChannel>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8002d04:	f7ff fe34 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002d08:	4803      	ldr	r0, [pc, #12]	; (8002d18 <MX_TIM3_Init+0xb0>)
 8002d0a:	f000 f8bf 	bl	8002e8c <HAL_TIM_MspPostInit>

}
 8002d0e:	bf00      	nop
 8002d10:	3728      	adds	r7, #40	; 0x28
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	2000834c 	.word	0x2000834c
 8002d1c:	40000400 	.word	0x40000400

08002d20 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d26:	1d3b      	adds	r3, r7, #4
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	605a      	str	r2, [r3, #4]
 8002d2e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002d30:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <MX_TIM6_Init+0x68>)
 8002d32:	4a16      	ldr	r2, [pc, #88]	; (8002d8c <MX_TIM6_Init+0x6c>)
 8002d34:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10800-1;
 8002d36:	4b14      	ldr	r3, [pc, #80]	; (8002d88 <MX_TIM6_Init+0x68>)
 8002d38:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8002d3c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d3e:	4b12      	ldr	r3, [pc, #72]	; (8002d88 <MX_TIM6_Init+0x68>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8002d44:	4b10      	ldr	r3, [pc, #64]	; (8002d88 <MX_TIM6_Init+0x68>)
 8002d46:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d4a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d4c:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <MX_TIM6_Init+0x68>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d52:	480d      	ldr	r0, [pc, #52]	; (8002d88 <MX_TIM6_Init+0x68>)
 8002d54:	f002 fc48 	bl	80055e8 <HAL_TIM_Base_Init>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002d5e:	f7ff fe07 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d62:	2300      	movs	r3, #0
 8002d64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d6a:	1d3b      	adds	r3, r7, #4
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4806      	ldr	r0, [pc, #24]	; (8002d88 <MX_TIM6_Init+0x68>)
 8002d70:	f003 fbe8 	bl	8006544 <HAL_TIMEx_MasterConfigSynchronization>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002d7a:	f7ff fdf9 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d7e:	bf00      	nop
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20008398 	.word	0x20008398
 8002d8c:	40001000 	.word	0x40001000

08002d90 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002d94:	4b0e      	ldr	r3, [pc, #56]	; (8002dd0 <MX_TIM14_Init+0x40>)
 8002d96:	4a0f      	ldr	r2, [pc, #60]	; (8002dd4 <MX_TIM14_Init+0x44>)
 8002d98:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 107;
 8002d9a:	4b0d      	ldr	r3, [pc, #52]	; (8002dd0 <MX_TIM14_Init+0x40>)
 8002d9c:	226b      	movs	r2, #107	; 0x6b
 8002d9e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002da0:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <MX_TIM14_Init+0x40>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8002da6:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <MX_TIM14_Init+0x40>)
 8002da8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002dac:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dae:	4b08      	ldr	r3, [pc, #32]	; (8002dd0 <MX_TIM14_Init+0x40>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002db4:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <MX_TIM14_Init+0x40>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002dba:	4805      	ldr	r0, [pc, #20]	; (8002dd0 <MX_TIM14_Init+0x40>)
 8002dbc:	f002 fc14 	bl	80055e8 <HAL_TIM_Base_Init>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8002dc6:	f7ff fdd3 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002dca:	bf00      	nop
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	200083e4 	.word	0x200083e4
 8002dd4:	40002000 	.word	0x40002000

08002dd8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a0d      	ldr	r2, [pc, #52]	; (8002e1c <HAL_TIM_PWM_MspInit+0x44>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d113      	bne.n	8002e12 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dea:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <HAL_TIM_PWM_MspInit+0x48>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	4a0c      	ldr	r2, [pc, #48]	; (8002e20 <HAL_TIM_PWM_MspInit+0x48>)
 8002df0:	f043 0302 	orr.w	r3, r3, #2
 8002df4:	6413      	str	r3, [r2, #64]	; 0x40
 8002df6:	4b0a      	ldr	r3, [pc, #40]	; (8002e20 <HAL_TIM_PWM_MspInit+0x48>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2101      	movs	r1, #1
 8002e06:	201d      	movs	r0, #29
 8002e08:	f000 fe1d 	bl	8003a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e0c:	201d      	movs	r0, #29
 8002e0e:	f000 fe36 	bl	8003a7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002e12:	bf00      	nop
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	40000400 	.word	0x40000400
 8002e20:	40023800 	.word	0x40023800

08002e24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a13      	ldr	r2, [pc, #76]	; (8002e80 <HAL_TIM_Base_MspInit+0x5c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d10c      	bne.n	8002e50 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002e36:	4b13      	ldr	r3, [pc, #76]	; (8002e84 <HAL_TIM_Base_MspInit+0x60>)
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	4a12      	ldr	r2, [pc, #72]	; (8002e84 <HAL_TIM_Base_MspInit+0x60>)
 8002e3c:	f043 0310 	orr.w	r3, r3, #16
 8002e40:	6413      	str	r3, [r2, #64]	; 0x40
 8002e42:	4b10      	ldr	r3, [pc, #64]	; (8002e84 <HAL_TIM_Base_MspInit+0x60>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	f003 0310 	and.w	r3, r3, #16
 8002e4a:	60fb      	str	r3, [r7, #12]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002e4e:	e010      	b.n	8002e72 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM14)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0c      	ldr	r2, [pc, #48]	; (8002e88 <HAL_TIM_Base_MspInit+0x64>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d10b      	bne.n	8002e72 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <HAL_TIM_Base_MspInit+0x60>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	4a09      	ldr	r2, [pc, #36]	; (8002e84 <HAL_TIM_Base_MspInit+0x60>)
 8002e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e64:	6413      	str	r3, [r2, #64]	; 0x40
 8002e66:	4b07      	ldr	r3, [pc, #28]	; (8002e84 <HAL_TIM_Base_MspInit+0x60>)
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
}
 8002e72:	bf00      	nop
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	40001000 	.word	0x40001000
 8002e84:	40023800 	.word	0x40023800
 8002e88:	40002000 	.word	0x40002000

08002e8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b088      	sub	sp, #32
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e94:	f107 030c 	add.w	r3, r7, #12
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	609a      	str	r2, [r3, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
 8002ea2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a11      	ldr	r2, [pc, #68]	; (8002ef0 <HAL_TIM_MspPostInit+0x64>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d11b      	bne.n	8002ee6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eae:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <HAL_TIM_MspPostInit+0x68>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	4a10      	ldr	r2, [pc, #64]	; (8002ef4 <HAL_TIM_MspPostInit+0x68>)
 8002eb4:	f043 0302 	orr.w	r3, r3, #2
 8002eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eba:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <HAL_TIM_MspPostInit+0x68>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	60bb      	str	r3, [r7, #8]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eda:	f107 030c 	add.w	r3, r7, #12
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4805      	ldr	r0, [pc, #20]	; (8002ef8 <HAL_TIM_MspPostInit+0x6c>)
 8002ee2:	f001 f8d1 	bl	8004088 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002ee6:	bf00      	nop
 8002ee8:	3720      	adds	r7, #32
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40000400 	.word	0x40000400
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	40020400 	.word	0x40020400

08002efc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f00:	4b14      	ldr	r3, [pc, #80]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f02:	4a15      	ldr	r2, [pc, #84]	; (8002f58 <MX_USART1_UART_Init+0x5c>)
 8002f04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002f06:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002f0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0e:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f14:	4b0f      	ldr	r3, [pc, #60]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f1a:	4b0e      	ldr	r3, [pc, #56]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f20:	4b0c      	ldr	r3, [pc, #48]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f22:	220c      	movs	r2, #12
 8002f24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f26:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f2c:	4b09      	ldr	r3, [pc, #36]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f32:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f38:	4b06      	ldr	r3, [pc, #24]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f3e:	4805      	ldr	r0, [pc, #20]	; (8002f54 <MX_USART1_UART_Init+0x58>)
 8002f40:	f003 fbac 	bl	800669c <HAL_UART_Init>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002f4a:	f7ff fd11 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f4e:	bf00      	nop
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	20008430 	.word	0x20008430
 8002f58:	40011000 	.word	0x40011000

08002f5c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f60:	4b14      	ldr	r3, [pc, #80]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f62:	4a15      	ldr	r2, [pc, #84]	; (8002fb8 <MX_USART2_UART_Init+0x5c>)
 8002f64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002f66:	4b13      	ldr	r3, [pc, #76]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002f6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f6e:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f74:	4b0f      	ldr	r3, [pc, #60]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f7a:	4b0e      	ldr	r3, [pc, #56]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f80:	4b0c      	ldr	r3, [pc, #48]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f82:	220c      	movs	r2, #12
 8002f84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f86:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f8c:	4b09      	ldr	r3, [pc, #36]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f92:	4b08      	ldr	r3, [pc, #32]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f98:	4b06      	ldr	r3, [pc, #24]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f9e:	4805      	ldr	r0, [pc, #20]	; (8002fb4 <MX_USART2_UART_Init+0x58>)
 8002fa0:	f003 fb7c 	bl	800669c <HAL_UART_Init>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002faa:	f7ff fce1 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fae:	bf00      	nop
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	200084b4 	.word	0x200084b4
 8002fb8:	40004400 	.word	0x40004400

08002fbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08c      	sub	sp, #48	; 0x30
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc4:	f107 031c 	add.w	r3, r7, #28
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a2e      	ldr	r2, [pc, #184]	; (8003094 <HAL_UART_MspInit+0xd8>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d129      	bne.n	8003032 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fde:	4b2e      	ldr	r3, [pc, #184]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	4a2d      	ldr	r2, [pc, #180]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8002fe4:	f043 0310 	orr.w	r3, r3, #16
 8002fe8:	6453      	str	r3, [r2, #68]	; 0x44
 8002fea:	4b2b      	ldr	r3, [pc, #172]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	f003 0310 	and.w	r3, r3, #16
 8002ff2:	61bb      	str	r3, [r7, #24]
 8002ff4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff6:	4b28      	ldr	r3, [pc, #160]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	4a27      	ldr	r2, [pc, #156]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8002ffc:	f043 0301 	orr.w	r3, r3, #1
 8003000:	6313      	str	r3, [r2, #48]	; 0x30
 8003002:	4b25      	ldr	r3, [pc, #148]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800300e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003014:	2302      	movs	r3, #2
 8003016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003018:	2300      	movs	r3, #0
 800301a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800301c:	2303      	movs	r3, #3
 800301e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003020:	2307      	movs	r3, #7
 8003022:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003024:	f107 031c 	add.w	r3, r7, #28
 8003028:	4619      	mov	r1, r3
 800302a:	481c      	ldr	r0, [pc, #112]	; (800309c <HAL_UART_MspInit+0xe0>)
 800302c:	f001 f82c 	bl	8004088 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003030:	e02c      	b.n	800308c <HAL_UART_MspInit+0xd0>
  else if(uartHandle->Instance==USART2)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a1a      	ldr	r2, [pc, #104]	; (80030a0 <HAL_UART_MspInit+0xe4>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d127      	bne.n	800308c <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800303c:	4b16      	ldr	r3, [pc, #88]	; (8003098 <HAL_UART_MspInit+0xdc>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	4a15      	ldr	r2, [pc, #84]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8003042:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003046:	6413      	str	r3, [r2, #64]	; 0x40
 8003048:	4b13      	ldr	r3, [pc, #76]	; (8003098 <HAL_UART_MspInit+0xdc>)
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003054:	4b10      	ldr	r3, [pc, #64]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8003056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003058:	4a0f      	ldr	r2, [pc, #60]	; (8003098 <HAL_UART_MspInit+0xdc>)
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	6313      	str	r3, [r2, #48]	; 0x30
 8003060:	4b0d      	ldr	r3, [pc, #52]	; (8003098 <HAL_UART_MspInit+0xdc>)
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800306c:	230c      	movs	r3, #12
 800306e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003070:	2302      	movs	r3, #2
 8003072:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003074:	2300      	movs	r3, #0
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003078:	2303      	movs	r3, #3
 800307a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800307c:	2307      	movs	r3, #7
 800307e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003080:	f107 031c 	add.w	r3, r7, #28
 8003084:	4619      	mov	r1, r3
 8003086:	4805      	ldr	r0, [pc, #20]	; (800309c <HAL_UART_MspInit+0xe0>)
 8003088:	f000 fffe 	bl	8004088 <HAL_GPIO_Init>
}
 800308c:	bf00      	nop
 800308e:	3730      	adds	r7, #48	; 0x30
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40011000 	.word	0x40011000
 8003098:	40023800 	.word	0x40023800
 800309c:	40020000 	.word	0x40020000
 80030a0:	40004400 	.word	0x40004400

080030a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80030a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030a8:	480d      	ldr	r0, [pc, #52]	; (80030e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80030aa:	490e      	ldr	r1, [pc, #56]	; (80030e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80030ac:	4a0e      	ldr	r2, [pc, #56]	; (80030e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030b0:	e002      	b.n	80030b8 <LoopCopyDataInit>

080030b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030b6:	3304      	adds	r3, #4

080030b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030bc:	d3f9      	bcc.n	80030b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030be:	4a0b      	ldr	r2, [pc, #44]	; (80030ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030c0:	4c0b      	ldr	r4, [pc, #44]	; (80030f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80030c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030c4:	e001      	b.n	80030ca <LoopFillZerobss>

080030c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030c8:	3204      	adds	r2, #4

080030ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030cc:	d3fb      	bcc.n	80030c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80030ce:	f7ff fdb9 	bl	8002c44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030d2:	f003 ff7f 	bl	8006fd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030d6:	f7fe f8f1 	bl	80012bc <main>
  bx  lr    
 80030da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030dc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80030e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030e4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80030e8:	08009dfc 	.word	0x08009dfc
  ldr r2, =_sbss
 80030ec:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80030f0:	20008540 	.word	0x20008540

080030f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030f4:	e7fe      	b.n	80030f4 <ADC_IRQHandler>

080030f6 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d104      	bne.n	800310e <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8003104:	b672      	cpsid	i
}
 8003106:	bf00      	nop
 8003108:	f7ff fc32 	bl	8002970 <Error_Handler>
 800310c:	e7fe      	b.n	800310c <stm32_lock_init+0x16>
  lock->flag = 0;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	701a      	strb	r2, [r3, #0]
  lock->counter = 0;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	705a      	strb	r2, [r3, #1]
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	b084      	sub	sp, #16
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800312a:	f3ef 8310 	mrs	r3, PRIMASK
 800312e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003130:	68bb      	ldr	r3, [r7, #8]
  uint8_t flag = (uint8_t)(__get_PRIMASK() & 0x1); /* PRIMASK.PM */
 8003132:	b2db      	uxtb	r3, r3
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 800313a:	b672      	cpsid	i
}
 800313c:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800313e:	f3bf 8f4f 	dsb	sy
}
 8003142:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003144:	f3bf 8f6f 	isb	sy
}
 8003148:	bf00      	nop
  __disable_irq();
  __DSB();
  __ISB();
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d104      	bne.n	800315a <stm32_lock_acquire+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 8003150:	b672      	cpsid	i
}
 8003152:	bf00      	nop
 8003154:	f7ff fc0c 	bl	8002970 <Error_Handler>
 8003158:	e7fe      	b.n	8003158 <stm32_lock_acquire+0x36>
  if (lock->counter == 0)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	785b      	ldrb	r3, [r3, #1]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d103      	bne.n	800316a <stm32_lock_acquire+0x48>
  {
    lock->flag = flag;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	7bfa      	ldrb	r2, [r7, #15]
 8003166:	701a      	strb	r2, [r3, #0]
 8003168:	e008      	b.n	800317c <stm32_lock_acquire+0x5a>
  }
  else if (lock->counter == UINT8_MAX)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	785b      	ldrb	r3, [r3, #1]
 800316e:	2bff      	cmp	r3, #255	; 0xff
 8003170:	d104      	bne.n	800317c <stm32_lock_acquire+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8003172:	b672      	cpsid	i
}
 8003174:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 8003176:	f7ff fbfb 	bl	8002970 <Error_Handler>
 800317a:	e7fe      	b.n	800317a <stm32_lock_acquire+0x58>
  }
  lock->counter++;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	785b      	ldrb	r3, [r3, #1]
 8003180:	3301      	adds	r3, #1
 8003182:	b2da      	uxtb	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	705a      	strb	r2, [r3, #1]
}
 8003188:	bf00      	nop
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d104      	bne.n	80031a8 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800319e:	b672      	cpsid	i
}
 80031a0:	bf00      	nop
 80031a2:	f7ff fbe5 	bl	8002970 <Error_Handler>
 80031a6:	e7fe      	b.n	80031a6 <stm32_lock_release+0x16>
  if (lock->counter == 0)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	785b      	ldrb	r3, [r3, #1]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d104      	bne.n	80031ba <stm32_lock_release+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 80031b0:	b672      	cpsid	i
}
 80031b2:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 80031b4:	f7ff fbdc 	bl	8002970 <Error_Handler>
 80031b8:	e7fe      	b.n	80031b8 <stm32_lock_release+0x28>
  }
  lock->counter--;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	785b      	ldrb	r3, [r3, #1]
 80031be:	3b01      	subs	r3, #1
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	705a      	strb	r2, [r3, #1]
  if (lock->counter == 0 && lock->flag == 0)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	785b      	ldrb	r3, [r3, #1]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d105      	bne.n	80031da <stm32_lock_release+0x4a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <stm32_lock_release+0x4a>
  __ASM volatile ("cpsie i" : : : "memory");
 80031d6:	b662      	cpsie	i
}
 80031d8:	bf00      	nop
  {
    __enable_irq();
  }
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b082      	sub	sp, #8
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d105      	bne.n	80031fc <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80031f0:	f003 feea 	bl	8006fc8 <__errno>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2216      	movs	r2, #22
 80031f8:	601a      	str	r2, [r3, #0]
    return;
 80031fa:	e015      	b.n	8003228 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80031fc:	2002      	movs	r0, #2
 80031fe:	f003 ff0d 	bl	800701c <malloc>
 8003202:	4603      	mov	r3, r0
 8003204:	461a      	mov	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d005      	beq.n	800321e <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff ff6d 	bl	80030f6 <stm32_lock_init>
    return;
 800321c:	e004      	b.n	8003228 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 800321e:	b672      	cpsid	i
}
 8003220:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8003222:	f7ff fba5 	bl	8002970 <Error_Handler>
 8003226:	e7fe      	b.n	8003226 <__retarget_lock_init_recursive+0x44>
}
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b082      	sub	sp, #8
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d104      	bne.n	8003246 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800323c:	b672      	cpsid	i
}
 800323e:	bf00      	nop
 8003240:	f7ff fb96 	bl	8002970 <Error_Handler>
 8003244:	e7fe      	b.n	8003244 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff ff6a 	bl	8003122 <stm32_lock_acquire>
}
 800324e:	bf00      	nop
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d104      	bne.n	800326e <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8003264:	b672      	cpsid	i
}
 8003266:	bf00      	nop
 8003268:	f7ff fb82 	bl	8002970 <Error_Handler>
 800326c:	e7fe      	b.n	800326c <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff8d 	bl	8003190 <stm32_lock_release>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003282:	2003      	movs	r0, #3
 8003284:	f000 fbd4 	bl	8003a30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003288:	2000      	movs	r0, #0
 800328a:	f000 f805 	bl	8003298 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800328e:	f7ff fb75 	bl	800297c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	bd80      	pop	{r7, pc}

08003298 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032a0:	4b12      	ldr	r3, [pc, #72]	; (80032ec <HAL_InitTick+0x54>)
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <HAL_InitTick+0x58>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	4619      	mov	r1, r3
 80032aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80032b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 fbef 	bl	8003a9a <HAL_SYSTICK_Config>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e00e      	b.n	80032e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2b0f      	cmp	r3, #15
 80032ca:	d80a      	bhi.n	80032e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032cc:	2200      	movs	r2, #0
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	f04f 30ff 	mov.w	r0, #4294967295
 80032d4:	f000 fbb7 	bl	8003a46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032d8:	4a06      	ldr	r2, [pc, #24]	; (80032f4 <HAL_InitTick+0x5c>)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
 80032e0:	e000      	b.n	80032e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20000000 	.word	0x20000000
 80032f0:	20000008 	.word	0x20000008
 80032f4:	20000004 	.word	0x20000004

080032f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032fc:	4b06      	ldr	r3, [pc, #24]	; (8003318 <HAL_IncTick+0x20>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	461a      	mov	r2, r3
 8003302:	4b06      	ldr	r3, [pc, #24]	; (800331c <HAL_IncTick+0x24>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4413      	add	r3, r2
 8003308:	4a04      	ldr	r2, [pc, #16]	; (800331c <HAL_IncTick+0x24>)
 800330a:	6013      	str	r3, [r2, #0]
}
 800330c:	bf00      	nop
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20000008 	.word	0x20000008
 800331c:	20008538 	.word	0x20008538

08003320 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return uwTick;
 8003324:	4b03      	ldr	r3, [pc, #12]	; (8003334 <HAL_GetTick+0x14>)
 8003326:	681b      	ldr	r3, [r3, #0]
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	20008538 	.word	0x20008538

08003338 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003340:	f7ff ffee 	bl	8003320 <HAL_GetTick>
 8003344:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003350:	d005      	beq.n	800335e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003352:	4b0a      	ldr	r3, [pc, #40]	; (800337c <HAL_Delay+0x44>)
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	4413      	add	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800335e:	bf00      	nop
 8003360:	f7ff ffde 	bl	8003320 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	429a      	cmp	r2, r3
 800336e:	d8f7      	bhi.n	8003360 <HAL_Delay+0x28>
  {
  }
}
 8003370:	bf00      	nop
 8003372:	bf00      	nop
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	20000008 	.word	0x20000008

08003380 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003388:	2300      	movs	r3, #0
 800338a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d101      	bne.n	8003396 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e031      	b.n	80033fa <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	d109      	bne.n	80033b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7fd fdf0 	bl	8000f84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	f003 0310 	and.w	r3, r3, #16
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d116      	bne.n	80033ec <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033c2:	4b10      	ldr	r3, [pc, #64]	; (8003404 <HAL_ADC_Init+0x84>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	f043 0202 	orr.w	r2, r3, #2
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f964 	bl	800369c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	f023 0303 	bic.w	r3, r3, #3
 80033e2:	f043 0201 	orr.w	r2, r3, #1
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	641a      	str	r2, [r3, #64]	; 0x40
 80033ea:	e001      	b.n	80033f0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	ffffeefd 	.word	0xffffeefd

08003408 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003412:	2300      	movs	r3, #0
 8003414:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800341c:	2b01      	cmp	r3, #1
 800341e:	d101      	bne.n	8003424 <HAL_ADC_ConfigChannel+0x1c>
 8003420:	2302      	movs	r3, #2
 8003422:	e12a      	b.n	800367a <HAL_ADC_ConfigChannel+0x272>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b09      	cmp	r3, #9
 8003432:	d93a      	bls.n	80034aa <HAL_ADC_ConfigChannel+0xa2>
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800343c:	d035      	beq.n	80034aa <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68d9      	ldr	r1, [r3, #12]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	b29b      	uxth	r3, r3
 800344a:	461a      	mov	r2, r3
 800344c:	4613      	mov	r3, r2
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	4413      	add	r3, r2
 8003452:	3b1e      	subs	r3, #30
 8003454:	2207      	movs	r2, #7
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43da      	mvns	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	400a      	ands	r2, r1
 8003462:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a87      	ldr	r2, [pc, #540]	; (8003688 <HAL_ADC_ConfigChannel+0x280>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d10a      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68d9      	ldr	r1, [r3, #12]
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	061a      	lsls	r2, r3, #24
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003482:	e035      	b.n	80034f0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68d9      	ldr	r1, [r3, #12]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	b29b      	uxth	r3, r3
 8003494:	4618      	mov	r0, r3
 8003496:	4603      	mov	r3, r0
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	4403      	add	r3, r0
 800349c:	3b1e      	subs	r3, #30
 800349e:	409a      	lsls	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034a8:	e022      	b.n	80034f0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6919      	ldr	r1, [r3, #16]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	461a      	mov	r2, r3
 80034b8:	4613      	mov	r3, r2
 80034ba:	005b      	lsls	r3, r3, #1
 80034bc:	4413      	add	r3, r2
 80034be:	2207      	movs	r2, #7
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43da      	mvns	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	400a      	ands	r2, r1
 80034cc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6919      	ldr	r1, [r3, #16]
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	b29b      	uxth	r3, r3
 80034de:	4618      	mov	r0, r3
 80034e0:	4603      	mov	r3, r0
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	4403      	add	r3, r0
 80034e6:	409a      	lsls	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b06      	cmp	r3, #6
 80034f6:	d824      	bhi.n	8003542 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4413      	add	r3, r2
 8003508:	3b05      	subs	r3, #5
 800350a:	221f      	movs	r2, #31
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	43da      	mvns	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	400a      	ands	r2, r1
 8003518:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	b29b      	uxth	r3, r3
 8003526:	4618      	mov	r0, r3
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	3b05      	subs	r3, #5
 8003534:	fa00 f203 	lsl.w	r2, r0, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	430a      	orrs	r2, r1
 800353e:	635a      	str	r2, [r3, #52]	; 0x34
 8003540:	e04c      	b.n	80035dc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b0c      	cmp	r3, #12
 8003548:	d824      	bhi.n	8003594 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	3b23      	subs	r3, #35	; 0x23
 800355c:	221f      	movs	r2, #31
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43da      	mvns	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	400a      	ands	r2, r1
 800356a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b29b      	uxth	r3, r3
 8003578:	4618      	mov	r0, r3
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	3b23      	subs	r3, #35	; 0x23
 8003586:	fa00 f203 	lsl.w	r2, r0, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	631a      	str	r2, [r3, #48]	; 0x30
 8003592:	e023      	b.n	80035dc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	4613      	mov	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4413      	add	r3, r2
 80035a4:	3b41      	subs	r3, #65	; 0x41
 80035a6:	221f      	movs	r2, #31
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	43da      	mvns	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	400a      	ands	r2, r1
 80035b4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	4618      	mov	r0, r3
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	3b41      	subs	r3, #65	; 0x41
 80035d0:	fa00 f203 	lsl.w	r2, r0, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	430a      	orrs	r2, r1
 80035da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a2a      	ldr	r2, [pc, #168]	; (800368c <HAL_ADC_ConfigChannel+0x284>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d10a      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x1f4>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035ee:	d105      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80035f0:	4b27      	ldr	r3, [pc, #156]	; (8003690 <HAL_ADC_ConfigChannel+0x288>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	4a26      	ldr	r2, [pc, #152]	; (8003690 <HAL_ADC_ConfigChannel+0x288>)
 80035f6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80035fa:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a22      	ldr	r2, [pc, #136]	; (800368c <HAL_ADC_ConfigChannel+0x284>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d109      	bne.n	800361a <HAL_ADC_ConfigChannel+0x212>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2b12      	cmp	r3, #18
 800360c:	d105      	bne.n	800361a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800360e:	4b20      	ldr	r3, [pc, #128]	; (8003690 <HAL_ADC_ConfigChannel+0x288>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4a1f      	ldr	r2, [pc, #124]	; (8003690 <HAL_ADC_ConfigChannel+0x288>)
 8003614:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003618:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a1b      	ldr	r2, [pc, #108]	; (800368c <HAL_ADC_ConfigChannel+0x284>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d125      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x268>
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a17      	ldr	r2, [pc, #92]	; (8003688 <HAL_ADC_ConfigChannel+0x280>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d003      	beq.n	8003636 <HAL_ADC_ConfigChannel+0x22e>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b11      	cmp	r3, #17
 8003634:	d11c      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003636:	4b16      	ldr	r3, [pc, #88]	; (8003690 <HAL_ADC_ConfigChannel+0x288>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	4a15      	ldr	r2, [pc, #84]	; (8003690 <HAL_ADC_ConfigChannel+0x288>)
 800363c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003640:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a10      	ldr	r2, [pc, #64]	; (8003688 <HAL_ADC_ConfigChannel+0x280>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d111      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800364c:	4b11      	ldr	r3, [pc, #68]	; (8003694 <HAL_ADC_ConfigChannel+0x28c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a11      	ldr	r2, [pc, #68]	; (8003698 <HAL_ADC_ConfigChannel+0x290>)
 8003652:	fba2 2303 	umull	r2, r3, r2, r3
 8003656:	0c9a      	lsrs	r2, r3, #18
 8003658:	4613      	mov	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003662:	e002      	b.n	800366a <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	3b01      	subs	r3, #1
 8003668:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1f9      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	10000012 	.word	0x10000012
 800368c:	40012000 	.word	0x40012000
 8003690:	40012300 	.word	0x40012300
 8003694:	20000000 	.word	0x20000000
 8003698:	431bde83 	.word	0x431bde83

0800369c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80036a4:	4b78      	ldr	r3, [pc, #480]	; (8003888 <ADC_Init+0x1ec>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4a77      	ldr	r2, [pc, #476]	; (8003888 <ADC_Init+0x1ec>)
 80036aa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80036ae:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80036b0:	4b75      	ldr	r3, [pc, #468]	; (8003888 <ADC_Init+0x1ec>)
 80036b2:	685a      	ldr	r2, [r3, #4]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	4973      	ldr	r1, [pc, #460]	; (8003888 <ADC_Init+0x1ec>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	021a      	lsls	r2, r3, #8
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80036f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6859      	ldr	r1, [r3, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003712:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6899      	ldr	r1, [r3, #8]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68da      	ldr	r2, [r3, #12]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372a:	4a58      	ldr	r2, [pc, #352]	; (800388c <ADC_Init+0x1f0>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d022      	beq.n	8003776 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800373e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6899      	ldr	r1, [r3, #8]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003760:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6899      	ldr	r1, [r3, #8]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	609a      	str	r2, [r3, #8]
 8003774:	e00f      	b.n	8003796 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003784:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003794:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689a      	ldr	r2, [r3, #8]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 0202 	bic.w	r2, r2, #2
 80037a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6899      	ldr	r1, [r3, #8]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	005a      	lsls	r2, r3, #1
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d01b      	beq.n	80037fc <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037d2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80037e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6859      	ldr	r1, [r3, #4]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	3b01      	subs	r3, #1
 80037f0:	035a      	lsls	r2, r3, #13
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	605a      	str	r2, [r3, #4]
 80037fa:	e007      	b.n	800380c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800380a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800381a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	3b01      	subs	r3, #1
 8003828:	051a      	lsls	r2, r3, #20
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003840:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6899      	ldr	r1, [r3, #8]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800384e:	025a      	lsls	r2, r3, #9
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	430a      	orrs	r2, r1
 8003856:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003866:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6899      	ldr	r1, [r3, #8]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	029a      	lsls	r2, r3, #10
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	609a      	str	r2, [r3, #8]
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr
 8003888:	40012300 	.word	0x40012300
 800388c:	0f000001 	.word	0x0f000001

08003890 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038a0:	4b0b      	ldr	r3, [pc, #44]	; (80038d0 <__NVIC_SetPriorityGrouping+0x40>)
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038ac:	4013      	ands	r3, r2
 80038ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80038b8:	4b06      	ldr	r3, [pc, #24]	; (80038d4 <__NVIC_SetPriorityGrouping+0x44>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038be:	4a04      	ldr	r2, [pc, #16]	; (80038d0 <__NVIC_SetPriorityGrouping+0x40>)
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	60d3      	str	r3, [r2, #12]
}
 80038c4:	bf00      	nop
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr
 80038d0:	e000ed00 	.word	0xe000ed00
 80038d4:	05fa0000 	.word	0x05fa0000

080038d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038dc:	4b04      	ldr	r3, [pc, #16]	; (80038f0 <__NVIC_GetPriorityGrouping+0x18>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	0a1b      	lsrs	r3, r3, #8
 80038e2:	f003 0307 	and.w	r3, r3, #7
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4603      	mov	r3, r0
 80038fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003902:	2b00      	cmp	r3, #0
 8003904:	db0b      	blt.n	800391e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003906:	79fb      	ldrb	r3, [r7, #7]
 8003908:	f003 021f 	and.w	r2, r3, #31
 800390c:	4907      	ldr	r1, [pc, #28]	; (800392c <__NVIC_EnableIRQ+0x38>)
 800390e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003912:	095b      	lsrs	r3, r3, #5
 8003914:	2001      	movs	r0, #1
 8003916:	fa00 f202 	lsl.w	r2, r0, r2
 800391a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	e000e100 	.word	0xe000e100

08003930 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	6039      	str	r1, [r7, #0]
 800393a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003940:	2b00      	cmp	r3, #0
 8003942:	db0a      	blt.n	800395a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	b2da      	uxtb	r2, r3
 8003948:	490c      	ldr	r1, [pc, #48]	; (800397c <__NVIC_SetPriority+0x4c>)
 800394a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394e:	0112      	lsls	r2, r2, #4
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	440b      	add	r3, r1
 8003954:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003958:	e00a      	b.n	8003970 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	b2da      	uxtb	r2, r3
 800395e:	4908      	ldr	r1, [pc, #32]	; (8003980 <__NVIC_SetPriority+0x50>)
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	f003 030f 	and.w	r3, r3, #15
 8003966:	3b04      	subs	r3, #4
 8003968:	0112      	lsls	r2, r2, #4
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	440b      	add	r3, r1
 800396e:	761a      	strb	r2, [r3, #24]
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr
 800397c:	e000e100 	.word	0xe000e100
 8003980:	e000ed00 	.word	0xe000ed00

08003984 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003984:	b480      	push	{r7}
 8003986:	b089      	sub	sp, #36	; 0x24
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f003 0307 	and.w	r3, r3, #7
 8003996:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f1c3 0307 	rsb	r3, r3, #7
 800399e:	2b04      	cmp	r3, #4
 80039a0:	bf28      	it	cs
 80039a2:	2304      	movcs	r3, #4
 80039a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	3304      	adds	r3, #4
 80039aa:	2b06      	cmp	r3, #6
 80039ac:	d902      	bls.n	80039b4 <NVIC_EncodePriority+0x30>
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	3b03      	subs	r3, #3
 80039b2:	e000      	b.n	80039b6 <NVIC_EncodePriority+0x32>
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039b8:	f04f 32ff 	mov.w	r2, #4294967295
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	43da      	mvns	r2, r3
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	401a      	ands	r2, r3
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039cc:	f04f 31ff 	mov.w	r1, #4294967295
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	fa01 f303 	lsl.w	r3, r1, r3
 80039d6:	43d9      	mvns	r1, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039dc:	4313      	orrs	r3, r2
         );
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3724      	adds	r7, #36	; 0x24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
	...

080039ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3b01      	subs	r3, #1
 80039f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039fc:	d301      	bcc.n	8003a02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039fe:	2301      	movs	r3, #1
 8003a00:	e00f      	b.n	8003a22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a02:	4a0a      	ldr	r2, [pc, #40]	; (8003a2c <SysTick_Config+0x40>)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	3b01      	subs	r3, #1
 8003a08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a0a:	210f      	movs	r1, #15
 8003a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a10:	f7ff ff8e 	bl	8003930 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a14:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <SysTick_Config+0x40>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a1a:	4b04      	ldr	r3, [pc, #16]	; (8003a2c <SysTick_Config+0x40>)
 8003a1c:	2207      	movs	r2, #7
 8003a1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	e000e010 	.word	0xe000e010

08003a30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff ff29 	bl	8003890 <__NVIC_SetPriorityGrouping>
}
 8003a3e:	bf00      	nop
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b086      	sub	sp, #24
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	60b9      	str	r1, [r7, #8]
 8003a50:	607a      	str	r2, [r7, #4]
 8003a52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a54:	2300      	movs	r3, #0
 8003a56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a58:	f7ff ff3e 	bl	80038d8 <__NVIC_GetPriorityGrouping>
 8003a5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	68b9      	ldr	r1, [r7, #8]
 8003a62:	6978      	ldr	r0, [r7, #20]
 8003a64:	f7ff ff8e 	bl	8003984 <NVIC_EncodePriority>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a6e:	4611      	mov	r1, r2
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff ff5d 	bl	8003930 <__NVIC_SetPriority>
}
 8003a76:	bf00      	nop
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b082      	sub	sp, #8
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	4603      	mov	r3, r0
 8003a86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff ff31 	bl	80038f4 <__NVIC_EnableIRQ>
}
 8003a92:	bf00      	nop
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b082      	sub	sp, #8
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f7ff ffa2 	bl	80039ec <SysTick_Config>
 8003aa8:	4603      	mov	r3, r0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
	...

08003ab4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003abc:	2300      	movs	r3, #0
 8003abe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ac0:	f7ff fc2e 	bl	8003320 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e099      	b.n	8003c04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 0201 	bic.w	r2, r2, #1
 8003aee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003af0:	e00f      	b.n	8003b12 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003af2:	f7ff fc15 	bl	8003320 <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b05      	cmp	r3, #5
 8003afe:	d908      	bls.n	8003b12 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2220      	movs	r2, #32
 8003b04:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2203      	movs	r2, #3
 8003b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e078      	b.n	8003c04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e8      	bne.n	8003af2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4b38      	ldr	r3, [pc, #224]	; (8003c0c <HAL_DMA_Init+0x158>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d107      	bne.n	8003b7c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b74:	4313      	orrs	r3, r2
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	f023 0307 	bic.w	r3, r3, #7
 8003b92:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d117      	bne.n	8003bd6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00e      	beq.n	8003bd6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f9e9 	bl	8003f90 <DMA_CheckFifoParam>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d008      	beq.n	8003bd6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2240      	movs	r2, #64	; 0x40
 8003bc8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e016      	b.n	8003c04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 f9a0 	bl	8003f24 <DMA_CalcBaseAndBitshift>
 8003be4:	4603      	mov	r3, r0
 8003be6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bec:	223f      	movs	r2, #63	; 0x3f
 8003bee:	409a      	lsls	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3718      	adds	r7, #24
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	f010803f 	.word	0xf010803f

08003c10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003c1c:	4b92      	ldr	r3, [pc, #584]	; (8003e68 <HAL_DMA_IRQHandler+0x258>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a92      	ldr	r2, [pc, #584]	; (8003e6c <HAL_DMA_IRQHandler+0x25c>)
 8003c22:	fba2 2303 	umull	r2, r3, r2, r3
 8003c26:	0a9b      	lsrs	r3, r3, #10
 8003c28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	409a      	lsls	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d01a      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0304 	and.w	r3, r3, #4
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d013      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f022 0204 	bic.w	r2, r2, #4
 8003c62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c68:	2208      	movs	r2, #8
 8003c6a:	409a      	lsls	r2, r3
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c74:	f043 0201 	orr.w	r2, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c80:	2201      	movs	r2, #1
 8003c82:	409a      	lsls	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4013      	ands	r3, r2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d012      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00b      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003caa:	f043 0202 	orr.w	r2, r3, #2
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb6:	2204      	movs	r2, #4
 8003cb8:	409a      	lsls	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d012      	beq.n	8003ce8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00b      	beq.n	8003ce8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd4:	2204      	movs	r2, #4
 8003cd6:	409a      	lsls	r2, r3
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce0:	f043 0204 	orr.w	r2, r3, #4
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cec:	2210      	movs	r2, #16
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d043      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0308 	and.w	r3, r3, #8
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d03c      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d0a:	2210      	movs	r2, #16
 8003d0c:	409a      	lsls	r2, r3
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d018      	beq.n	8003d52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d108      	bne.n	8003d40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d024      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	4798      	blx	r3
 8003d3e:	e01f      	b.n	8003d80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d01b      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	4798      	blx	r3
 8003d50:	e016      	b.n	8003d80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d107      	bne.n	8003d70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f022 0208 	bic.w	r2, r2, #8
 8003d6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d84:	2220      	movs	r2, #32
 8003d86:	409a      	lsls	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 808e 	beq.w	8003eae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 8086 	beq.w	8003eae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da6:	2220      	movs	r2, #32
 8003da8:	409a      	lsls	r2, r3
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b05      	cmp	r3, #5
 8003db8:	d136      	bne.n	8003e28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0216 	bic.w	r2, r2, #22
 8003dc8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695a      	ldr	r2, [r3, #20]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dd8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d103      	bne.n	8003dea <HAL_DMA_IRQHandler+0x1da>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d007      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0208 	bic.w	r2, r2, #8
 8003df8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfe:	223f      	movs	r2, #63	; 0x3f
 8003e00:	409a      	lsls	r2, r3
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d07d      	beq.n	8003f1a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	4798      	blx	r3
        }
        return;
 8003e26:	e078      	b.n	8003f1a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d01c      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d108      	bne.n	8003e56 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d030      	beq.n	8003eae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	4798      	blx	r3
 8003e54:	e02b      	b.n	8003eae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d027      	beq.n	8003eae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	4798      	blx	r3
 8003e66:	e022      	b.n	8003eae <HAL_DMA_IRQHandler+0x29e>
 8003e68:	20000000 	.word	0x20000000
 8003e6c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10f      	bne.n	8003e9e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0210 	bic.w	r2, r2, #16
 8003e8c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d032      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d022      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2205      	movs	r2, #5
 8003ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0201 	bic.w	r2, r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	3301      	adds	r3, #1
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d307      	bcc.n	8003ef6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1f2      	bne.n	8003eda <HAL_DMA_IRQHandler+0x2ca>
 8003ef4:	e000      	b.n	8003ef8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003ef6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d005      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	4798      	blx	r3
 8003f18:	e000      	b.n	8003f1c <HAL_DMA_IRQHandler+0x30c>
        return;
 8003f1a:	bf00      	nop
    }
  }
}
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop

08003f24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	3b10      	subs	r3, #16
 8003f34:	4a13      	ldr	r2, [pc, #76]	; (8003f84 <DMA_CalcBaseAndBitshift+0x60>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	091b      	lsrs	r3, r3, #4
 8003f3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f3e:	4a12      	ldr	r2, [pc, #72]	; (8003f88 <DMA_CalcBaseAndBitshift+0x64>)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4413      	add	r3, r2
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	461a      	mov	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2b03      	cmp	r3, #3
 8003f50:	d908      	bls.n	8003f64 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	461a      	mov	r2, r3
 8003f58:	4b0c      	ldr	r3, [pc, #48]	; (8003f8c <DMA_CalcBaseAndBitshift+0x68>)
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	1d1a      	adds	r2, r3, #4
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	659a      	str	r2, [r3, #88]	; 0x58
 8003f62:	e006      	b.n	8003f72 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4b08      	ldr	r3, [pc, #32]	; (8003f8c <DMA_CalcBaseAndBitshift+0x68>)
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	aaaaaaab 	.word	0xaaaaaaab
 8003f88:	08009a00 	.word	0x08009a00
 8003f8c:	fffffc00 	.word	0xfffffc00

08003f90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d11f      	bne.n	8003fea <DMA_CheckFifoParam+0x5a>
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d856      	bhi.n	800405e <DMA_CheckFifoParam+0xce>
 8003fb0:	a201      	add	r2, pc, #4	; (adr r2, 8003fb8 <DMA_CheckFifoParam+0x28>)
 8003fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb6:	bf00      	nop
 8003fb8:	08003fc9 	.word	0x08003fc9
 8003fbc:	08003fdb 	.word	0x08003fdb
 8003fc0:	08003fc9 	.word	0x08003fc9
 8003fc4:	0800405f 	.word	0x0800405f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d046      	beq.n	8004062 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd8:	e043      	b.n	8004062 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fe2:	d140      	bne.n	8004066 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fe8:	e03d      	b.n	8004066 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ff2:	d121      	bne.n	8004038 <DMA_CheckFifoParam+0xa8>
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b03      	cmp	r3, #3
 8003ff8:	d837      	bhi.n	800406a <DMA_CheckFifoParam+0xda>
 8003ffa:	a201      	add	r2, pc, #4	; (adr r2, 8004000 <DMA_CheckFifoParam+0x70>)
 8003ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004000:	08004011 	.word	0x08004011
 8004004:	08004017 	.word	0x08004017
 8004008:	08004011 	.word	0x08004011
 800400c:	08004029 	.word	0x08004029
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	73fb      	strb	r3, [r7, #15]
      break;
 8004014:	e030      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d025      	beq.n	800406e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004026:	e022      	b.n	800406e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004030:	d11f      	bne.n	8004072 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004036:	e01c      	b.n	8004072 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2b02      	cmp	r3, #2
 800403c:	d903      	bls.n	8004046 <DMA_CheckFifoParam+0xb6>
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	2b03      	cmp	r3, #3
 8004042:	d003      	beq.n	800404c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004044:	e018      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	73fb      	strb	r3, [r7, #15]
      break;
 800404a:	e015      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00e      	beq.n	8004076 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      break;
 800405c:	e00b      	b.n	8004076 <DMA_CheckFifoParam+0xe6>
      break;
 800405e:	bf00      	nop
 8004060:	e00a      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 8004062:	bf00      	nop
 8004064:	e008      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 8004066:	bf00      	nop
 8004068:	e006      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 800406a:	bf00      	nop
 800406c:	e004      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 800406e:	bf00      	nop
 8004070:	e002      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;   
 8004072:	bf00      	nop
 8004074:	e000      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 8004076:	bf00      	nop
    }
  } 
  
  return status; 
 8004078:	7bfb      	ldrb	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3714      	adds	r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop

08004088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004088:	b480      	push	{r7}
 800408a:	b089      	sub	sp, #36	; 0x24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004092:	2300      	movs	r3, #0
 8004094:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800409a:	2300      	movs	r3, #0
 800409c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800409e:	2300      	movs	r3, #0
 80040a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
 80040a6:	e175      	b.n	8004394 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80040a8:	2201      	movs	r2, #1
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	4013      	ands	r3, r2
 80040ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	f040 8164 	bne.w	800438e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d00b      	beq.n	80040e6 <HAL_GPIO_Init+0x5e>
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d007      	beq.n	80040e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040da:	2b11      	cmp	r3, #17
 80040dc:	d003      	beq.n	80040e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	2b12      	cmp	r3, #18
 80040e4:	d130      	bne.n	8004148 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	2203      	movs	r2, #3
 80040f2:	fa02 f303 	lsl.w	r3, r2, r3
 80040f6:	43db      	mvns	r3, r3
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	4013      	ands	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4313      	orrs	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800411c:	2201      	movs	r2, #1
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	43db      	mvns	r3, r3
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	4013      	ands	r3, r2
 800412a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	091b      	lsrs	r3, r3, #4
 8004132:	f003 0201 	and.w	r2, r3, #1
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	fa02 f303 	lsl.w	r3, r2, r3
 800413c:	69ba      	ldr	r2, [r7, #24]
 800413e:	4313      	orrs	r3, r2
 8004140:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	2203      	movs	r2, #3
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	43db      	mvns	r3, r3
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	4013      	ands	r3, r2
 800415e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	4313      	orrs	r3, r2
 8004170:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	2b02      	cmp	r3, #2
 800417e:	d003      	beq.n	8004188 <HAL_GPIO_Init+0x100>
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	2b12      	cmp	r3, #18
 8004186:	d123      	bne.n	80041d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	08da      	lsrs	r2, r3, #3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3208      	adds	r2, #8
 8004190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	f003 0307 	and.w	r3, r3, #7
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	220f      	movs	r2, #15
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	43db      	mvns	r3, r3
 80041a6:	69ba      	ldr	r2, [r7, #24]
 80041a8:	4013      	ands	r3, r2
 80041aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	691a      	ldr	r2, [r3, #16]
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 0307 	and.w	r3, r3, #7
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	fa02 f303 	lsl.w	r3, r2, r3
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	4313      	orrs	r3, r2
 80041c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	08da      	lsrs	r2, r3, #3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	3208      	adds	r2, #8
 80041ca:	69b9      	ldr	r1, [r7, #24]
 80041cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	2203      	movs	r2, #3
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	43db      	mvns	r3, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4013      	ands	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 0203 	and.w	r2, r3, #3
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	fa02 f303 	lsl.w	r3, r2, r3
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800420c:	2b00      	cmp	r3, #0
 800420e:	f000 80be 	beq.w	800438e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004212:	4b66      	ldr	r3, [pc, #408]	; (80043ac <HAL_GPIO_Init+0x324>)
 8004214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004216:	4a65      	ldr	r2, [pc, #404]	; (80043ac <HAL_GPIO_Init+0x324>)
 8004218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800421c:	6453      	str	r3, [r2, #68]	; 0x44
 800421e:	4b63      	ldr	r3, [pc, #396]	; (80043ac <HAL_GPIO_Init+0x324>)
 8004220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800422a:	4a61      	ldr	r2, [pc, #388]	; (80043b0 <HAL_GPIO_Init+0x328>)
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	089b      	lsrs	r3, r3, #2
 8004230:	3302      	adds	r3, #2
 8004232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004236:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	220f      	movs	r2, #15
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43db      	mvns	r3, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4013      	ands	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a58      	ldr	r2, [pc, #352]	; (80043b4 <HAL_GPIO_Init+0x32c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d037      	beq.n	80042c6 <HAL_GPIO_Init+0x23e>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a57      	ldr	r2, [pc, #348]	; (80043b8 <HAL_GPIO_Init+0x330>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d031      	beq.n	80042c2 <HAL_GPIO_Init+0x23a>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a56      	ldr	r2, [pc, #344]	; (80043bc <HAL_GPIO_Init+0x334>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d02b      	beq.n	80042be <HAL_GPIO_Init+0x236>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a55      	ldr	r2, [pc, #340]	; (80043c0 <HAL_GPIO_Init+0x338>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d025      	beq.n	80042ba <HAL_GPIO_Init+0x232>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a54      	ldr	r2, [pc, #336]	; (80043c4 <HAL_GPIO_Init+0x33c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d01f      	beq.n	80042b6 <HAL_GPIO_Init+0x22e>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a53      	ldr	r2, [pc, #332]	; (80043c8 <HAL_GPIO_Init+0x340>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d019      	beq.n	80042b2 <HAL_GPIO_Init+0x22a>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a52      	ldr	r2, [pc, #328]	; (80043cc <HAL_GPIO_Init+0x344>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d013      	beq.n	80042ae <HAL_GPIO_Init+0x226>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a51      	ldr	r2, [pc, #324]	; (80043d0 <HAL_GPIO_Init+0x348>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d00d      	beq.n	80042aa <HAL_GPIO_Init+0x222>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a50      	ldr	r2, [pc, #320]	; (80043d4 <HAL_GPIO_Init+0x34c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d007      	beq.n	80042a6 <HAL_GPIO_Init+0x21e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a4f      	ldr	r2, [pc, #316]	; (80043d8 <HAL_GPIO_Init+0x350>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d101      	bne.n	80042a2 <HAL_GPIO_Init+0x21a>
 800429e:	2309      	movs	r3, #9
 80042a0:	e012      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042a2:	230a      	movs	r3, #10
 80042a4:	e010      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042a6:	2308      	movs	r3, #8
 80042a8:	e00e      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042aa:	2307      	movs	r3, #7
 80042ac:	e00c      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042ae:	2306      	movs	r3, #6
 80042b0:	e00a      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042b2:	2305      	movs	r3, #5
 80042b4:	e008      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042b6:	2304      	movs	r3, #4
 80042b8:	e006      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042ba:	2303      	movs	r3, #3
 80042bc:	e004      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042be:	2302      	movs	r3, #2
 80042c0:	e002      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042c2:	2301      	movs	r3, #1
 80042c4:	e000      	b.n	80042c8 <HAL_GPIO_Init+0x240>
 80042c6:	2300      	movs	r3, #0
 80042c8:	69fa      	ldr	r2, [r7, #28]
 80042ca:	f002 0203 	and.w	r2, r2, #3
 80042ce:	0092      	lsls	r2, r2, #2
 80042d0:	4093      	lsls	r3, r2
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80042d8:	4935      	ldr	r1, [pc, #212]	; (80043b0 <HAL_GPIO_Init+0x328>)
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	089b      	lsrs	r3, r3, #2
 80042de:	3302      	adds	r3, #2
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042e6:	4b3d      	ldr	r3, [pc, #244]	; (80043dc <HAL_GPIO_Init+0x354>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	43db      	mvns	r3, r3
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	4013      	ands	r3, r2
 80042f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d003      	beq.n	800430a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004302:	69ba      	ldr	r2, [r7, #24]
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	4313      	orrs	r3, r2
 8004308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800430a:	4a34      	ldr	r2, [pc, #208]	; (80043dc <HAL_GPIO_Init+0x354>)
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004310:	4b32      	ldr	r3, [pc, #200]	; (80043dc <HAL_GPIO_Init+0x354>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	43db      	mvns	r3, r3
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	4013      	ands	r3, r2
 800431e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004334:	4a29      	ldr	r2, [pc, #164]	; (80043dc <HAL_GPIO_Init+0x354>)
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800433a:	4b28      	ldr	r3, [pc, #160]	; (80043dc <HAL_GPIO_Init+0x354>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	43db      	mvns	r3, r3
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	4013      	ands	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800435e:	4a1f      	ldr	r2, [pc, #124]	; (80043dc <HAL_GPIO_Init+0x354>)
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004364:	4b1d      	ldr	r3, [pc, #116]	; (80043dc <HAL_GPIO_Init+0x354>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	43db      	mvns	r3, r3
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	4013      	ands	r3, r2
 8004372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d003      	beq.n	8004388 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	4313      	orrs	r3, r2
 8004386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004388:	4a14      	ldr	r2, [pc, #80]	; (80043dc <HAL_GPIO_Init+0x354>)
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	3301      	adds	r3, #1
 8004392:	61fb      	str	r3, [r7, #28]
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	2b0f      	cmp	r3, #15
 8004398:	f67f ae86 	bls.w	80040a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800439c:	bf00      	nop
 800439e:	bf00      	nop
 80043a0:	3724      	adds	r7, #36	; 0x24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	40023800 	.word	0x40023800
 80043b0:	40013800 	.word	0x40013800
 80043b4:	40020000 	.word	0x40020000
 80043b8:	40020400 	.word	0x40020400
 80043bc:	40020800 	.word	0x40020800
 80043c0:	40020c00 	.word	0x40020c00
 80043c4:	40021000 	.word	0x40021000
 80043c8:	40021400 	.word	0x40021400
 80043cc:	40021800 	.word	0x40021800
 80043d0:	40021c00 	.word	0x40021c00
 80043d4:	40022000 	.word	0x40022000
 80043d8:	40022400 	.word	0x40022400
 80043dc:	40013c00 	.word	0x40013c00

080043e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	460b      	mov	r3, r1
 80043ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691a      	ldr	r2, [r3, #16]
 80043f0:	887b      	ldrh	r3, [r7, #2]
 80043f2:	4013      	ands	r3, r2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043f8:	2301      	movs	r3, #1
 80043fa:	73fb      	strb	r3, [r7, #15]
 80043fc:	e001      	b.n	8004402 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043fe:	2300      	movs	r3, #0
 8004400:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004402:	7bfb      	ldrb	r3, [r7, #15]
}
 8004404:	4618      	mov	r0, r3
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	807b      	strh	r3, [r7, #2]
 800441c:	4613      	mov	r3, r2
 800441e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004420:	787b      	ldrb	r3, [r7, #1]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d003      	beq.n	800442e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004426:	887a      	ldrh	r2, [r7, #2]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800442c:	e003      	b.n	8004436 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800442e:	887b      	ldrh	r3, [r7, #2]
 8004430:	041a      	lsls	r2, r3, #16
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	619a      	str	r2, [r3, #24]
}
 8004436:	bf00      	nop
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
	...

08004444 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	4603      	mov	r3, r0
 800444c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800444e:	4b08      	ldr	r3, [pc, #32]	; (8004470 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004450:	695a      	ldr	r2, [r3, #20]
 8004452:	88fb      	ldrh	r3, [r7, #6]
 8004454:	4013      	ands	r3, r2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d006      	beq.n	8004468 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800445a:	4a05      	ldr	r2, [pc, #20]	; (8004470 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800445c:	88fb      	ldrh	r3, [r7, #6]
 800445e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004460:	88fb      	ldrh	r3, [r7, #6]
 8004462:	4618      	mov	r0, r3
 8004464:	f7fd f91c 	bl	80016a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004468:	bf00      	nop
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40013c00 	.word	0x40013c00

08004474 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800447a:	2300      	movs	r3, #0
 800447c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800447e:	4b23      	ldr	r3, [pc, #140]	; (800450c <HAL_PWREx_EnableOverDrive+0x98>)
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	4a22      	ldr	r2, [pc, #136]	; (800450c <HAL_PWREx_EnableOverDrive+0x98>)
 8004484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004488:	6413      	str	r3, [r2, #64]	; 0x40
 800448a:	4b20      	ldr	r3, [pc, #128]	; (800450c <HAL_PWREx_EnableOverDrive+0x98>)
 800448c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004492:	603b      	str	r3, [r7, #0]
 8004494:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004496:	4b1e      	ldr	r3, [pc, #120]	; (8004510 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a1d      	ldr	r2, [pc, #116]	; (8004510 <HAL_PWREx_EnableOverDrive+0x9c>)
 800449c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044a2:	f7fe ff3d 	bl	8003320 <HAL_GetTick>
 80044a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044a8:	e009      	b.n	80044be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044aa:	f7fe ff39 	bl	8003320 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044b8:	d901      	bls.n	80044be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e022      	b.n	8004504 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044be:	4b14      	ldr	r3, [pc, #80]	; (8004510 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044ca:	d1ee      	bne.n	80044aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80044cc:	4b10      	ldr	r3, [pc, #64]	; (8004510 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a0f      	ldr	r2, [pc, #60]	; (8004510 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044d8:	f7fe ff22 	bl	8003320 <HAL_GetTick>
 80044dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044de:	e009      	b.n	80044f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044e0:	f7fe ff1e 	bl	8003320 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044ee:	d901      	bls.n	80044f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e007      	b.n	8004504 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044f4:	4b06      	ldr	r3, [pc, #24]	; (8004510 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004500:	d1ee      	bne.n	80044e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3708      	adds	r7, #8
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40023800 	.word	0x40023800
 8004510:	40007000 	.word	0x40007000

08004514 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b086      	sub	sp, #24
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800451c:	2300      	movs	r3, #0
 800451e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e291      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	2b00      	cmp	r3, #0
 8004534:	f000 8087 	beq.w	8004646 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004538:	4b96      	ldr	r3, [pc, #600]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f003 030c 	and.w	r3, r3, #12
 8004540:	2b04      	cmp	r3, #4
 8004542:	d00c      	beq.n	800455e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004544:	4b93      	ldr	r3, [pc, #588]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f003 030c 	and.w	r3, r3, #12
 800454c:	2b08      	cmp	r3, #8
 800454e:	d112      	bne.n	8004576 <HAL_RCC_OscConfig+0x62>
 8004550:	4b90      	ldr	r3, [pc, #576]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004558:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800455c:	d10b      	bne.n	8004576 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800455e:	4b8d      	ldr	r3, [pc, #564]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d06c      	beq.n	8004644 <HAL_RCC_OscConfig+0x130>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d168      	bne.n	8004644 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e26b      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800457e:	d106      	bne.n	800458e <HAL_RCC_OscConfig+0x7a>
 8004580:	4b84      	ldr	r3, [pc, #528]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a83      	ldr	r2, [pc, #524]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004586:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	e02e      	b.n	80045ec <HAL_RCC_OscConfig+0xd8>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10c      	bne.n	80045b0 <HAL_RCC_OscConfig+0x9c>
 8004596:	4b7f      	ldr	r3, [pc, #508]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a7e      	ldr	r2, [pc, #504]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 800459c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	4b7c      	ldr	r3, [pc, #496]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a7b      	ldr	r2, [pc, #492]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ac:	6013      	str	r3, [r2, #0]
 80045ae:	e01d      	b.n	80045ec <HAL_RCC_OscConfig+0xd8>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045b8:	d10c      	bne.n	80045d4 <HAL_RCC_OscConfig+0xc0>
 80045ba:	4b76      	ldr	r3, [pc, #472]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a75      	ldr	r2, [pc, #468]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045c4:	6013      	str	r3, [r2, #0]
 80045c6:	4b73      	ldr	r3, [pc, #460]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a72      	ldr	r2, [pc, #456]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	e00b      	b.n	80045ec <HAL_RCC_OscConfig+0xd8>
 80045d4:	4b6f      	ldr	r3, [pc, #444]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a6e      	ldr	r2, [pc, #440]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045de:	6013      	str	r3, [r2, #0]
 80045e0:	4b6c      	ldr	r3, [pc, #432]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a6b      	ldr	r2, [pc, #428]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80045e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d013      	beq.n	800461c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fe fe94 	bl	8003320 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045fc:	f7fe fe90 	bl	8003320 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b64      	cmp	r3, #100	; 0x64
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e21f      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800460e:	4b61      	ldr	r3, [pc, #388]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0f0      	beq.n	80045fc <HAL_RCC_OscConfig+0xe8>
 800461a:	e014      	b.n	8004646 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461c:	f7fe fe80 	bl	8003320 <HAL_GetTick>
 8004620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004622:	e008      	b.n	8004636 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004624:	f7fe fe7c 	bl	8003320 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b64      	cmp	r3, #100	; 0x64
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e20b      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004636:	4b57      	ldr	r3, [pc, #348]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1f0      	bne.n	8004624 <HAL_RCC_OscConfig+0x110>
 8004642:	e000      	b.n	8004646 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d069      	beq.n	8004726 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004652:	4b50      	ldr	r3, [pc, #320]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 030c 	and.w	r3, r3, #12
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00b      	beq.n	8004676 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800465e:	4b4d      	ldr	r3, [pc, #308]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 030c 	and.w	r3, r3, #12
 8004666:	2b08      	cmp	r3, #8
 8004668:	d11c      	bne.n	80046a4 <HAL_RCC_OscConfig+0x190>
 800466a:	4b4a      	ldr	r3, [pc, #296]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d116      	bne.n	80046a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004676:	4b47      	ldr	r3, [pc, #284]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d005      	beq.n	800468e <HAL_RCC_OscConfig+0x17a>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d001      	beq.n	800468e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e1df      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468e:	4b41      	ldr	r3, [pc, #260]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	493d      	ldr	r1, [pc, #244]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a2:	e040      	b.n	8004726 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d023      	beq.n	80046f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046ac:	4b39      	ldr	r3, [pc, #228]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a38      	ldr	r2, [pc, #224]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80046b2:	f043 0301 	orr.w	r3, r3, #1
 80046b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b8:	f7fe fe32 	bl	8003320 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046c0:	f7fe fe2e 	bl	8003320 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e1bd      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d2:	4b30      	ldr	r3, [pc, #192]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d0f0      	beq.n	80046c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046de:	4b2d      	ldr	r3, [pc, #180]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	4929      	ldr	r1, [pc, #164]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	600b      	str	r3, [r1, #0]
 80046f2:	e018      	b.n	8004726 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046f4:	4b27      	ldr	r3, [pc, #156]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a26      	ldr	r2, [pc, #152]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 80046fa:	f023 0301 	bic.w	r3, r3, #1
 80046fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004700:	f7fe fe0e 	bl	8003320 <HAL_GetTick>
 8004704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004708:	f7fe fe0a 	bl	8003320 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e199      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800471a:	4b1e      	ldr	r3, [pc, #120]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f0      	bne.n	8004708 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0308 	and.w	r3, r3, #8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d038      	beq.n	80047a4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d019      	beq.n	800476e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800473a:	4b16      	ldr	r3, [pc, #88]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 800473c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800473e:	4a15      	ldr	r2, [pc, #84]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004740:	f043 0301 	orr.w	r3, r3, #1
 8004744:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004746:	f7fe fdeb 	bl	8003320 <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800474c:	e008      	b.n	8004760 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800474e:	f7fe fde7 	bl	8003320 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e176      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004760:	4b0c      	ldr	r3, [pc, #48]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004762:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0f0      	beq.n	800474e <HAL_RCC_OscConfig+0x23a>
 800476c:	e01a      	b.n	80047a4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800476e:	4b09      	ldr	r3, [pc, #36]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004772:	4a08      	ldr	r2, [pc, #32]	; (8004794 <HAL_RCC_OscConfig+0x280>)
 8004774:	f023 0301 	bic.w	r3, r3, #1
 8004778:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800477a:	f7fe fdd1 	bl	8003320 <HAL_GetTick>
 800477e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004780:	e00a      	b.n	8004798 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004782:	f7fe fdcd 	bl	8003320 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	2b02      	cmp	r3, #2
 800478e:	d903      	bls.n	8004798 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e15c      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
 8004794:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004798:	4b91      	ldr	r3, [pc, #580]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800479a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1ee      	bne.n	8004782 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 80a4 	beq.w	80048fa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047b2:	4b8b      	ldr	r3, [pc, #556]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10d      	bne.n	80047da <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80047be:	4b88      	ldr	r3, [pc, #544]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80047c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c2:	4a87      	ldr	r2, [pc, #540]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80047c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047c8:	6413      	str	r3, [r2, #64]	; 0x40
 80047ca:	4b85      	ldr	r3, [pc, #532]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047d2:	60bb      	str	r3, [r7, #8]
 80047d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047d6:	2301      	movs	r3, #1
 80047d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047da:	4b82      	ldr	r3, [pc, #520]	; (80049e4 <HAL_RCC_OscConfig+0x4d0>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d118      	bne.n	8004818 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80047e6:	4b7f      	ldr	r3, [pc, #508]	; (80049e4 <HAL_RCC_OscConfig+0x4d0>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a7e      	ldr	r2, [pc, #504]	; (80049e4 <HAL_RCC_OscConfig+0x4d0>)
 80047ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047f2:	f7fe fd95 	bl	8003320 <HAL_GetTick>
 80047f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047f8:	e008      	b.n	800480c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047fa:	f7fe fd91 	bl	8003320 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	2b64      	cmp	r3, #100	; 0x64
 8004806:	d901      	bls.n	800480c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e120      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800480c:	4b75      	ldr	r3, [pc, #468]	; (80049e4 <HAL_RCC_OscConfig+0x4d0>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004814:	2b00      	cmp	r3, #0
 8004816:	d0f0      	beq.n	80047fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d106      	bne.n	800482e <HAL_RCC_OscConfig+0x31a>
 8004820:	4b6f      	ldr	r3, [pc, #444]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004824:	4a6e      	ldr	r2, [pc, #440]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004826:	f043 0301 	orr.w	r3, r3, #1
 800482a:	6713      	str	r3, [r2, #112]	; 0x70
 800482c:	e02d      	b.n	800488a <HAL_RCC_OscConfig+0x376>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d10c      	bne.n	8004850 <HAL_RCC_OscConfig+0x33c>
 8004836:	4b6a      	ldr	r3, [pc, #424]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483a:	4a69      	ldr	r2, [pc, #420]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800483c:	f023 0301 	bic.w	r3, r3, #1
 8004840:	6713      	str	r3, [r2, #112]	; 0x70
 8004842:	4b67      	ldr	r3, [pc, #412]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004846:	4a66      	ldr	r2, [pc, #408]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004848:	f023 0304 	bic.w	r3, r3, #4
 800484c:	6713      	str	r3, [r2, #112]	; 0x70
 800484e:	e01c      	b.n	800488a <HAL_RCC_OscConfig+0x376>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	2b05      	cmp	r3, #5
 8004856:	d10c      	bne.n	8004872 <HAL_RCC_OscConfig+0x35e>
 8004858:	4b61      	ldr	r3, [pc, #388]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800485a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485c:	4a60      	ldr	r2, [pc, #384]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800485e:	f043 0304 	orr.w	r3, r3, #4
 8004862:	6713      	str	r3, [r2, #112]	; 0x70
 8004864:	4b5e      	ldr	r3, [pc, #376]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004868:	4a5d      	ldr	r2, [pc, #372]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800486a:	f043 0301 	orr.w	r3, r3, #1
 800486e:	6713      	str	r3, [r2, #112]	; 0x70
 8004870:	e00b      	b.n	800488a <HAL_RCC_OscConfig+0x376>
 8004872:	4b5b      	ldr	r3, [pc, #364]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004876:	4a5a      	ldr	r2, [pc, #360]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004878:	f023 0301 	bic.w	r3, r3, #1
 800487c:	6713      	str	r3, [r2, #112]	; 0x70
 800487e:	4b58      	ldr	r3, [pc, #352]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004882:	4a57      	ldr	r2, [pc, #348]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004884:	f023 0304 	bic.w	r3, r3, #4
 8004888:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d015      	beq.n	80048be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004892:	f7fe fd45 	bl	8003320 <HAL_GetTick>
 8004896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004898:	e00a      	b.n	80048b0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800489a:	f7fe fd41 	bl	8003320 <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e0ce      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b0:	4b4b      	ldr	r3, [pc, #300]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80048b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d0ee      	beq.n	800489a <HAL_RCC_OscConfig+0x386>
 80048bc:	e014      	b.n	80048e8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048be:	f7fe fd2f 	bl	8003320 <HAL_GetTick>
 80048c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048c4:	e00a      	b.n	80048dc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048c6:	f7fe fd2b 	bl	8003320 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d901      	bls.n	80048dc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e0b8      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048dc:	4b40      	ldr	r3, [pc, #256]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80048de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1ee      	bne.n	80048c6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048e8:	7dfb      	ldrb	r3, [r7, #23]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d105      	bne.n	80048fa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ee:	4b3c      	ldr	r3, [pc, #240]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	4a3b      	ldr	r2, [pc, #236]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80048f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 80a4 	beq.w	8004a4c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004904:	4b36      	ldr	r3, [pc, #216]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 030c 	and.w	r3, r3, #12
 800490c:	2b08      	cmp	r3, #8
 800490e:	d06b      	beq.n	80049e8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	2b02      	cmp	r3, #2
 8004916:	d149      	bne.n	80049ac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004918:	4b31      	ldr	r3, [pc, #196]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a30      	ldr	r2, [pc, #192]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800491e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004924:	f7fe fcfc 	bl	8003320 <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800492c:	f7fe fcf8 	bl	8003320 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e087      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800493e:	4b28      	ldr	r3, [pc, #160]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f0      	bne.n	800492c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69da      	ldr	r2, [r3, #28]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	431a      	orrs	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	019b      	lsls	r3, r3, #6
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004960:	085b      	lsrs	r3, r3, #1
 8004962:	3b01      	subs	r3, #1
 8004964:	041b      	lsls	r3, r3, #16
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496c:	061b      	lsls	r3, r3, #24
 800496e:	4313      	orrs	r3, r2
 8004970:	4a1b      	ldr	r2, [pc, #108]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 8004972:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004976:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004978:	4b19      	ldr	r3, [pc, #100]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a18      	ldr	r2, [pc, #96]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 800497e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004982:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004984:	f7fe fccc 	bl	8003320 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800498c:	f7fe fcc8 	bl	8003320 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e057      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800499e:	4b10      	ldr	r3, [pc, #64]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0f0      	beq.n	800498c <HAL_RCC_OscConfig+0x478>
 80049aa:	e04f      	b.n	8004a4c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ac:	4b0c      	ldr	r3, [pc, #48]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a0b      	ldr	r2, [pc, #44]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80049b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b8:	f7fe fcb2 	bl	8003320 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c0:	f7fe fcae 	bl	8003320 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e03d      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049d2:	4b03      	ldr	r3, [pc, #12]	; (80049e0 <HAL_RCC_OscConfig+0x4cc>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1f0      	bne.n	80049c0 <HAL_RCC_OscConfig+0x4ac>
 80049de:	e035      	b.n	8004a4c <HAL_RCC_OscConfig+0x538>
 80049e0:	40023800 	.word	0x40023800
 80049e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80049e8:	4b1b      	ldr	r3, [pc, #108]	; (8004a58 <HAL_RCC_OscConfig+0x544>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d028      	beq.n	8004a48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d121      	bne.n	8004a48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d11a      	bne.n	8004a48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a18:	4013      	ands	r3, r2
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a1e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d111      	bne.n	8004a48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a2e:	085b      	lsrs	r3, r3, #1
 8004a30:	3b01      	subs	r3, #1
 8004a32:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d107      	bne.n	8004a48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a42:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d001      	beq.n	8004a4c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40023800 	.word	0x40023800

08004a5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004a66:	2300      	movs	r3, #0
 8004a68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d101      	bne.n	8004a74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e0d0      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a74:	4b6a      	ldr	r3, [pc, #424]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 030f 	and.w	r3, r3, #15
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d910      	bls.n	8004aa4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a82:	4b67      	ldr	r3, [pc, #412]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f023 020f 	bic.w	r2, r3, #15
 8004a8a:	4965      	ldr	r1, [pc, #404]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a92:	4b63      	ldr	r3, [pc, #396]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 030f 	and.w	r3, r3, #15
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d001      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0b8      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d020      	beq.n	8004af2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004abc:	4b59      	ldr	r3, [pc, #356]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	4a58      	ldr	r2, [pc, #352]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ac6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0308 	and.w	r3, r3, #8
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ad4:	4b53      	ldr	r3, [pc, #332]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	4a52      	ldr	r2, [pc, #328]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004ada:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ade:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ae0:	4b50      	ldr	r3, [pc, #320]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	494d      	ldr	r1, [pc, #308]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d040      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d107      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b06:	4b47      	ldr	r3, [pc, #284]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d115      	bne.n	8004b3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e07f      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d107      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b1e:	4b41      	ldr	r3, [pc, #260]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d109      	bne.n	8004b3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e073      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b2e:	4b3d      	ldr	r3, [pc, #244]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e06b      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b3e:	4b39      	ldr	r3, [pc, #228]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f023 0203 	bic.w	r2, r3, #3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	4936      	ldr	r1, [pc, #216]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b50:	f7fe fbe6 	bl	8003320 <HAL_GetTick>
 8004b54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b56:	e00a      	b.n	8004b6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b58:	f7fe fbe2 	bl	8003320 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d901      	bls.n	8004b6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e053      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6e:	4b2d      	ldr	r3, [pc, #180]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f003 020c 	and.w	r2, r3, #12
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d1eb      	bne.n	8004b58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b80:	4b27      	ldr	r3, [pc, #156]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 030f 	and.w	r3, r3, #15
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d210      	bcs.n	8004bb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8e:	4b24      	ldr	r3, [pc, #144]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f023 020f 	bic.w	r2, r3, #15
 8004b96:	4922      	ldr	r1, [pc, #136]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b9e:	4b20      	ldr	r3, [pc, #128]	; (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 030f 	and.w	r3, r3, #15
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e032      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d008      	beq.n	8004bce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bbc:	4b19      	ldr	r3, [pc, #100]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4916      	ldr	r1, [pc, #88]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d009      	beq.n	8004bee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bda:	4b12      	ldr	r3, [pc, #72]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	490e      	ldr	r1, [pc, #56]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bee:	f000 f821 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	4b0b      	ldr	r3, [pc, #44]	; (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	091b      	lsrs	r3, r3, #4
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	490a      	ldr	r1, [pc, #40]	; (8004c28 <HAL_RCC_ClockConfig+0x1cc>)
 8004c00:	5ccb      	ldrb	r3, [r1, r3]
 8004c02:	fa22 f303 	lsr.w	r3, r2, r3
 8004c06:	4a09      	ldr	r2, [pc, #36]	; (8004c2c <HAL_RCC_ClockConfig+0x1d0>)
 8004c08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c0a:	4b09      	ldr	r3, [pc, #36]	; (8004c30 <HAL_RCC_ClockConfig+0x1d4>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7fe fb42 	bl	8003298 <HAL_InitTick>

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40023c00 	.word	0x40023c00
 8004c24:	40023800 	.word	0x40023800
 8004c28:	080099e8 	.word	0x080099e8
 8004c2c:	20000000 	.word	0x20000000
 8004c30:	20000004 	.word	0x20000004

08004c34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c34:	b5b0      	push	{r4, r5, r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	6079      	str	r1, [r7, #4]
 8004c3e:	2100      	movs	r1, #0
 8004c40:	60f9      	str	r1, [r7, #12]
 8004c42:	2100      	movs	r1, #0
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004c46:	2100      	movs	r1, #0
 8004c48:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c4a:	4952      	ldr	r1, [pc, #328]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c4c:	6889      	ldr	r1, [r1, #8]
 8004c4e:	f001 010c 	and.w	r1, r1, #12
 8004c52:	2908      	cmp	r1, #8
 8004c54:	d00d      	beq.n	8004c72 <HAL_RCC_GetSysClockFreq+0x3e>
 8004c56:	2908      	cmp	r1, #8
 8004c58:	f200 8094 	bhi.w	8004d84 <HAL_RCC_GetSysClockFreq+0x150>
 8004c5c:	2900      	cmp	r1, #0
 8004c5e:	d002      	beq.n	8004c66 <HAL_RCC_GetSysClockFreq+0x32>
 8004c60:	2904      	cmp	r1, #4
 8004c62:	d003      	beq.n	8004c6c <HAL_RCC_GetSysClockFreq+0x38>
 8004c64:	e08e      	b.n	8004d84 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c66:	4b4c      	ldr	r3, [pc, #304]	; (8004d98 <HAL_RCC_GetSysClockFreq+0x164>)
 8004c68:	60bb      	str	r3, [r7, #8]
      break;
 8004c6a:	e08e      	b.n	8004d8a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c6c:	4b4b      	ldr	r3, [pc, #300]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x168>)
 8004c6e:	60bb      	str	r3, [r7, #8]
      break;
 8004c70:	e08b      	b.n	8004d8a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c72:	4948      	ldr	r1, [pc, #288]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c74:	6849      	ldr	r1, [r1, #4]
 8004c76:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004c7a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004c7c:	4945      	ldr	r1, [pc, #276]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c7e:	6849      	ldr	r1, [r1, #4]
 8004c80:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004c84:	2900      	cmp	r1, #0
 8004c86:	d024      	beq.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c88:	4942      	ldr	r1, [pc, #264]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c8a:	6849      	ldr	r1, [r1, #4]
 8004c8c:	0989      	lsrs	r1, r1, #6
 8004c8e:	4608      	mov	r0, r1
 8004c90:	f04f 0100 	mov.w	r1, #0
 8004c94:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004c98:	f04f 0500 	mov.w	r5, #0
 8004c9c:	ea00 0204 	and.w	r2, r0, r4
 8004ca0:	ea01 0305 	and.w	r3, r1, r5
 8004ca4:	493d      	ldr	r1, [pc, #244]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x168>)
 8004ca6:	fb01 f003 	mul.w	r0, r1, r3
 8004caa:	2100      	movs	r1, #0
 8004cac:	fb01 f102 	mul.w	r1, r1, r2
 8004cb0:	1844      	adds	r4, r0, r1
 8004cb2:	493a      	ldr	r1, [pc, #232]	; (8004d9c <HAL_RCC_GetSysClockFreq+0x168>)
 8004cb4:	fba2 0101 	umull	r0, r1, r2, r1
 8004cb8:	1863      	adds	r3, r4, r1
 8004cba:	4619      	mov	r1, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	f04f 0300 	mov.w	r3, #0
 8004cc4:	f7fb ff90 	bl	8000be8 <__aeabi_uldivmod>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4613      	mov	r3, r2
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	e04a      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cd2:	4b30      	ldr	r3, [pc, #192]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	099b      	lsrs	r3, r3, #6
 8004cd8:	461a      	mov	r2, r3
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004ce2:	f04f 0100 	mov.w	r1, #0
 8004ce6:	ea02 0400 	and.w	r4, r2, r0
 8004cea:	ea03 0501 	and.w	r5, r3, r1
 8004cee:	4620      	mov	r0, r4
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	f04f 0200 	mov.w	r2, #0
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	014b      	lsls	r3, r1, #5
 8004cfc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004d00:	0142      	lsls	r2, r0, #5
 8004d02:	4610      	mov	r0, r2
 8004d04:	4619      	mov	r1, r3
 8004d06:	1b00      	subs	r0, r0, r4
 8004d08:	eb61 0105 	sbc.w	r1, r1, r5
 8004d0c:	f04f 0200 	mov.w	r2, #0
 8004d10:	f04f 0300 	mov.w	r3, #0
 8004d14:	018b      	lsls	r3, r1, #6
 8004d16:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004d1a:	0182      	lsls	r2, r0, #6
 8004d1c:	1a12      	subs	r2, r2, r0
 8004d1e:	eb63 0301 	sbc.w	r3, r3, r1
 8004d22:	f04f 0000 	mov.w	r0, #0
 8004d26:	f04f 0100 	mov.w	r1, #0
 8004d2a:	00d9      	lsls	r1, r3, #3
 8004d2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d30:	00d0      	lsls	r0, r2, #3
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	1912      	adds	r2, r2, r4
 8004d38:	eb45 0303 	adc.w	r3, r5, r3
 8004d3c:	f04f 0000 	mov.w	r0, #0
 8004d40:	f04f 0100 	mov.w	r1, #0
 8004d44:	0299      	lsls	r1, r3, #10
 8004d46:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004d4a:	0290      	lsls	r0, r2, #10
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	4610      	mov	r0, r2
 8004d52:	4619      	mov	r1, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	461a      	mov	r2, r3
 8004d58:	f04f 0300 	mov.w	r3, #0
 8004d5c:	f7fb ff44 	bl	8000be8 <__aeabi_uldivmod>
 8004d60:	4602      	mov	r2, r0
 8004d62:	460b      	mov	r3, r1
 8004d64:	4613      	mov	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d68:	4b0a      	ldr	r3, [pc, #40]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	0c1b      	lsrs	r3, r3, #16
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	3301      	adds	r3, #1
 8004d74:	005b      	lsls	r3, r3, #1
 8004d76:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d80:	60bb      	str	r3, [r7, #8]
      break;
 8004d82:	e002      	b.n	8004d8a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d84:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <HAL_RCC_GetSysClockFreq+0x164>)
 8004d86:	60bb      	str	r3, [r7, #8]
      break;
 8004d88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bdb0      	pop	{r4, r5, r7, pc}
 8004d94:	40023800 	.word	0x40023800
 8004d98:	00f42400 	.word	0x00f42400
 8004d9c:	017d7840 	.word	0x017d7840

08004da0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004da4:	4b03      	ldr	r3, [pc, #12]	; (8004db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004da6:	681b      	ldr	r3, [r3, #0]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	20000000 	.word	0x20000000

08004db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004dbc:	f7ff fff0 	bl	8004da0 <HAL_RCC_GetHCLKFreq>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	4b05      	ldr	r3, [pc, #20]	; (8004dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	0a9b      	lsrs	r3, r3, #10
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	4903      	ldr	r1, [pc, #12]	; (8004ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dce:	5ccb      	ldrb	r3, [r1, r3]
 8004dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40023800 	.word	0x40023800
 8004ddc:	080099f8 	.word	0x080099f8

08004de0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004de4:	f7ff ffdc 	bl	8004da0 <HAL_RCC_GetHCLKFreq>
 8004de8:	4602      	mov	r2, r0
 8004dea:	4b05      	ldr	r3, [pc, #20]	; (8004e00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	0b5b      	lsrs	r3, r3, #13
 8004df0:	f003 0307 	and.w	r3, r3, #7
 8004df4:	4903      	ldr	r1, [pc, #12]	; (8004e04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004df6:	5ccb      	ldrb	r3, [r1, r3]
 8004df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40023800 	.word	0x40023800
 8004e04:	080099f8 	.word	0x080099f8

08004e08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004e10:	2300      	movs	r3, #0
 8004e12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004e14:	2300      	movs	r3, #0
 8004e16:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004e20:	2300      	movs	r3, #0
 8004e22:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d012      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e30:	4b69      	ldr	r3, [pc, #420]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	4a68      	ldr	r2, [pc, #416]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e36:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004e3a:	6093      	str	r3, [r2, #8]
 8004e3c:	4b66      	ldr	r3, [pc, #408]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e44:	4964      	ldr	r1, [pc, #400]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004e52:	2301      	movs	r3, #1
 8004e54:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d017      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e62:	4b5d      	ldr	r3, [pc, #372]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e68:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e70:	4959      	ldr	r1, [pc, #356]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e80:	d101      	bne.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e82:	2301      	movs	r3, #1
 8004e84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d017      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e9e:	4b4e      	ldr	r3, [pc, #312]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ea4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eac:	494a      	ldr	r1, [pc, #296]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ebc:	d101      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d001      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004eda:	2301      	movs	r3, #1
 8004edc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0320 	and.w	r3, r3, #32
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 808b 	beq.w	8005002 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004eec:	4b3a      	ldr	r3, [pc, #232]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	4a39      	ldr	r2, [pc, #228]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ef6:	6413      	str	r3, [r2, #64]	; 0x40
 8004ef8:	4b37      	ldr	r3, [pc, #220]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f00:	60bb      	str	r3, [r7, #8]
 8004f02:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f04:	4b35      	ldr	r3, [pc, #212]	; (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a34      	ldr	r2, [pc, #208]	; (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f10:	f7fe fa06 	bl	8003320 <HAL_GetTick>
 8004f14:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f16:	e008      	b.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f18:	f7fe fa02 	bl	8003320 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b64      	cmp	r3, #100	; 0x64
 8004f24:	d901      	bls.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e357      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f2a:	4b2c      	ldr	r3, [pc, #176]	; (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0f0      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f36:	4b28      	ldr	r3, [pc, #160]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d035      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d02e      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f54:	4b20      	ldr	r3, [pc, #128]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f5c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f5e:	4b1e      	ldr	r3, [pc, #120]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f62:	4a1d      	ldr	r2, [pc, #116]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f68:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f6a:	4b1b      	ldr	r3, [pc, #108]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f6e:	4a1a      	ldr	r2, [pc, #104]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f74:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f76:	4a18      	ldr	r2, [pc, #96]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f7c:	4b16      	ldr	r3, [pc, #88]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d114      	bne.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f88:	f7fe f9ca 	bl	8003320 <HAL_GetTick>
 8004f8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f8e:	e00a      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f90:	f7fe f9c6 	bl	8003320 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e319      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fa6:	4b0c      	ldr	r3, [pc, #48]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d0ee      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fbe:	d111      	bne.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004fc0:	4b05      	ldr	r3, [pc, #20]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004fcc:	4b04      	ldr	r3, [pc, #16]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004fce:	400b      	ands	r3, r1
 8004fd0:	4901      	ldr	r1, [pc, #4]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	608b      	str	r3, [r1, #8]
 8004fd6:	e00b      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004fd8:	40023800 	.word	0x40023800
 8004fdc:	40007000 	.word	0x40007000
 8004fe0:	0ffffcff 	.word	0x0ffffcff
 8004fe4:	4bb1      	ldr	r3, [pc, #708]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	4ab0      	ldr	r2, [pc, #704]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004fee:	6093      	str	r3, [r2, #8]
 8004ff0:	4bae      	ldr	r3, [pc, #696]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004ff2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ffc:	49ab      	ldr	r1, [pc, #684]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0310 	and.w	r3, r3, #16
 800500a:	2b00      	cmp	r3, #0
 800500c:	d010      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800500e:	4ba7      	ldr	r3, [pc, #668]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005014:	4aa5      	ldr	r2, [pc, #660]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800501a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800501e:	4ba3      	ldr	r3, [pc, #652]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005020:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005028:	49a0      	ldr	r1, [pc, #640]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800502a:	4313      	orrs	r3, r2
 800502c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00a      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800503c:	4b9b      	ldr	r3, [pc, #620]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800503e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005042:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800504a:	4998      	ldr	r1, [pc, #608]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800504c:	4313      	orrs	r3, r2
 800504e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00a      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800505e:	4b93      	ldr	r3, [pc, #588]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005064:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800506c:	498f      	ldr	r1, [pc, #572]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800506e:	4313      	orrs	r3, r2
 8005070:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00a      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005080:	4b8a      	ldr	r3, [pc, #552]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005086:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800508e:	4987      	ldr	r1, [pc, #540]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00a      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050a2:	4b82      	ldr	r3, [pc, #520]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b0:	497e      	ldr	r1, [pc, #504]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00a      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050c4:	4b79      	ldr	r3, [pc, #484]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ca:	f023 0203 	bic.w	r2, r3, #3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050d2:	4976      	ldr	r1, [pc, #472]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00a      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050e6:	4b71      	ldr	r3, [pc, #452]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ec:	f023 020c 	bic.w	r2, r3, #12
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050f4:	496d      	ldr	r1, [pc, #436]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00a      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005108:	4b68      	ldr	r3, [pc, #416]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800510a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005116:	4965      	ldr	r1, [pc, #404]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005118:	4313      	orrs	r3, r2
 800511a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800512a:	4b60      	ldr	r3, [pc, #384]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800512c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005130:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005138:	495c      	ldr	r1, [pc, #368]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800513a:	4313      	orrs	r3, r2
 800513c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800514c:	4b57      	ldr	r3, [pc, #348]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800514e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005152:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800515a:	4954      	ldr	r1, [pc, #336]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800515c:	4313      	orrs	r3, r2
 800515e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00a      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800516e:	4b4f      	ldr	r3, [pc, #316]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005174:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517c:	494b      	ldr	r1, [pc, #300]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800517e:	4313      	orrs	r3, r2
 8005180:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00a      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005190:	4b46      	ldr	r3, [pc, #280]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005196:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800519e:	4943      	ldr	r1, [pc, #268]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00a      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80051b2:	4b3e      	ldr	r3, [pc, #248]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051c0:	493a      	ldr	r1, [pc, #232]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00a      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051d4:	4b35      	ldr	r3, [pc, #212]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051e2:	4932      	ldr	r1, [pc, #200]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d011      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80051f6:	4b2d      	ldr	r3, [pc, #180]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005204:	4929      	ldr	r1, [pc, #164]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005206:	4313      	orrs	r3, r2
 8005208:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005210:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005214:	d101      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005216:	2301      	movs	r3, #1
 8005218:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005226:	2301      	movs	r3, #1
 8005228:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00a      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005236:	4b1d      	ldr	r3, [pc, #116]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800523c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005244:	4919      	ldr	r1, [pc, #100]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005246:	4313      	orrs	r3, r2
 8005248:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00b      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005258:	4b14      	ldr	r3, [pc, #80]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800525a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800525e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005268:	4910      	ldr	r1, [pc, #64]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d006      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 80d9 	beq.w	8005436 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005284:	4b09      	ldr	r3, [pc, #36]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a08      	ldr	r2, [pc, #32]	; (80052ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800528a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800528e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005290:	f7fe f846 	bl	8003320 <HAL_GetTick>
 8005294:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005296:	e00b      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005298:	f7fe f842 	bl	8003320 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b64      	cmp	r3, #100	; 0x64
 80052a4:	d904      	bls.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e197      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80052aa:	bf00      	nop
 80052ac:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052b0:	4b6c      	ldr	r3, [pc, #432]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1ed      	bne.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d021      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x504>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d11d      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052d0:	4b64      	ldr	r3, [pc, #400]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052d6:	0c1b      	lsrs	r3, r3, #16
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80052de:	4b61      	ldr	r3, [pc, #388]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052e4:	0e1b      	lsrs	r3, r3, #24
 80052e6:	f003 030f 	and.w	r3, r3, #15
 80052ea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	019a      	lsls	r2, r3, #6
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	041b      	lsls	r3, r3, #16
 80052f6:	431a      	orrs	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	061b      	lsls	r3, r3, #24
 80052fc:	431a      	orrs	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	071b      	lsls	r3, r3, #28
 8005304:	4957      	ldr	r1, [pc, #348]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005306:	4313      	orrs	r3, r2
 8005308:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d004      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005320:	d00a      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800532a:	2b00      	cmp	r3, #0
 800532c:	d02e      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005336:	d129      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005338:	4b4a      	ldr	r3, [pc, #296]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800533a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800533e:	0c1b      	lsrs	r3, r3, #16
 8005340:	f003 0303 	and.w	r3, r3, #3
 8005344:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005346:	4b47      	ldr	r3, [pc, #284]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005348:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800534c:	0f1b      	lsrs	r3, r3, #28
 800534e:	f003 0307 	and.w	r3, r3, #7
 8005352:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	019a      	lsls	r2, r3, #6
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	041b      	lsls	r3, r3, #16
 800535e:	431a      	orrs	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	061b      	lsls	r3, r3, #24
 8005366:	431a      	orrs	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	071b      	lsls	r3, r3, #28
 800536c:	493d      	ldr	r1, [pc, #244]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005374:	4b3b      	ldr	r3, [pc, #236]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005376:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800537a:	f023 021f 	bic.w	r2, r3, #31
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005382:	3b01      	subs	r3, #1
 8005384:	4937      	ldr	r1, [pc, #220]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005386:	4313      	orrs	r3, r2
 8005388:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d01d      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005398:	4b32      	ldr	r3, [pc, #200]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800539a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800539e:	0e1b      	lsrs	r3, r3, #24
 80053a0:	f003 030f 	and.w	r3, r3, #15
 80053a4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053a6:	4b2f      	ldr	r3, [pc, #188]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053ac:	0f1b      	lsrs	r3, r3, #28
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	019a      	lsls	r2, r3, #6
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	041b      	lsls	r3, r3, #16
 80053c0:	431a      	orrs	r2, r3
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	061b      	lsls	r3, r3, #24
 80053c6:	431a      	orrs	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	071b      	lsls	r3, r3, #28
 80053cc:	4925      	ldr	r1, [pc, #148]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d011      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	019a      	lsls	r2, r3, #6
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	041b      	lsls	r3, r3, #16
 80053ec:	431a      	orrs	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	061b      	lsls	r3, r3, #24
 80053f4:	431a      	orrs	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	071b      	lsls	r3, r3, #28
 80053fc:	4919      	ldr	r1, [pc, #100]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005404:	4b17      	ldr	r3, [pc, #92]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a16      	ldr	r2, [pc, #88]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800540a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800540e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005410:	f7fd ff86 	bl	8003320 <HAL_GetTick>
 8005414:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005416:	e008      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005418:	f7fd ff82 	bl	8003320 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b64      	cmp	r3, #100	; 0x64
 8005424:	d901      	bls.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e0d7      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800542a:	4b0e      	ldr	r3, [pc, #56]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0f0      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	2b01      	cmp	r3, #1
 800543a:	f040 80cd 	bne.w	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800543e:	4b09      	ldr	r3, [pc, #36]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a08      	ldr	r2, [pc, #32]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005448:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800544a:	f7fd ff69 	bl	8003320 <HAL_GetTick>
 800544e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005450:	e00a      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005452:	f7fd ff65 	bl	8003320 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b64      	cmp	r3, #100	; 0x64
 800545e:	d903      	bls.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e0ba      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005464:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005468:	4b5e      	ldr	r3, [pc, #376]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005470:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005474:	d0ed      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005486:	2b00      	cmp	r3, #0
 8005488:	d009      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005492:	2b00      	cmp	r3, #0
 8005494:	d02e      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549a:	2b00      	cmp	r3, #0
 800549c:	d12a      	bne.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800549e:	4b51      	ldr	r3, [pc, #324]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a4:	0c1b      	lsrs	r3, r3, #16
 80054a6:	f003 0303 	and.w	r3, r3, #3
 80054aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054ac:	4b4d      	ldr	r3, [pc, #308]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b2:	0f1b      	lsrs	r3, r3, #28
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	019a      	lsls	r2, r3, #6
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	041b      	lsls	r3, r3, #16
 80054c4:	431a      	orrs	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	061b      	lsls	r3, r3, #24
 80054cc:	431a      	orrs	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	071b      	lsls	r3, r3, #28
 80054d2:	4944      	ldr	r1, [pc, #272]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80054da:	4b42      	ldr	r3, [pc, #264]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054e0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e8:	3b01      	subs	r3, #1
 80054ea:	021b      	lsls	r3, r3, #8
 80054ec:	493d      	ldr	r1, [pc, #244]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d022      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005504:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005508:	d11d      	bne.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800550a:	4b36      	ldr	r3, [pc, #216]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005510:	0e1b      	lsrs	r3, r3, #24
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005518:	4b32      	ldr	r3, [pc, #200]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800551a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800551e:	0f1b      	lsrs	r3, r3, #28
 8005520:	f003 0307 	and.w	r3, r3, #7
 8005524:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	019a      	lsls	r2, r3, #6
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	041b      	lsls	r3, r3, #16
 8005532:	431a      	orrs	r2, r3
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	061b      	lsls	r3, r3, #24
 8005538:	431a      	orrs	r2, r3
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	071b      	lsls	r3, r3, #28
 800553e:	4929      	ldr	r1, [pc, #164]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005540:	4313      	orrs	r3, r2
 8005542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0308 	and.w	r3, r3, #8
 800554e:	2b00      	cmp	r3, #0
 8005550:	d028      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005552:	4b24      	ldr	r3, [pc, #144]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005558:	0e1b      	lsrs	r3, r3, #24
 800555a:	f003 030f 	and.w	r3, r3, #15
 800555e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005560:	4b20      	ldr	r3, [pc, #128]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005566:	0c1b      	lsrs	r3, r3, #16
 8005568:	f003 0303 	and.w	r3, r3, #3
 800556c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	019a      	lsls	r2, r3, #6
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	041b      	lsls	r3, r3, #16
 8005578:	431a      	orrs	r2, r3
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	061b      	lsls	r3, r3, #24
 800557e:	431a      	orrs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	071b      	lsls	r3, r3, #28
 8005586:	4917      	ldr	r1, [pc, #92]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005588:	4313      	orrs	r3, r2
 800558a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800558e:	4b15      	ldr	r3, [pc, #84]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005590:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005594:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800559c:	4911      	ldr	r1, [pc, #68]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80055a4:	4b0f      	ldr	r3, [pc, #60]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a0e      	ldr	r2, [pc, #56]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055b0:	f7fd feb6 	bl	8003320 <HAL_GetTick>
 80055b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055b6:	e008      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055b8:	f7fd feb2 	bl	8003320 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	2b64      	cmp	r3, #100	; 0x64
 80055c4:	d901      	bls.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e007      	b.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055ca:	4b06      	ldr	r3, [pc, #24]	; (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055d6:	d1ef      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3720      	adds	r7, #32
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	40023800 	.word	0x40023800

080055e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e049      	b.n	800568e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d106      	bne.n	8005614 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f7fd fc08 	bl	8002e24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3304      	adds	r3, #4
 8005624:	4619      	mov	r1, r3
 8005626:	4610      	mov	r0, r2
 8005628:	f000 fc68 	bl	8005efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005696:	b580      	push	{r7, lr}
 8005698:	b082      	sub	sp, #8
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d101      	bne.n	80056a8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e049      	b.n	800573c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d106      	bne.n	80056c2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f7fd fb8b 	bl	8002dd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2202      	movs	r2, #2
 80056c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	3304      	adds	r3, #4
 80056d2:	4619      	mov	r1, r3
 80056d4:	4610      	mov	r0, r2
 80056d6:	f000 fc11 	bl	8005efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2201      	movs	r2, #1
 800571e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3708      	adds	r7, #8
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d109      	bne.n	8005768 <HAL_TIM_PWM_Start+0x24>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b01      	cmp	r3, #1
 800575e:	bf14      	ite	ne
 8005760:	2301      	movne	r3, #1
 8005762:	2300      	moveq	r3, #0
 8005764:	b2db      	uxtb	r3, r3
 8005766:	e03c      	b.n	80057e2 <HAL_TIM_PWM_Start+0x9e>
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	2b04      	cmp	r3, #4
 800576c:	d109      	bne.n	8005782 <HAL_TIM_PWM_Start+0x3e>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b01      	cmp	r3, #1
 8005778:	bf14      	ite	ne
 800577a:	2301      	movne	r3, #1
 800577c:	2300      	moveq	r3, #0
 800577e:	b2db      	uxtb	r3, r3
 8005780:	e02f      	b.n	80057e2 <HAL_TIM_PWM_Start+0x9e>
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	2b08      	cmp	r3, #8
 8005786:	d109      	bne.n	800579c <HAL_TIM_PWM_Start+0x58>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b01      	cmp	r3, #1
 8005792:	bf14      	ite	ne
 8005794:	2301      	movne	r3, #1
 8005796:	2300      	moveq	r3, #0
 8005798:	b2db      	uxtb	r3, r3
 800579a:	e022      	b.n	80057e2 <HAL_TIM_PWM_Start+0x9e>
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	2b0c      	cmp	r3, #12
 80057a0:	d109      	bne.n	80057b6 <HAL_TIM_PWM_Start+0x72>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	bf14      	ite	ne
 80057ae:	2301      	movne	r3, #1
 80057b0:	2300      	moveq	r3, #0
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	e015      	b.n	80057e2 <HAL_TIM_PWM_Start+0x9e>
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	2b10      	cmp	r3, #16
 80057ba:	d109      	bne.n	80057d0 <HAL_TIM_PWM_Start+0x8c>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	bf14      	ite	ne
 80057c8:	2301      	movne	r3, #1
 80057ca:	2300      	moveq	r3, #0
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	e008      	b.n	80057e2 <HAL_TIM_PWM_Start+0x9e>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b01      	cmp	r3, #1
 80057da:	bf14      	ite	ne
 80057dc:	2301      	movne	r3, #1
 80057de:	2300      	moveq	r3, #0
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e092      	b.n	8005910 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d104      	bne.n	80057fa <HAL_TIM_PWM_Start+0xb6>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057f8:	e023      	b.n	8005842 <HAL_TIM_PWM_Start+0xfe>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b04      	cmp	r3, #4
 80057fe:	d104      	bne.n	800580a <HAL_TIM_PWM_Start+0xc6>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005808:	e01b      	b.n	8005842 <HAL_TIM_PWM_Start+0xfe>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	2b08      	cmp	r3, #8
 800580e:	d104      	bne.n	800581a <HAL_TIM_PWM_Start+0xd6>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005818:	e013      	b.n	8005842 <HAL_TIM_PWM_Start+0xfe>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b0c      	cmp	r3, #12
 800581e:	d104      	bne.n	800582a <HAL_TIM_PWM_Start+0xe6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005828:	e00b      	b.n	8005842 <HAL_TIM_PWM_Start+0xfe>
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2b10      	cmp	r3, #16
 800582e:	d104      	bne.n	800583a <HAL_TIM_PWM_Start+0xf6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005838:	e003      	b.n	8005842 <HAL_TIM_PWM_Start+0xfe>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2202      	movs	r2, #2
 800583e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2201      	movs	r2, #1
 8005848:	6839      	ldr	r1, [r7, #0]
 800584a:	4618      	mov	r0, r3
 800584c:	f000 fe54 	bl	80064f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a30      	ldr	r2, [pc, #192]	; (8005918 <HAL_TIM_PWM_Start+0x1d4>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d004      	beq.n	8005864 <HAL_TIM_PWM_Start+0x120>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a2f      	ldr	r2, [pc, #188]	; (800591c <HAL_TIM_PWM_Start+0x1d8>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d101      	bne.n	8005868 <HAL_TIM_PWM_Start+0x124>
 8005864:	2301      	movs	r3, #1
 8005866:	e000      	b.n	800586a <HAL_TIM_PWM_Start+0x126>
 8005868:	2300      	movs	r3, #0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d007      	beq.n	800587e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800587c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a25      	ldr	r2, [pc, #148]	; (8005918 <HAL_TIM_PWM_Start+0x1d4>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d022      	beq.n	80058ce <HAL_TIM_PWM_Start+0x18a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005890:	d01d      	beq.n	80058ce <HAL_TIM_PWM_Start+0x18a>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a22      	ldr	r2, [pc, #136]	; (8005920 <HAL_TIM_PWM_Start+0x1dc>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d018      	beq.n	80058ce <HAL_TIM_PWM_Start+0x18a>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a20      	ldr	r2, [pc, #128]	; (8005924 <HAL_TIM_PWM_Start+0x1e0>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d013      	beq.n	80058ce <HAL_TIM_PWM_Start+0x18a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a1f      	ldr	r2, [pc, #124]	; (8005928 <HAL_TIM_PWM_Start+0x1e4>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d00e      	beq.n	80058ce <HAL_TIM_PWM_Start+0x18a>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a19      	ldr	r2, [pc, #100]	; (800591c <HAL_TIM_PWM_Start+0x1d8>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d009      	beq.n	80058ce <HAL_TIM_PWM_Start+0x18a>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a1b      	ldr	r2, [pc, #108]	; (800592c <HAL_TIM_PWM_Start+0x1e8>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d004      	beq.n	80058ce <HAL_TIM_PWM_Start+0x18a>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a19      	ldr	r2, [pc, #100]	; (8005930 <HAL_TIM_PWM_Start+0x1ec>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d115      	bne.n	80058fa <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	4b17      	ldr	r3, [pc, #92]	; (8005934 <HAL_TIM_PWM_Start+0x1f0>)
 80058d6:	4013      	ands	r3, r2
 80058d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2b06      	cmp	r3, #6
 80058de:	d015      	beq.n	800590c <HAL_TIM_PWM_Start+0x1c8>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058e6:	d011      	beq.n	800590c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f042 0201 	orr.w	r2, r2, #1
 80058f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058f8:	e008      	b.n	800590c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 0201 	orr.w	r2, r2, #1
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	e000      	b.n	800590e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800590c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	40010000 	.word	0x40010000
 800591c:	40010400 	.word	0x40010400
 8005920:	40000400 	.word	0x40000400
 8005924:	40000800 	.word	0x40000800
 8005928:	40000c00 	.word	0x40000c00
 800592c:	40014000 	.word	0x40014000
 8005930:	40001800 	.word	0x40001800
 8005934:	00010007 	.word	0x00010007

08005938 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2200      	movs	r2, #0
 8005948:	6839      	ldr	r1, [r7, #0]
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fdd4 	bl	80064f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a36      	ldr	r2, [pc, #216]	; (8005a30 <HAL_TIM_PWM_Stop+0xf8>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d004      	beq.n	8005964 <HAL_TIM_PWM_Stop+0x2c>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a35      	ldr	r2, [pc, #212]	; (8005a34 <HAL_TIM_PWM_Stop+0xfc>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d101      	bne.n	8005968 <HAL_TIM_PWM_Stop+0x30>
 8005964:	2301      	movs	r3, #1
 8005966:	e000      	b.n	800596a <HAL_TIM_PWM_Stop+0x32>
 8005968:	2300      	movs	r3, #0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d017      	beq.n	800599e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	6a1a      	ldr	r2, [r3, #32]
 8005974:	f241 1311 	movw	r3, #4369	; 0x1111
 8005978:	4013      	ands	r3, r2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10f      	bne.n	800599e <HAL_TIM_PWM_Stop+0x66>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	6a1a      	ldr	r2, [r3, #32]
 8005984:	f240 4344 	movw	r3, #1092	; 0x444
 8005988:	4013      	ands	r3, r2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d107      	bne.n	800599e <HAL_TIM_PWM_Stop+0x66>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800599c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6a1a      	ldr	r2, [r3, #32]
 80059a4:	f241 1311 	movw	r3, #4369	; 0x1111
 80059a8:	4013      	ands	r3, r2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10f      	bne.n	80059ce <HAL_TIM_PWM_Stop+0x96>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6a1a      	ldr	r2, [r3, #32]
 80059b4:	f240 4344 	movw	r3, #1092	; 0x444
 80059b8:	4013      	ands	r3, r2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d107      	bne.n	80059ce <HAL_TIM_PWM_Stop+0x96>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0201 	bic.w	r2, r2, #1
 80059cc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d104      	bne.n	80059de <HAL_TIM_PWM_Stop+0xa6>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059dc:	e023      	b.n	8005a26 <HAL_TIM_PWM_Stop+0xee>
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	2b04      	cmp	r3, #4
 80059e2:	d104      	bne.n	80059ee <HAL_TIM_PWM_Stop+0xb6>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059ec:	e01b      	b.n	8005a26 <HAL_TIM_PWM_Stop+0xee>
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	2b08      	cmp	r3, #8
 80059f2:	d104      	bne.n	80059fe <HAL_TIM_PWM_Stop+0xc6>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059fc:	e013      	b.n	8005a26 <HAL_TIM_PWM_Stop+0xee>
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b0c      	cmp	r3, #12
 8005a02:	d104      	bne.n	8005a0e <HAL_TIM_PWM_Stop+0xd6>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a0c:	e00b      	b.n	8005a26 <HAL_TIM_PWM_Stop+0xee>
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2b10      	cmp	r3, #16
 8005a12:	d104      	bne.n	8005a1e <HAL_TIM_PWM_Stop+0xe6>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a1c:	e003      	b.n	8005a26 <HAL_TIM_PWM_Stop+0xee>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3708      	adds	r7, #8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	40010000 	.word	0x40010000
 8005a34:	40010400 	.word	0x40010400

08005a38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d122      	bne.n	8005a94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	f003 0302 	and.w	r3, r3, #2
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d11b      	bne.n	8005a94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f06f 0202 	mvn.w	r2, #2
 8005a64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	f003 0303 	and.w	r3, r3, #3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 fa20 	bl	8005ec0 <HAL_TIM_IC_CaptureCallback>
 8005a80:	e005      	b.n	8005a8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fa12 	bl	8005eac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fa23 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	f003 0304 	and.w	r3, r3, #4
 8005a9e:	2b04      	cmp	r3, #4
 8005aa0:	d122      	bne.n	8005ae8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f003 0304 	and.w	r3, r3, #4
 8005aac:	2b04      	cmp	r3, #4
 8005aae:	d11b      	bne.n	8005ae8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f06f 0204 	mvn.w	r2, #4
 8005ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2202      	movs	r2, #2
 8005abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d003      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f9f6 	bl	8005ec0 <HAL_TIM_IC_CaptureCallback>
 8005ad4:	e005      	b.n	8005ae2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f9e8 	bl	8005eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f9f9 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	f003 0308 	and.w	r3, r3, #8
 8005af2:	2b08      	cmp	r3, #8
 8005af4:	d122      	bne.n	8005b3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	f003 0308 	and.w	r3, r3, #8
 8005b00:	2b08      	cmp	r3, #8
 8005b02:	d11b      	bne.n	8005b3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f06f 0208 	mvn.w	r2, #8
 8005b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2204      	movs	r2, #4
 8005b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	69db      	ldr	r3, [r3, #28]
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d003      	beq.n	8005b2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 f9cc 	bl	8005ec0 <HAL_TIM_IC_CaptureCallback>
 8005b28:	e005      	b.n	8005b36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f9be 	bl	8005eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f9cf 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	f003 0310 	and.w	r3, r3, #16
 8005b46:	2b10      	cmp	r3, #16
 8005b48:	d122      	bne.n	8005b90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	f003 0310 	and.w	r3, r3, #16
 8005b54:	2b10      	cmp	r3, #16
 8005b56:	d11b      	bne.n	8005b90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f06f 0210 	mvn.w	r2, #16
 8005b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2208      	movs	r2, #8
 8005b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	69db      	ldr	r3, [r3, #28]
 8005b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f9a2 	bl	8005ec0 <HAL_TIM_IC_CaptureCallback>
 8005b7c:	e005      	b.n	8005b8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 f994 	bl	8005eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 f9a5 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d10e      	bne.n	8005bbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	f003 0301 	and.w	r3, r3, #1
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d107      	bne.n	8005bbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f06f 0201 	mvn.w	r2, #1
 8005bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 f96e 	bl	8005e98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bc6:	2b80      	cmp	r3, #128	; 0x80
 8005bc8:	d10e      	bne.n	8005be8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd4:	2b80      	cmp	r3, #128	; 0x80
 8005bd6:	d107      	bne.n	8005be8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 fd46 	bl	8006674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bf6:	d10e      	bne.n	8005c16 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c02:	2b80      	cmp	r3, #128	; 0x80
 8005c04:	d107      	bne.n	8005c16 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 fd39 	bl	8006688 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c20:	2b40      	cmp	r3, #64	; 0x40
 8005c22:	d10e      	bne.n	8005c42 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c2e:	2b40      	cmp	r3, #64	; 0x40
 8005c30:	d107      	bne.n	8005c42 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 f953 	bl	8005ee8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	f003 0320 	and.w	r3, r3, #32
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d10e      	bne.n	8005c6e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b20      	cmp	r3, #32
 8005c5c:	d107      	bne.n	8005c6e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f06f 0220 	mvn.w	r2, #32
 8005c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 fcf9 	bl	8006660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c6e:	bf00      	nop
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
	...

08005c78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d101      	bne.n	8005c92 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005c8e:	2302      	movs	r3, #2
 8005c90:	e0fd      	b.n	8005e8e <HAL_TIM_PWM_ConfigChannel+0x216>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2b14      	cmp	r3, #20
 8005c9e:	f200 80f0 	bhi.w	8005e82 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8005ca2:	a201      	add	r2, pc, #4	; (adr r2, 8005ca8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca8:	08005cfd 	.word	0x08005cfd
 8005cac:	08005e83 	.word	0x08005e83
 8005cb0:	08005e83 	.word	0x08005e83
 8005cb4:	08005e83 	.word	0x08005e83
 8005cb8:	08005d3d 	.word	0x08005d3d
 8005cbc:	08005e83 	.word	0x08005e83
 8005cc0:	08005e83 	.word	0x08005e83
 8005cc4:	08005e83 	.word	0x08005e83
 8005cc8:	08005d7f 	.word	0x08005d7f
 8005ccc:	08005e83 	.word	0x08005e83
 8005cd0:	08005e83 	.word	0x08005e83
 8005cd4:	08005e83 	.word	0x08005e83
 8005cd8:	08005dbf 	.word	0x08005dbf
 8005cdc:	08005e83 	.word	0x08005e83
 8005ce0:	08005e83 	.word	0x08005e83
 8005ce4:	08005e83 	.word	0x08005e83
 8005ce8:	08005e01 	.word	0x08005e01
 8005cec:	08005e83 	.word	0x08005e83
 8005cf0:	08005e83 	.word	0x08005e83
 8005cf4:	08005e83 	.word	0x08005e83
 8005cf8:	08005e41 	.word	0x08005e41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68b9      	ldr	r1, [r7, #8]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f000 f99a 	bl	800603c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	699a      	ldr	r2, [r3, #24]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f042 0208 	orr.w	r2, r2, #8
 8005d16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	699a      	ldr	r2, [r3, #24]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f022 0204 	bic.w	r2, r2, #4
 8005d26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6999      	ldr	r1, [r3, #24]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	691a      	ldr	r2, [r3, #16]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	619a      	str	r2, [r3, #24]
      break;
 8005d3a:	e0a3      	b.n	8005e84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68b9      	ldr	r1, [r7, #8]
 8005d42:	4618      	mov	r0, r3
 8005d44:	f000 f9ec 	bl	8006120 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	699a      	ldr	r2, [r3, #24]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	699a      	ldr	r2, [r3, #24]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6999      	ldr	r1, [r3, #24]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	021a      	lsls	r2, r3, #8
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	619a      	str	r2, [r3, #24]
      break;
 8005d7c:	e082      	b.n	8005e84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68b9      	ldr	r1, [r7, #8]
 8005d84:	4618      	mov	r0, r3
 8005d86:	f000 fa43 	bl	8006210 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	69da      	ldr	r2, [r3, #28]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f042 0208 	orr.w	r2, r2, #8
 8005d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	69da      	ldr	r2, [r3, #28]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 0204 	bic.w	r2, r2, #4
 8005da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	69d9      	ldr	r1, [r3, #28]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	691a      	ldr	r2, [r3, #16]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	430a      	orrs	r2, r1
 8005dba:	61da      	str	r2, [r3, #28]
      break;
 8005dbc:	e062      	b.n	8005e84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68b9      	ldr	r1, [r7, #8]
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f000 fa99 	bl	80062fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69da      	ldr	r2, [r3, #28]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	69da      	ldr	r2, [r3, #28]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005de8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	69d9      	ldr	r1, [r3, #28]
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	021a      	lsls	r2, r3, #8
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	430a      	orrs	r2, r1
 8005dfc:	61da      	str	r2, [r3, #28]
      break;
 8005dfe:	e041      	b.n	8005e84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68b9      	ldr	r1, [r7, #8]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fad0 	bl	80063ac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f042 0208 	orr.w	r2, r2, #8
 8005e1a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0204 	bic.w	r2, r2, #4
 8005e2a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	691a      	ldr	r2, [r3, #16]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005e3e:	e021      	b.n	8005e84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68b9      	ldr	r1, [r7, #8]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 fb02 	bl	8006450 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e5a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	021a      	lsls	r2, r3, #8
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005e80:	e000      	b.n	8005e84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8005e82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop

08005e98 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a40      	ldr	r2, [pc, #256]	; (8006010 <TIM_Base_SetConfig+0x114>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d013      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f1a:	d00f      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a3d      	ldr	r2, [pc, #244]	; (8006014 <TIM_Base_SetConfig+0x118>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00b      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a3c      	ldr	r2, [pc, #240]	; (8006018 <TIM_Base_SetConfig+0x11c>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d007      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a3b      	ldr	r2, [pc, #236]	; (800601c <TIM_Base_SetConfig+0x120>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d003      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a3a      	ldr	r2, [pc, #232]	; (8006020 <TIM_Base_SetConfig+0x124>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d108      	bne.n	8005f4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a2f      	ldr	r2, [pc, #188]	; (8006010 <TIM_Base_SetConfig+0x114>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d02b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f5c:	d027      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a2c      	ldr	r2, [pc, #176]	; (8006014 <TIM_Base_SetConfig+0x118>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d023      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a2b      	ldr	r2, [pc, #172]	; (8006018 <TIM_Base_SetConfig+0x11c>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d01f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a2a      	ldr	r2, [pc, #168]	; (800601c <TIM_Base_SetConfig+0x120>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d01b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a29      	ldr	r2, [pc, #164]	; (8006020 <TIM_Base_SetConfig+0x124>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d017      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a28      	ldr	r2, [pc, #160]	; (8006024 <TIM_Base_SetConfig+0x128>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d013      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a27      	ldr	r2, [pc, #156]	; (8006028 <TIM_Base_SetConfig+0x12c>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d00f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a26      	ldr	r2, [pc, #152]	; (800602c <TIM_Base_SetConfig+0x130>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a25      	ldr	r2, [pc, #148]	; (8006030 <TIM_Base_SetConfig+0x134>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d007      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a24      	ldr	r2, [pc, #144]	; (8006034 <TIM_Base_SetConfig+0x138>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d003      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a23      	ldr	r2, [pc, #140]	; (8006038 <TIM_Base_SetConfig+0x13c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d108      	bne.n	8005fc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a0a      	ldr	r2, [pc, #40]	; (8006010 <TIM_Base_SetConfig+0x114>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_Base_SetConfig+0xf8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a0c      	ldr	r2, [pc, #48]	; (8006020 <TIM_Base_SetConfig+0x124>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d103      	bne.n	8005ffc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	691a      	ldr	r2, [r3, #16]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	615a      	str	r2, [r3, #20]
}
 8006002:	bf00      	nop
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	40010000 	.word	0x40010000
 8006014:	40000400 	.word	0x40000400
 8006018:	40000800 	.word	0x40000800
 800601c:	40000c00 	.word	0x40000c00
 8006020:	40010400 	.word	0x40010400
 8006024:	40014000 	.word	0x40014000
 8006028:	40014400 	.word	0x40014400
 800602c:	40014800 	.word	0x40014800
 8006030:	40001800 	.word	0x40001800
 8006034:	40001c00 	.word	0x40001c00
 8006038:	40002000 	.word	0x40002000

0800603c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	f023 0201 	bic.w	r2, r3, #1
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	4b2b      	ldr	r3, [pc, #172]	; (8006114 <TIM_OC1_SetConfig+0xd8>)
 8006068:	4013      	ands	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f023 0303 	bic.w	r3, r3, #3
 8006072:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f023 0302 	bic.w	r3, r3, #2
 8006084:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	4313      	orrs	r3, r2
 800608e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a21      	ldr	r2, [pc, #132]	; (8006118 <TIM_OC1_SetConfig+0xdc>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d003      	beq.n	80060a0 <TIM_OC1_SetConfig+0x64>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a20      	ldr	r2, [pc, #128]	; (800611c <TIM_OC1_SetConfig+0xe0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d10c      	bne.n	80060ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	f023 0308 	bic.w	r3, r3, #8
 80060a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f023 0304 	bic.w	r3, r3, #4
 80060b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a16      	ldr	r2, [pc, #88]	; (8006118 <TIM_OC1_SetConfig+0xdc>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d003      	beq.n	80060ca <TIM_OC1_SetConfig+0x8e>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a15      	ldr	r2, [pc, #84]	; (800611c <TIM_OC1_SetConfig+0xe0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d111      	bne.n	80060ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	697a      	ldr	r2, [r7, #20]
 8006106:	621a      	str	r2, [r3, #32]
}
 8006108:	bf00      	nop
 800610a:	371c      	adds	r7, #28
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	fffeff8f 	.word	0xfffeff8f
 8006118:	40010000 	.word	0x40010000
 800611c:	40010400 	.word	0x40010400

08006120 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	f023 0210 	bic.w	r2, r3, #16
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4b2e      	ldr	r3, [pc, #184]	; (8006204 <TIM_OC2_SetConfig+0xe4>)
 800614c:	4013      	ands	r3, r2
 800614e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006156:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	021b      	lsls	r3, r3, #8
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	4313      	orrs	r3, r2
 8006162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f023 0320 	bic.w	r3, r3, #32
 800616a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	011b      	lsls	r3, r3, #4
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a23      	ldr	r2, [pc, #140]	; (8006208 <TIM_OC2_SetConfig+0xe8>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d003      	beq.n	8006188 <TIM_OC2_SetConfig+0x68>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a22      	ldr	r2, [pc, #136]	; (800620c <TIM_OC2_SetConfig+0xec>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d10d      	bne.n	80061a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800618e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	011b      	lsls	r3, r3, #4
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	4313      	orrs	r3, r2
 800619a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a18      	ldr	r2, [pc, #96]	; (8006208 <TIM_OC2_SetConfig+0xe8>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d003      	beq.n	80061b4 <TIM_OC2_SetConfig+0x94>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a17      	ldr	r2, [pc, #92]	; (800620c <TIM_OC2_SetConfig+0xec>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d113      	bne.n	80061dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	695b      	ldr	r3, [r3, #20]
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	693a      	ldr	r2, [r7, #16]
 80061d8:	4313      	orrs	r3, r2
 80061da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68fa      	ldr	r2, [r7, #12]
 80061e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	621a      	str	r2, [r3, #32]
}
 80061f6:	bf00      	nop
 80061f8:	371c      	adds	r7, #28
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	feff8fff 	.word	0xfeff8fff
 8006208:	40010000 	.word	0x40010000
 800620c:	40010400 	.word	0x40010400

08006210 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006210:	b480      	push	{r7}
 8006212:	b087      	sub	sp, #28
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	4b2d      	ldr	r3, [pc, #180]	; (80062f0 <TIM_OC3_SetConfig+0xe0>)
 800623c:	4013      	ands	r3, r2
 800623e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f023 0303 	bic.w	r3, r3, #3
 8006246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006258:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	021b      	lsls	r3, r3, #8
 8006260:	697a      	ldr	r2, [r7, #20]
 8006262:	4313      	orrs	r3, r2
 8006264:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a22      	ldr	r2, [pc, #136]	; (80062f4 <TIM_OC3_SetConfig+0xe4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d003      	beq.n	8006276 <TIM_OC3_SetConfig+0x66>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a21      	ldr	r2, [pc, #132]	; (80062f8 <TIM_OC3_SetConfig+0xe8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d10d      	bne.n	8006292 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800627c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	021b      	lsls	r3, r3, #8
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	4313      	orrs	r3, r2
 8006288:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006290:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a17      	ldr	r2, [pc, #92]	; (80062f4 <TIM_OC3_SetConfig+0xe4>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d003      	beq.n	80062a2 <TIM_OC3_SetConfig+0x92>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a16      	ldr	r2, [pc, #88]	; (80062f8 <TIM_OC3_SetConfig+0xe8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d113      	bne.n	80062ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	011b      	lsls	r3, r3, #4
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	011b      	lsls	r3, r3, #4
 80062c4:	693a      	ldr	r2, [r7, #16]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	621a      	str	r2, [r3, #32]
}
 80062e4:	bf00      	nop
 80062e6:	371c      	adds	r7, #28
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr
 80062f0:	fffeff8f 	.word	0xfffeff8f
 80062f4:	40010000 	.word	0x40010000
 80062f8:	40010400 	.word	0x40010400

080062fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b087      	sub	sp, #28
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	4b1e      	ldr	r3, [pc, #120]	; (80063a0 <TIM_OC4_SetConfig+0xa4>)
 8006328:	4013      	ands	r3, r2
 800632a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	021b      	lsls	r3, r3, #8
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	4313      	orrs	r3, r2
 800633e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006346:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	031b      	lsls	r3, r3, #12
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	4313      	orrs	r3, r2
 8006352:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a13      	ldr	r2, [pc, #76]	; (80063a4 <TIM_OC4_SetConfig+0xa8>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d003      	beq.n	8006364 <TIM_OC4_SetConfig+0x68>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a12      	ldr	r2, [pc, #72]	; (80063a8 <TIM_OC4_SetConfig+0xac>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d109      	bne.n	8006378 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800636a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	019b      	lsls	r3, r3, #6
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	4313      	orrs	r3, r2
 8006376:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	621a      	str	r2, [r3, #32]
}
 8006392:	bf00      	nop
 8006394:	371c      	adds	r7, #28
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop
 80063a0:	feff8fff 	.word	0xfeff8fff
 80063a4:	40010000 	.word	0x40010000
 80063a8:	40010400 	.word	0x40010400

080063ac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b087      	sub	sp, #28
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	4b1b      	ldr	r3, [pc, #108]	; (8006444 <TIM_OC5_SetConfig+0x98>)
 80063d8:	4013      	ands	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80063ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	041b      	lsls	r3, r3, #16
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a12      	ldr	r2, [pc, #72]	; (8006448 <TIM_OC5_SetConfig+0x9c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d003      	beq.n	800640a <TIM_OC5_SetConfig+0x5e>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a11      	ldr	r2, [pc, #68]	; (800644c <TIM_OC5_SetConfig+0xa0>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d109      	bne.n	800641e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006410:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	021b      	lsls	r3, r3, #8
 8006418:	697a      	ldr	r2, [r7, #20]
 800641a:	4313      	orrs	r3, r2
 800641c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	621a      	str	r2, [r3, #32]
}
 8006438:	bf00      	nop
 800643a:	371c      	adds	r7, #28
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	fffeff8f 	.word	0xfffeff8f
 8006448:	40010000 	.word	0x40010000
 800644c:	40010400 	.word	0x40010400

08006450 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006450:	b480      	push	{r7}
 8006452:	b087      	sub	sp, #28
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a1b      	ldr	r3, [r3, #32]
 800646a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	4b1c      	ldr	r3, [pc, #112]	; (80064ec <TIM_OC6_SetConfig+0x9c>)
 800647c:	4013      	ands	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	021b      	lsls	r3, r3, #8
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	4313      	orrs	r3, r2
 800648a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006492:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	051b      	lsls	r3, r3, #20
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	4313      	orrs	r3, r2
 800649e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a13      	ldr	r2, [pc, #76]	; (80064f0 <TIM_OC6_SetConfig+0xa0>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d003      	beq.n	80064b0 <TIM_OC6_SetConfig+0x60>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a12      	ldr	r2, [pc, #72]	; (80064f4 <TIM_OC6_SetConfig+0xa4>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d109      	bne.n	80064c4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	695b      	ldr	r3, [r3, #20]
 80064bc:	029b      	lsls	r3, r3, #10
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	685a      	ldr	r2, [r3, #4]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	621a      	str	r2, [r3, #32]
}
 80064de:	bf00      	nop
 80064e0:	371c      	adds	r7, #28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop
 80064ec:	feff8fff 	.word	0xfeff8fff
 80064f0:	40010000 	.word	0x40010000
 80064f4:	40010400 	.word	0x40010400

080064f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b087      	sub	sp, #28
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	f003 031f 	and.w	r3, r3, #31
 800650a:	2201      	movs	r2, #1
 800650c:	fa02 f303 	lsl.w	r3, r2, r3
 8006510:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6a1a      	ldr	r2, [r3, #32]
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	43db      	mvns	r3, r3
 800651a:	401a      	ands	r2, r3
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6a1a      	ldr	r2, [r3, #32]
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	f003 031f 	and.w	r3, r3, #31
 800652a:	6879      	ldr	r1, [r7, #4]
 800652c:	fa01 f303 	lsl.w	r3, r1, r3
 8006530:	431a      	orrs	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	621a      	str	r2, [r3, #32]
}
 8006536:	bf00      	nop
 8006538:	371c      	adds	r7, #28
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
	...

08006544 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006554:	2b01      	cmp	r3, #1
 8006556:	d101      	bne.n	800655c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006558:	2302      	movs	r3, #2
 800655a:	e06d      	b.n	8006638 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2202      	movs	r2, #2
 8006568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a30      	ldr	r2, [pc, #192]	; (8006644 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d004      	beq.n	8006590 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a2f      	ldr	r2, [pc, #188]	; (8006648 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d108      	bne.n	80065a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006596:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	4313      	orrs	r3, r2
 80065a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a20      	ldr	r2, [pc, #128]	; (8006644 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d022      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ce:	d01d      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a1d      	ldr	r2, [pc, #116]	; (800664c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d018      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a1c      	ldr	r2, [pc, #112]	; (8006650 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d013      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a1a      	ldr	r2, [pc, #104]	; (8006654 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00e      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a15      	ldr	r2, [pc, #84]	; (8006648 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d009      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a16      	ldr	r2, [pc, #88]	; (8006658 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d004      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a15      	ldr	r2, [pc, #84]	; (800665c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d10c      	bne.n	8006626 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006612:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	4313      	orrs	r3, r2
 800661c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68ba      	ldr	r2, [r7, #8]
 8006624:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3714      	adds	r7, #20
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr
 8006644:	40010000 	.word	0x40010000
 8006648:	40010400 	.word	0x40010400
 800664c:	40000400 	.word	0x40000400
 8006650:	40000800 	.word	0x40000800
 8006654:	40000c00 	.word	0x40000c00
 8006658:	40014000 	.word	0x40014000
 800665c:	40001800 	.word	0x40001800

08006660 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800667c:	bf00      	nop
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr

08006688 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr

0800669c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e040      	b.n	8006730 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d106      	bne.n	80066c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f7fc fc7c 	bl	8002fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2224      	movs	r2, #36	; 0x24
 80066c8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f022 0201 	bic.w	r2, r2, #1
 80066d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 f8c0 	bl	8006860 <UART_SetConfig>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d101      	bne.n	80066ea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e022      	b.n	8006730 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 fb16 	bl	8006d24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006706:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	689a      	ldr	r2, [r3, #8]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006716:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f042 0201 	orr.w	r2, r2, #1
 8006726:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 fb9d 	bl	8006e68 <UART_CheckIdleState>
 800672e:	4603      	mov	r3, r0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b08a      	sub	sp, #40	; 0x28
 800673c:	af02      	add	r7, sp, #8
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	603b      	str	r3, [r7, #0]
 8006744:	4613      	mov	r3, r2
 8006746:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800674c:	2b20      	cmp	r3, #32
 800674e:	f040 8081 	bne.w	8006854 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d002      	beq.n	800675e <HAL_UART_Transmit+0x26>
 8006758:	88fb      	ldrh	r3, [r7, #6]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e079      	b.n	8006856 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006768:	2b01      	cmp	r3, #1
 800676a:	d101      	bne.n	8006770 <HAL_UART_Transmit+0x38>
 800676c:	2302      	movs	r3, #2
 800676e:	e072      	b.n	8006856 <HAL_UART_Transmit+0x11e>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2221      	movs	r2, #33	; 0x21
 8006784:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006786:	f7fc fdcb 	bl	8003320 <HAL_GetTick>
 800678a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	88fa      	ldrh	r2, [r7, #6]
 8006790:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	88fa      	ldrh	r2, [r7, #6]
 8006798:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067a4:	d108      	bne.n	80067b8 <HAL_UART_Transmit+0x80>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d104      	bne.n	80067b8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80067ae:	2300      	movs	r3, #0
 80067b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	61bb      	str	r3, [r7, #24]
 80067b6:	e003      	b.n	80067c0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067bc:	2300      	movs	r3, #0
 80067be:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80067c8:	e02c      	b.n	8006824 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	2200      	movs	r2, #0
 80067d2:	2180      	movs	r1, #128	; 0x80
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	f000 fb7a 	bl	8006ece <UART_WaitOnFlagUntilTimeout>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d001      	beq.n	80067e4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e038      	b.n	8006856 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10b      	bne.n	8006802 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	881b      	ldrh	r3, [r3, #0]
 80067ee:	461a      	mov	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067f8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	3302      	adds	r3, #2
 80067fe:	61bb      	str	r3, [r7, #24]
 8006800:	e007      	b.n	8006812 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	781a      	ldrb	r2, [r3, #0]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	3301      	adds	r3, #1
 8006810:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006818:	b29b      	uxth	r3, r3
 800681a:	3b01      	subs	r3, #1
 800681c:	b29a      	uxth	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800682a:	b29b      	uxth	r3, r3
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1cc      	bne.n	80067ca <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	2200      	movs	r2, #0
 8006838:	2140      	movs	r1, #64	; 0x40
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 fb47 	bl	8006ece <UART_WaitOnFlagUntilTimeout>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d001      	beq.n	800684a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	e005      	b.n	8006856 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2220      	movs	r2, #32
 800684e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006850:	2300      	movs	r3, #0
 8006852:	e000      	b.n	8006856 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006854:	2302      	movs	r3, #2
  }
}
 8006856:	4618      	mov	r0, r3
 8006858:	3720      	adds	r7, #32
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
	...

08006860 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b088      	sub	sp, #32
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006868:	2300      	movs	r3, #0
 800686a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	689a      	ldr	r2, [r3, #8]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	691b      	ldr	r3, [r3, #16]
 8006874:	431a      	orrs	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	431a      	orrs	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	69db      	ldr	r3, [r3, #28]
 8006880:	4313      	orrs	r3, r2
 8006882:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	4ba7      	ldr	r3, [pc, #668]	; (8006b28 <UART_SetConfig+0x2c8>)
 800688c:	4013      	ands	r3, r2
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	6812      	ldr	r2, [r2, #0]
 8006892:	6979      	ldr	r1, [r7, #20]
 8006894:	430b      	orrs	r3, r1
 8006896:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	430a      	orrs	r2, r1
 80068ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6a1b      	ldr	r3, [r3, #32]
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a95      	ldr	r2, [pc, #596]	; (8006b2c <UART_SetConfig+0x2cc>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d120      	bne.n	800691e <UART_SetConfig+0xbe>
 80068dc:	4b94      	ldr	r3, [pc, #592]	; (8006b30 <UART_SetConfig+0x2d0>)
 80068de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068e2:	f003 0303 	and.w	r3, r3, #3
 80068e6:	2b03      	cmp	r3, #3
 80068e8:	d816      	bhi.n	8006918 <UART_SetConfig+0xb8>
 80068ea:	a201      	add	r2, pc, #4	; (adr r2, 80068f0 <UART_SetConfig+0x90>)
 80068ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f0:	08006901 	.word	0x08006901
 80068f4:	0800690d 	.word	0x0800690d
 80068f8:	08006907 	.word	0x08006907
 80068fc:	08006913 	.word	0x08006913
 8006900:	2301      	movs	r3, #1
 8006902:	77fb      	strb	r3, [r7, #31]
 8006904:	e14f      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006906:	2302      	movs	r3, #2
 8006908:	77fb      	strb	r3, [r7, #31]
 800690a:	e14c      	b.n	8006ba6 <UART_SetConfig+0x346>
 800690c:	2304      	movs	r3, #4
 800690e:	77fb      	strb	r3, [r7, #31]
 8006910:	e149      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006912:	2308      	movs	r3, #8
 8006914:	77fb      	strb	r3, [r7, #31]
 8006916:	e146      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006918:	2310      	movs	r3, #16
 800691a:	77fb      	strb	r3, [r7, #31]
 800691c:	e143      	b.n	8006ba6 <UART_SetConfig+0x346>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a84      	ldr	r2, [pc, #528]	; (8006b34 <UART_SetConfig+0x2d4>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d132      	bne.n	800698e <UART_SetConfig+0x12e>
 8006928:	4b81      	ldr	r3, [pc, #516]	; (8006b30 <UART_SetConfig+0x2d0>)
 800692a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800692e:	f003 030c 	and.w	r3, r3, #12
 8006932:	2b0c      	cmp	r3, #12
 8006934:	d828      	bhi.n	8006988 <UART_SetConfig+0x128>
 8006936:	a201      	add	r2, pc, #4	; (adr r2, 800693c <UART_SetConfig+0xdc>)
 8006938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693c:	08006971 	.word	0x08006971
 8006940:	08006989 	.word	0x08006989
 8006944:	08006989 	.word	0x08006989
 8006948:	08006989 	.word	0x08006989
 800694c:	0800697d 	.word	0x0800697d
 8006950:	08006989 	.word	0x08006989
 8006954:	08006989 	.word	0x08006989
 8006958:	08006989 	.word	0x08006989
 800695c:	08006977 	.word	0x08006977
 8006960:	08006989 	.word	0x08006989
 8006964:	08006989 	.word	0x08006989
 8006968:	08006989 	.word	0x08006989
 800696c:	08006983 	.word	0x08006983
 8006970:	2300      	movs	r3, #0
 8006972:	77fb      	strb	r3, [r7, #31]
 8006974:	e117      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006976:	2302      	movs	r3, #2
 8006978:	77fb      	strb	r3, [r7, #31]
 800697a:	e114      	b.n	8006ba6 <UART_SetConfig+0x346>
 800697c:	2304      	movs	r3, #4
 800697e:	77fb      	strb	r3, [r7, #31]
 8006980:	e111      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006982:	2308      	movs	r3, #8
 8006984:	77fb      	strb	r3, [r7, #31]
 8006986:	e10e      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006988:	2310      	movs	r3, #16
 800698a:	77fb      	strb	r3, [r7, #31]
 800698c:	e10b      	b.n	8006ba6 <UART_SetConfig+0x346>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a69      	ldr	r2, [pc, #420]	; (8006b38 <UART_SetConfig+0x2d8>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d120      	bne.n	80069da <UART_SetConfig+0x17a>
 8006998:	4b65      	ldr	r3, [pc, #404]	; (8006b30 <UART_SetConfig+0x2d0>)
 800699a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800699e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80069a2:	2b30      	cmp	r3, #48	; 0x30
 80069a4:	d013      	beq.n	80069ce <UART_SetConfig+0x16e>
 80069a6:	2b30      	cmp	r3, #48	; 0x30
 80069a8:	d814      	bhi.n	80069d4 <UART_SetConfig+0x174>
 80069aa:	2b20      	cmp	r3, #32
 80069ac:	d009      	beq.n	80069c2 <UART_SetConfig+0x162>
 80069ae:	2b20      	cmp	r3, #32
 80069b0:	d810      	bhi.n	80069d4 <UART_SetConfig+0x174>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d002      	beq.n	80069bc <UART_SetConfig+0x15c>
 80069b6:	2b10      	cmp	r3, #16
 80069b8:	d006      	beq.n	80069c8 <UART_SetConfig+0x168>
 80069ba:	e00b      	b.n	80069d4 <UART_SetConfig+0x174>
 80069bc:	2300      	movs	r3, #0
 80069be:	77fb      	strb	r3, [r7, #31]
 80069c0:	e0f1      	b.n	8006ba6 <UART_SetConfig+0x346>
 80069c2:	2302      	movs	r3, #2
 80069c4:	77fb      	strb	r3, [r7, #31]
 80069c6:	e0ee      	b.n	8006ba6 <UART_SetConfig+0x346>
 80069c8:	2304      	movs	r3, #4
 80069ca:	77fb      	strb	r3, [r7, #31]
 80069cc:	e0eb      	b.n	8006ba6 <UART_SetConfig+0x346>
 80069ce:	2308      	movs	r3, #8
 80069d0:	77fb      	strb	r3, [r7, #31]
 80069d2:	e0e8      	b.n	8006ba6 <UART_SetConfig+0x346>
 80069d4:	2310      	movs	r3, #16
 80069d6:	77fb      	strb	r3, [r7, #31]
 80069d8:	e0e5      	b.n	8006ba6 <UART_SetConfig+0x346>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a57      	ldr	r2, [pc, #348]	; (8006b3c <UART_SetConfig+0x2dc>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d120      	bne.n	8006a26 <UART_SetConfig+0x1c6>
 80069e4:	4b52      	ldr	r3, [pc, #328]	; (8006b30 <UART_SetConfig+0x2d0>)
 80069e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80069ee:	2bc0      	cmp	r3, #192	; 0xc0
 80069f0:	d013      	beq.n	8006a1a <UART_SetConfig+0x1ba>
 80069f2:	2bc0      	cmp	r3, #192	; 0xc0
 80069f4:	d814      	bhi.n	8006a20 <UART_SetConfig+0x1c0>
 80069f6:	2b80      	cmp	r3, #128	; 0x80
 80069f8:	d009      	beq.n	8006a0e <UART_SetConfig+0x1ae>
 80069fa:	2b80      	cmp	r3, #128	; 0x80
 80069fc:	d810      	bhi.n	8006a20 <UART_SetConfig+0x1c0>
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d002      	beq.n	8006a08 <UART_SetConfig+0x1a8>
 8006a02:	2b40      	cmp	r3, #64	; 0x40
 8006a04:	d006      	beq.n	8006a14 <UART_SetConfig+0x1b4>
 8006a06:	e00b      	b.n	8006a20 <UART_SetConfig+0x1c0>
 8006a08:	2300      	movs	r3, #0
 8006a0a:	77fb      	strb	r3, [r7, #31]
 8006a0c:	e0cb      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a0e:	2302      	movs	r3, #2
 8006a10:	77fb      	strb	r3, [r7, #31]
 8006a12:	e0c8      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a14:	2304      	movs	r3, #4
 8006a16:	77fb      	strb	r3, [r7, #31]
 8006a18:	e0c5      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a1a:	2308      	movs	r3, #8
 8006a1c:	77fb      	strb	r3, [r7, #31]
 8006a1e:	e0c2      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a20:	2310      	movs	r3, #16
 8006a22:	77fb      	strb	r3, [r7, #31]
 8006a24:	e0bf      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a45      	ldr	r2, [pc, #276]	; (8006b40 <UART_SetConfig+0x2e0>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d125      	bne.n	8006a7c <UART_SetConfig+0x21c>
 8006a30:	4b3f      	ldr	r3, [pc, #252]	; (8006b30 <UART_SetConfig+0x2d0>)
 8006a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a3e:	d017      	beq.n	8006a70 <UART_SetConfig+0x210>
 8006a40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a44:	d817      	bhi.n	8006a76 <UART_SetConfig+0x216>
 8006a46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a4a:	d00b      	beq.n	8006a64 <UART_SetConfig+0x204>
 8006a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a50:	d811      	bhi.n	8006a76 <UART_SetConfig+0x216>
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d003      	beq.n	8006a5e <UART_SetConfig+0x1fe>
 8006a56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a5a:	d006      	beq.n	8006a6a <UART_SetConfig+0x20a>
 8006a5c:	e00b      	b.n	8006a76 <UART_SetConfig+0x216>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	77fb      	strb	r3, [r7, #31]
 8006a62:	e0a0      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a64:	2302      	movs	r3, #2
 8006a66:	77fb      	strb	r3, [r7, #31]
 8006a68:	e09d      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a6a:	2304      	movs	r3, #4
 8006a6c:	77fb      	strb	r3, [r7, #31]
 8006a6e:	e09a      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a70:	2308      	movs	r3, #8
 8006a72:	77fb      	strb	r3, [r7, #31]
 8006a74:	e097      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a76:	2310      	movs	r3, #16
 8006a78:	77fb      	strb	r3, [r7, #31]
 8006a7a:	e094      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a30      	ldr	r2, [pc, #192]	; (8006b44 <UART_SetConfig+0x2e4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d125      	bne.n	8006ad2 <UART_SetConfig+0x272>
 8006a86:	4b2a      	ldr	r3, [pc, #168]	; (8006b30 <UART_SetConfig+0x2d0>)
 8006a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a8c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006a90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a94:	d017      	beq.n	8006ac6 <UART_SetConfig+0x266>
 8006a96:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a9a:	d817      	bhi.n	8006acc <UART_SetConfig+0x26c>
 8006a9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aa0:	d00b      	beq.n	8006aba <UART_SetConfig+0x25a>
 8006aa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aa6:	d811      	bhi.n	8006acc <UART_SetConfig+0x26c>
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d003      	beq.n	8006ab4 <UART_SetConfig+0x254>
 8006aac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ab0:	d006      	beq.n	8006ac0 <UART_SetConfig+0x260>
 8006ab2:	e00b      	b.n	8006acc <UART_SetConfig+0x26c>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	77fb      	strb	r3, [r7, #31]
 8006ab8:	e075      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006aba:	2302      	movs	r3, #2
 8006abc:	77fb      	strb	r3, [r7, #31]
 8006abe:	e072      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006ac0:	2304      	movs	r3, #4
 8006ac2:	77fb      	strb	r3, [r7, #31]
 8006ac4:	e06f      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006ac6:	2308      	movs	r3, #8
 8006ac8:	77fb      	strb	r3, [r7, #31]
 8006aca:	e06c      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006acc:	2310      	movs	r3, #16
 8006ace:	77fb      	strb	r3, [r7, #31]
 8006ad0:	e069      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a1c      	ldr	r2, [pc, #112]	; (8006b48 <UART_SetConfig+0x2e8>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d137      	bne.n	8006b4c <UART_SetConfig+0x2ec>
 8006adc:	4b14      	ldr	r3, [pc, #80]	; (8006b30 <UART_SetConfig+0x2d0>)
 8006ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ae2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006ae6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006aea:	d017      	beq.n	8006b1c <UART_SetConfig+0x2bc>
 8006aec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006af0:	d817      	bhi.n	8006b22 <UART_SetConfig+0x2c2>
 8006af2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006af6:	d00b      	beq.n	8006b10 <UART_SetConfig+0x2b0>
 8006af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006afc:	d811      	bhi.n	8006b22 <UART_SetConfig+0x2c2>
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <UART_SetConfig+0x2aa>
 8006b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b06:	d006      	beq.n	8006b16 <UART_SetConfig+0x2b6>
 8006b08:	e00b      	b.n	8006b22 <UART_SetConfig+0x2c2>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	77fb      	strb	r3, [r7, #31]
 8006b0e:	e04a      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b10:	2302      	movs	r3, #2
 8006b12:	77fb      	strb	r3, [r7, #31]
 8006b14:	e047      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b16:	2304      	movs	r3, #4
 8006b18:	77fb      	strb	r3, [r7, #31]
 8006b1a:	e044      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b1c:	2308      	movs	r3, #8
 8006b1e:	77fb      	strb	r3, [r7, #31]
 8006b20:	e041      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b22:	2310      	movs	r3, #16
 8006b24:	77fb      	strb	r3, [r7, #31]
 8006b26:	e03e      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b28:	efff69f3 	.word	0xefff69f3
 8006b2c:	40011000 	.word	0x40011000
 8006b30:	40023800 	.word	0x40023800
 8006b34:	40004400 	.word	0x40004400
 8006b38:	40004800 	.word	0x40004800
 8006b3c:	40004c00 	.word	0x40004c00
 8006b40:	40005000 	.word	0x40005000
 8006b44:	40011400 	.word	0x40011400
 8006b48:	40007800 	.word	0x40007800
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a71      	ldr	r2, [pc, #452]	; (8006d18 <UART_SetConfig+0x4b8>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d125      	bne.n	8006ba2 <UART_SetConfig+0x342>
 8006b56:	4b71      	ldr	r3, [pc, #452]	; (8006d1c <UART_SetConfig+0x4bc>)
 8006b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006b60:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b64:	d017      	beq.n	8006b96 <UART_SetConfig+0x336>
 8006b66:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b6a:	d817      	bhi.n	8006b9c <UART_SetConfig+0x33c>
 8006b6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b70:	d00b      	beq.n	8006b8a <UART_SetConfig+0x32a>
 8006b72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b76:	d811      	bhi.n	8006b9c <UART_SetConfig+0x33c>
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d003      	beq.n	8006b84 <UART_SetConfig+0x324>
 8006b7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b80:	d006      	beq.n	8006b90 <UART_SetConfig+0x330>
 8006b82:	e00b      	b.n	8006b9c <UART_SetConfig+0x33c>
 8006b84:	2300      	movs	r3, #0
 8006b86:	77fb      	strb	r3, [r7, #31]
 8006b88:	e00d      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	77fb      	strb	r3, [r7, #31]
 8006b8e:	e00a      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b90:	2304      	movs	r3, #4
 8006b92:	77fb      	strb	r3, [r7, #31]
 8006b94:	e007      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b96:	2308      	movs	r3, #8
 8006b98:	77fb      	strb	r3, [r7, #31]
 8006b9a:	e004      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006b9c:	2310      	movs	r3, #16
 8006b9e:	77fb      	strb	r3, [r7, #31]
 8006ba0:	e001      	b.n	8006ba6 <UART_SetConfig+0x346>
 8006ba2:	2310      	movs	r3, #16
 8006ba4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bae:	d15b      	bne.n	8006c68 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8006bb0:	7ffb      	ldrb	r3, [r7, #31]
 8006bb2:	2b08      	cmp	r3, #8
 8006bb4:	d827      	bhi.n	8006c06 <UART_SetConfig+0x3a6>
 8006bb6:	a201      	add	r2, pc, #4	; (adr r2, 8006bbc <UART_SetConfig+0x35c>)
 8006bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bbc:	08006be1 	.word	0x08006be1
 8006bc0:	08006be9 	.word	0x08006be9
 8006bc4:	08006bf1 	.word	0x08006bf1
 8006bc8:	08006c07 	.word	0x08006c07
 8006bcc:	08006bf7 	.word	0x08006bf7
 8006bd0:	08006c07 	.word	0x08006c07
 8006bd4:	08006c07 	.word	0x08006c07
 8006bd8:	08006c07 	.word	0x08006c07
 8006bdc:	08006bff 	.word	0x08006bff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006be0:	f7fe f8ea 	bl	8004db8 <HAL_RCC_GetPCLK1Freq>
 8006be4:	61b8      	str	r0, [r7, #24]
        break;
 8006be6:	e013      	b.n	8006c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006be8:	f7fe f8fa 	bl	8004de0 <HAL_RCC_GetPCLK2Freq>
 8006bec:	61b8      	str	r0, [r7, #24]
        break;
 8006bee:	e00f      	b.n	8006c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bf0:	4b4b      	ldr	r3, [pc, #300]	; (8006d20 <UART_SetConfig+0x4c0>)
 8006bf2:	61bb      	str	r3, [r7, #24]
        break;
 8006bf4:	e00c      	b.n	8006c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bf6:	f7fe f81d 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 8006bfa:	61b8      	str	r0, [r7, #24]
        break;
 8006bfc:	e008      	b.n	8006c10 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c02:	61bb      	str	r3, [r7, #24]
        break;
 8006c04:	e004      	b.n	8006c10 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006c06:	2300      	movs	r3, #0
 8006c08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	77bb      	strb	r3, [r7, #30]
        break;
 8006c0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d074      	beq.n	8006d00 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	005a      	lsls	r2, r3, #1
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	085b      	lsrs	r3, r3, #1
 8006c20:	441a      	add	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	2b0f      	cmp	r3, #15
 8006c32:	d916      	bls.n	8006c62 <UART_SetConfig+0x402>
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c3a:	d212      	bcs.n	8006c62 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	f023 030f 	bic.w	r3, r3, #15
 8006c44:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	085b      	lsrs	r3, r3, #1
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	f003 0307 	and.w	r3, r3, #7
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	89fb      	ldrh	r3, [r7, #14]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	89fa      	ldrh	r2, [r7, #14]
 8006c5e:	60da      	str	r2, [r3, #12]
 8006c60:	e04e      	b.n	8006d00 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	77bb      	strb	r3, [r7, #30]
 8006c66:	e04b      	b.n	8006d00 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c68:	7ffb      	ldrb	r3, [r7, #31]
 8006c6a:	2b08      	cmp	r3, #8
 8006c6c:	d827      	bhi.n	8006cbe <UART_SetConfig+0x45e>
 8006c6e:	a201      	add	r2, pc, #4	; (adr r2, 8006c74 <UART_SetConfig+0x414>)
 8006c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c74:	08006c99 	.word	0x08006c99
 8006c78:	08006ca1 	.word	0x08006ca1
 8006c7c:	08006ca9 	.word	0x08006ca9
 8006c80:	08006cbf 	.word	0x08006cbf
 8006c84:	08006caf 	.word	0x08006caf
 8006c88:	08006cbf 	.word	0x08006cbf
 8006c8c:	08006cbf 	.word	0x08006cbf
 8006c90:	08006cbf 	.word	0x08006cbf
 8006c94:	08006cb7 	.word	0x08006cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c98:	f7fe f88e 	bl	8004db8 <HAL_RCC_GetPCLK1Freq>
 8006c9c:	61b8      	str	r0, [r7, #24]
        break;
 8006c9e:	e013      	b.n	8006cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ca0:	f7fe f89e 	bl	8004de0 <HAL_RCC_GetPCLK2Freq>
 8006ca4:	61b8      	str	r0, [r7, #24]
        break;
 8006ca6:	e00f      	b.n	8006cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ca8:	4b1d      	ldr	r3, [pc, #116]	; (8006d20 <UART_SetConfig+0x4c0>)
 8006caa:	61bb      	str	r3, [r7, #24]
        break;
 8006cac:	e00c      	b.n	8006cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cae:	f7fd ffc1 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 8006cb2:	61b8      	str	r0, [r7, #24]
        break;
 8006cb4:	e008      	b.n	8006cc8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cba:	61bb      	str	r3, [r7, #24]
        break;
 8006cbc:	e004      	b.n	8006cc8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	77bb      	strb	r3, [r7, #30]
        break;
 8006cc6:	bf00      	nop
    }

    if (pclk != 0U)
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d018      	beq.n	8006d00 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	085a      	lsrs	r2, r3, #1
 8006cd4:	69bb      	ldr	r3, [r7, #24]
 8006cd6:	441a      	add	r2, r3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	2b0f      	cmp	r3, #15
 8006ce8:	d908      	bls.n	8006cfc <UART_SetConfig+0x49c>
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cf0:	d204      	bcs.n	8006cfc <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	60da      	str	r2, [r3, #12]
 8006cfa:	e001      	b.n	8006d00 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006d0c:	7fbb      	ldrb	r3, [r7, #30]
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3720      	adds	r7, #32
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	40007c00 	.word	0x40007c00
 8006d1c:	40023800 	.word	0x40023800
 8006d20:	00f42400 	.word	0x00f42400

08006d24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d30:	f003 0301 	and.w	r3, r3, #1
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00a      	beq.n	8006d4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d52:	f003 0302 	and.w	r3, r3, #2
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00a      	beq.n	8006d70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	430a      	orrs	r2, r1
 8006d6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d74:	f003 0304 	and.w	r3, r3, #4
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d00a      	beq.n	8006d92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	430a      	orrs	r2, r1
 8006d90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d96:	f003 0308 	and.w	r3, r3, #8
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00a      	beq.n	8006db4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	430a      	orrs	r2, r1
 8006db2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db8:	f003 0310 	and.w	r3, r3, #16
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00a      	beq.n	8006dd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dda:	f003 0320 	and.w	r3, r3, #32
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00a      	beq.n	8006df8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	430a      	orrs	r2, r1
 8006df6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d01a      	beq.n	8006e3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e22:	d10a      	bne.n	8006e3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d00a      	beq.n	8006e5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	605a      	str	r2, [r3, #4]
  }
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af02      	add	r7, sp, #8
 8006e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e78:	f7fc fa52 	bl	8003320 <HAL_GetTick>
 8006e7c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 0308 	and.w	r3, r3, #8
 8006e88:	2b08      	cmp	r3, #8
 8006e8a:	d10e      	bne.n	8006eaa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006e90:	9300      	str	r3, [sp, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f817 	bl	8006ece <UART_WaitOnFlagUntilTimeout>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d001      	beq.n	8006eaa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e00d      	b.n	8006ec6 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2220      	movs	r2, #32
 8006eae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b084      	sub	sp, #16
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	60f8      	str	r0, [r7, #12]
 8006ed6:	60b9      	str	r1, [r7, #8]
 8006ed8:	603b      	str	r3, [r7, #0]
 8006eda:	4613      	mov	r3, r2
 8006edc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ede:	e05e      	b.n	8006f9e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ee0:	69bb      	ldr	r3, [r7, #24]
 8006ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee6:	d05a      	beq.n	8006f9e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ee8:	f7fc fa1a 	bl	8003320 <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	69ba      	ldr	r2, [r7, #24]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d302      	bcc.n	8006efe <UART_WaitOnFlagUntilTimeout+0x30>
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d11b      	bne.n	8006f36 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f0c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689a      	ldr	r2, [r3, #8]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f022 0201 	bic.w	r2, r2, #1
 8006f1c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2220      	movs	r2, #32
 8006f22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2220      	movs	r2, #32
 8006f28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e043      	b.n	8006fbe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 0304 	and.w	r3, r3, #4
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d02c      	beq.n	8006f9e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	69db      	ldr	r3, [r3, #28]
 8006f4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f52:	d124      	bne.n	8006f9e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f5c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f6c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689a      	ldr	r2, [r3, #8]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 0201 	bic.w	r2, r2, #1
 8006f7c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2220      	movs	r2, #32
 8006f82:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2220      	movs	r2, #32
 8006f88:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	e00f      	b.n	8006fbe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	69da      	ldr	r2, [r3, #28]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	bf0c      	ite	eq
 8006fae:	2301      	moveq	r3, #1
 8006fb0:	2300      	movne	r3, #0
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	79fb      	ldrb	r3, [r7, #7]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d091      	beq.n	8006ee0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3710      	adds	r7, #16
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <__errno>:
 8006fc8:	4b01      	ldr	r3, [pc, #4]	; (8006fd0 <__errno+0x8>)
 8006fca:	6818      	ldr	r0, [r3, #0]
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	2000000c 	.word	0x2000000c

08006fd4 <__libc_init_array>:
 8006fd4:	b570      	push	{r4, r5, r6, lr}
 8006fd6:	4d0d      	ldr	r5, [pc, #52]	; (800700c <__libc_init_array+0x38>)
 8006fd8:	4c0d      	ldr	r4, [pc, #52]	; (8007010 <__libc_init_array+0x3c>)
 8006fda:	1b64      	subs	r4, r4, r5
 8006fdc:	10a4      	asrs	r4, r4, #2
 8006fde:	2600      	movs	r6, #0
 8006fe0:	42a6      	cmp	r6, r4
 8006fe2:	d109      	bne.n	8006ff8 <__libc_init_array+0x24>
 8006fe4:	4d0b      	ldr	r5, [pc, #44]	; (8007014 <__libc_init_array+0x40>)
 8006fe6:	4c0c      	ldr	r4, [pc, #48]	; (8007018 <__libc_init_array+0x44>)
 8006fe8:	f002 fcf0 	bl	80099cc <_init>
 8006fec:	1b64      	subs	r4, r4, r5
 8006fee:	10a4      	asrs	r4, r4, #2
 8006ff0:	2600      	movs	r6, #0
 8006ff2:	42a6      	cmp	r6, r4
 8006ff4:	d105      	bne.n	8007002 <__libc_init_array+0x2e>
 8006ff6:	bd70      	pop	{r4, r5, r6, pc}
 8006ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ffc:	4798      	blx	r3
 8006ffe:	3601      	adds	r6, #1
 8007000:	e7ee      	b.n	8006fe0 <__libc_init_array+0xc>
 8007002:	f855 3b04 	ldr.w	r3, [r5], #4
 8007006:	4798      	blx	r3
 8007008:	3601      	adds	r6, #1
 800700a:	e7f2      	b.n	8006ff2 <__libc_init_array+0x1e>
 800700c:	08009df4 	.word	0x08009df4
 8007010:	08009df4 	.word	0x08009df4
 8007014:	08009df4 	.word	0x08009df4
 8007018:	08009df8 	.word	0x08009df8

0800701c <malloc>:
 800701c:	4b02      	ldr	r3, [pc, #8]	; (8007028 <malloc+0xc>)
 800701e:	4601      	mov	r1, r0
 8007020:	6818      	ldr	r0, [r3, #0]
 8007022:	f000 b85b 	b.w	80070dc <_malloc_r>
 8007026:	bf00      	nop
 8007028:	2000000c 	.word	0x2000000c

0800702c <memset>:
 800702c:	4402      	add	r2, r0
 800702e:	4603      	mov	r3, r0
 8007030:	4293      	cmp	r3, r2
 8007032:	d100      	bne.n	8007036 <memset+0xa>
 8007034:	4770      	bx	lr
 8007036:	f803 1b01 	strb.w	r1, [r3], #1
 800703a:	e7f9      	b.n	8007030 <memset+0x4>

0800703c <_free_r>:
 800703c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800703e:	2900      	cmp	r1, #0
 8007040:	d048      	beq.n	80070d4 <_free_r+0x98>
 8007042:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007046:	9001      	str	r0, [sp, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	f1a1 0404 	sub.w	r4, r1, #4
 800704e:	bfb8      	it	lt
 8007050:	18e4      	addlt	r4, r4, r3
 8007052:	f001 fba3 	bl	800879c <__malloc_lock>
 8007056:	4a20      	ldr	r2, [pc, #128]	; (80070d8 <_free_r+0x9c>)
 8007058:	9801      	ldr	r0, [sp, #4]
 800705a:	6813      	ldr	r3, [r2, #0]
 800705c:	4615      	mov	r5, r2
 800705e:	b933      	cbnz	r3, 800706e <_free_r+0x32>
 8007060:	6063      	str	r3, [r4, #4]
 8007062:	6014      	str	r4, [r2, #0]
 8007064:	b003      	add	sp, #12
 8007066:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800706a:	f001 bb9d 	b.w	80087a8 <__malloc_unlock>
 800706e:	42a3      	cmp	r3, r4
 8007070:	d90b      	bls.n	800708a <_free_r+0x4e>
 8007072:	6821      	ldr	r1, [r4, #0]
 8007074:	1862      	adds	r2, r4, r1
 8007076:	4293      	cmp	r3, r2
 8007078:	bf04      	itt	eq
 800707a:	681a      	ldreq	r2, [r3, #0]
 800707c:	685b      	ldreq	r3, [r3, #4]
 800707e:	6063      	str	r3, [r4, #4]
 8007080:	bf04      	itt	eq
 8007082:	1852      	addeq	r2, r2, r1
 8007084:	6022      	streq	r2, [r4, #0]
 8007086:	602c      	str	r4, [r5, #0]
 8007088:	e7ec      	b.n	8007064 <_free_r+0x28>
 800708a:	461a      	mov	r2, r3
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	b10b      	cbz	r3, 8007094 <_free_r+0x58>
 8007090:	42a3      	cmp	r3, r4
 8007092:	d9fa      	bls.n	800708a <_free_r+0x4e>
 8007094:	6811      	ldr	r1, [r2, #0]
 8007096:	1855      	adds	r5, r2, r1
 8007098:	42a5      	cmp	r5, r4
 800709a:	d10b      	bne.n	80070b4 <_free_r+0x78>
 800709c:	6824      	ldr	r4, [r4, #0]
 800709e:	4421      	add	r1, r4
 80070a0:	1854      	adds	r4, r2, r1
 80070a2:	42a3      	cmp	r3, r4
 80070a4:	6011      	str	r1, [r2, #0]
 80070a6:	d1dd      	bne.n	8007064 <_free_r+0x28>
 80070a8:	681c      	ldr	r4, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	6053      	str	r3, [r2, #4]
 80070ae:	4421      	add	r1, r4
 80070b0:	6011      	str	r1, [r2, #0]
 80070b2:	e7d7      	b.n	8007064 <_free_r+0x28>
 80070b4:	d902      	bls.n	80070bc <_free_r+0x80>
 80070b6:	230c      	movs	r3, #12
 80070b8:	6003      	str	r3, [r0, #0]
 80070ba:	e7d3      	b.n	8007064 <_free_r+0x28>
 80070bc:	6825      	ldr	r5, [r4, #0]
 80070be:	1961      	adds	r1, r4, r5
 80070c0:	428b      	cmp	r3, r1
 80070c2:	bf04      	itt	eq
 80070c4:	6819      	ldreq	r1, [r3, #0]
 80070c6:	685b      	ldreq	r3, [r3, #4]
 80070c8:	6063      	str	r3, [r4, #4]
 80070ca:	bf04      	itt	eq
 80070cc:	1949      	addeq	r1, r1, r5
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	6054      	str	r4, [r2, #4]
 80070d2:	e7c7      	b.n	8007064 <_free_r+0x28>
 80070d4:	b003      	add	sp, #12
 80070d6:	bd30      	pop	{r4, r5, pc}
 80070d8:	20000208 	.word	0x20000208

080070dc <_malloc_r>:
 80070dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070de:	1ccd      	adds	r5, r1, #3
 80070e0:	f025 0503 	bic.w	r5, r5, #3
 80070e4:	3508      	adds	r5, #8
 80070e6:	2d0c      	cmp	r5, #12
 80070e8:	bf38      	it	cc
 80070ea:	250c      	movcc	r5, #12
 80070ec:	2d00      	cmp	r5, #0
 80070ee:	4606      	mov	r6, r0
 80070f0:	db01      	blt.n	80070f6 <_malloc_r+0x1a>
 80070f2:	42a9      	cmp	r1, r5
 80070f4:	d903      	bls.n	80070fe <_malloc_r+0x22>
 80070f6:	230c      	movs	r3, #12
 80070f8:	6033      	str	r3, [r6, #0]
 80070fa:	2000      	movs	r0, #0
 80070fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070fe:	f001 fb4d 	bl	800879c <__malloc_lock>
 8007102:	4921      	ldr	r1, [pc, #132]	; (8007188 <_malloc_r+0xac>)
 8007104:	680a      	ldr	r2, [r1, #0]
 8007106:	4614      	mov	r4, r2
 8007108:	b99c      	cbnz	r4, 8007132 <_malloc_r+0x56>
 800710a:	4f20      	ldr	r7, [pc, #128]	; (800718c <_malloc_r+0xb0>)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	b923      	cbnz	r3, 800711a <_malloc_r+0x3e>
 8007110:	4621      	mov	r1, r4
 8007112:	4630      	mov	r0, r6
 8007114:	f000 fca6 	bl	8007a64 <_sbrk_r>
 8007118:	6038      	str	r0, [r7, #0]
 800711a:	4629      	mov	r1, r5
 800711c:	4630      	mov	r0, r6
 800711e:	f000 fca1 	bl	8007a64 <_sbrk_r>
 8007122:	1c43      	adds	r3, r0, #1
 8007124:	d123      	bne.n	800716e <_malloc_r+0x92>
 8007126:	230c      	movs	r3, #12
 8007128:	6033      	str	r3, [r6, #0]
 800712a:	4630      	mov	r0, r6
 800712c:	f001 fb3c 	bl	80087a8 <__malloc_unlock>
 8007130:	e7e3      	b.n	80070fa <_malloc_r+0x1e>
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	1b5b      	subs	r3, r3, r5
 8007136:	d417      	bmi.n	8007168 <_malloc_r+0x8c>
 8007138:	2b0b      	cmp	r3, #11
 800713a:	d903      	bls.n	8007144 <_malloc_r+0x68>
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	441c      	add	r4, r3
 8007140:	6025      	str	r5, [r4, #0]
 8007142:	e004      	b.n	800714e <_malloc_r+0x72>
 8007144:	6863      	ldr	r3, [r4, #4]
 8007146:	42a2      	cmp	r2, r4
 8007148:	bf0c      	ite	eq
 800714a:	600b      	streq	r3, [r1, #0]
 800714c:	6053      	strne	r3, [r2, #4]
 800714e:	4630      	mov	r0, r6
 8007150:	f001 fb2a 	bl	80087a8 <__malloc_unlock>
 8007154:	f104 000b 	add.w	r0, r4, #11
 8007158:	1d23      	adds	r3, r4, #4
 800715a:	f020 0007 	bic.w	r0, r0, #7
 800715e:	1ac2      	subs	r2, r0, r3
 8007160:	d0cc      	beq.n	80070fc <_malloc_r+0x20>
 8007162:	1a1b      	subs	r3, r3, r0
 8007164:	50a3      	str	r3, [r4, r2]
 8007166:	e7c9      	b.n	80070fc <_malloc_r+0x20>
 8007168:	4622      	mov	r2, r4
 800716a:	6864      	ldr	r4, [r4, #4]
 800716c:	e7cc      	b.n	8007108 <_malloc_r+0x2c>
 800716e:	1cc4      	adds	r4, r0, #3
 8007170:	f024 0403 	bic.w	r4, r4, #3
 8007174:	42a0      	cmp	r0, r4
 8007176:	d0e3      	beq.n	8007140 <_malloc_r+0x64>
 8007178:	1a21      	subs	r1, r4, r0
 800717a:	4630      	mov	r0, r6
 800717c:	f000 fc72 	bl	8007a64 <_sbrk_r>
 8007180:	3001      	adds	r0, #1
 8007182:	d1dd      	bne.n	8007140 <_malloc_r+0x64>
 8007184:	e7cf      	b.n	8007126 <_malloc_r+0x4a>
 8007186:	bf00      	nop
 8007188:	20000208 	.word	0x20000208
 800718c:	2000020c 	.word	0x2000020c

08007190 <__cvt>:
 8007190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007194:	ec55 4b10 	vmov	r4, r5, d0
 8007198:	2d00      	cmp	r5, #0
 800719a:	460e      	mov	r6, r1
 800719c:	4619      	mov	r1, r3
 800719e:	462b      	mov	r3, r5
 80071a0:	bfbb      	ittet	lt
 80071a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80071a6:	461d      	movlt	r5, r3
 80071a8:	2300      	movge	r3, #0
 80071aa:	232d      	movlt	r3, #45	; 0x2d
 80071ac:	700b      	strb	r3, [r1, #0]
 80071ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80071b4:	4691      	mov	r9, r2
 80071b6:	f023 0820 	bic.w	r8, r3, #32
 80071ba:	bfbc      	itt	lt
 80071bc:	4622      	movlt	r2, r4
 80071be:	4614      	movlt	r4, r2
 80071c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80071c4:	d005      	beq.n	80071d2 <__cvt+0x42>
 80071c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80071ca:	d100      	bne.n	80071ce <__cvt+0x3e>
 80071cc:	3601      	adds	r6, #1
 80071ce:	2102      	movs	r1, #2
 80071d0:	e000      	b.n	80071d4 <__cvt+0x44>
 80071d2:	2103      	movs	r1, #3
 80071d4:	ab03      	add	r3, sp, #12
 80071d6:	9301      	str	r3, [sp, #4]
 80071d8:	ab02      	add	r3, sp, #8
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	ec45 4b10 	vmov	d0, r4, r5
 80071e0:	4653      	mov	r3, sl
 80071e2:	4632      	mov	r2, r6
 80071e4:	f000 fcdc 	bl	8007ba0 <_dtoa_r>
 80071e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80071ec:	4607      	mov	r7, r0
 80071ee:	d102      	bne.n	80071f6 <__cvt+0x66>
 80071f0:	f019 0f01 	tst.w	r9, #1
 80071f4:	d022      	beq.n	800723c <__cvt+0xac>
 80071f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80071fa:	eb07 0906 	add.w	r9, r7, r6
 80071fe:	d110      	bne.n	8007222 <__cvt+0x92>
 8007200:	783b      	ldrb	r3, [r7, #0]
 8007202:	2b30      	cmp	r3, #48	; 0x30
 8007204:	d10a      	bne.n	800721c <__cvt+0x8c>
 8007206:	2200      	movs	r2, #0
 8007208:	2300      	movs	r3, #0
 800720a:	4620      	mov	r0, r4
 800720c:	4629      	mov	r1, r5
 800720e:	f7f9 fc7b 	bl	8000b08 <__aeabi_dcmpeq>
 8007212:	b918      	cbnz	r0, 800721c <__cvt+0x8c>
 8007214:	f1c6 0601 	rsb	r6, r6, #1
 8007218:	f8ca 6000 	str.w	r6, [sl]
 800721c:	f8da 3000 	ldr.w	r3, [sl]
 8007220:	4499      	add	r9, r3
 8007222:	2200      	movs	r2, #0
 8007224:	2300      	movs	r3, #0
 8007226:	4620      	mov	r0, r4
 8007228:	4629      	mov	r1, r5
 800722a:	f7f9 fc6d 	bl	8000b08 <__aeabi_dcmpeq>
 800722e:	b108      	cbz	r0, 8007234 <__cvt+0xa4>
 8007230:	f8cd 900c 	str.w	r9, [sp, #12]
 8007234:	2230      	movs	r2, #48	; 0x30
 8007236:	9b03      	ldr	r3, [sp, #12]
 8007238:	454b      	cmp	r3, r9
 800723a:	d307      	bcc.n	800724c <__cvt+0xbc>
 800723c:	9b03      	ldr	r3, [sp, #12]
 800723e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007240:	1bdb      	subs	r3, r3, r7
 8007242:	4638      	mov	r0, r7
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	b004      	add	sp, #16
 8007248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800724c:	1c59      	adds	r1, r3, #1
 800724e:	9103      	str	r1, [sp, #12]
 8007250:	701a      	strb	r2, [r3, #0]
 8007252:	e7f0      	b.n	8007236 <__cvt+0xa6>

08007254 <__exponent>:
 8007254:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007256:	4603      	mov	r3, r0
 8007258:	2900      	cmp	r1, #0
 800725a:	bfb8      	it	lt
 800725c:	4249      	neglt	r1, r1
 800725e:	f803 2b02 	strb.w	r2, [r3], #2
 8007262:	bfb4      	ite	lt
 8007264:	222d      	movlt	r2, #45	; 0x2d
 8007266:	222b      	movge	r2, #43	; 0x2b
 8007268:	2909      	cmp	r1, #9
 800726a:	7042      	strb	r2, [r0, #1]
 800726c:	dd2a      	ble.n	80072c4 <__exponent+0x70>
 800726e:	f10d 0407 	add.w	r4, sp, #7
 8007272:	46a4      	mov	ip, r4
 8007274:	270a      	movs	r7, #10
 8007276:	46a6      	mov	lr, r4
 8007278:	460a      	mov	r2, r1
 800727a:	fb91 f6f7 	sdiv	r6, r1, r7
 800727e:	fb07 1516 	mls	r5, r7, r6, r1
 8007282:	3530      	adds	r5, #48	; 0x30
 8007284:	2a63      	cmp	r2, #99	; 0x63
 8007286:	f104 34ff 	add.w	r4, r4, #4294967295
 800728a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800728e:	4631      	mov	r1, r6
 8007290:	dcf1      	bgt.n	8007276 <__exponent+0x22>
 8007292:	3130      	adds	r1, #48	; 0x30
 8007294:	f1ae 0502 	sub.w	r5, lr, #2
 8007298:	f804 1c01 	strb.w	r1, [r4, #-1]
 800729c:	1c44      	adds	r4, r0, #1
 800729e:	4629      	mov	r1, r5
 80072a0:	4561      	cmp	r1, ip
 80072a2:	d30a      	bcc.n	80072ba <__exponent+0x66>
 80072a4:	f10d 0209 	add.w	r2, sp, #9
 80072a8:	eba2 020e 	sub.w	r2, r2, lr
 80072ac:	4565      	cmp	r5, ip
 80072ae:	bf88      	it	hi
 80072b0:	2200      	movhi	r2, #0
 80072b2:	4413      	add	r3, r2
 80072b4:	1a18      	subs	r0, r3, r0
 80072b6:	b003      	add	sp, #12
 80072b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80072c2:	e7ed      	b.n	80072a0 <__exponent+0x4c>
 80072c4:	2330      	movs	r3, #48	; 0x30
 80072c6:	3130      	adds	r1, #48	; 0x30
 80072c8:	7083      	strb	r3, [r0, #2]
 80072ca:	70c1      	strb	r1, [r0, #3]
 80072cc:	1d03      	adds	r3, r0, #4
 80072ce:	e7f1      	b.n	80072b4 <__exponent+0x60>

080072d0 <_printf_float>:
 80072d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d4:	ed2d 8b02 	vpush	{d8}
 80072d8:	b08d      	sub	sp, #52	; 0x34
 80072da:	460c      	mov	r4, r1
 80072dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80072e0:	4616      	mov	r6, r2
 80072e2:	461f      	mov	r7, r3
 80072e4:	4605      	mov	r5, r0
 80072e6:	f001 fa47 	bl	8008778 <_localeconv_r>
 80072ea:	f8d0 a000 	ldr.w	sl, [r0]
 80072ee:	4650      	mov	r0, sl
 80072f0:	f7f8 ff8e 	bl	8000210 <strlen>
 80072f4:	2300      	movs	r3, #0
 80072f6:	930a      	str	r3, [sp, #40]	; 0x28
 80072f8:	6823      	ldr	r3, [r4, #0]
 80072fa:	9305      	str	r3, [sp, #20]
 80072fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007300:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007304:	3307      	adds	r3, #7
 8007306:	f023 0307 	bic.w	r3, r3, #7
 800730a:	f103 0208 	add.w	r2, r3, #8
 800730e:	f8c8 2000 	str.w	r2, [r8]
 8007312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007316:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800731a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800731e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007322:	9307      	str	r3, [sp, #28]
 8007324:	f8cd 8018 	str.w	r8, [sp, #24]
 8007328:	ee08 0a10 	vmov	s16, r0
 800732c:	4b9f      	ldr	r3, [pc, #636]	; (80075ac <_printf_float+0x2dc>)
 800732e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007332:	f04f 32ff 	mov.w	r2, #4294967295
 8007336:	f7f9 fc19 	bl	8000b6c <__aeabi_dcmpun>
 800733a:	bb88      	cbnz	r0, 80073a0 <_printf_float+0xd0>
 800733c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007340:	4b9a      	ldr	r3, [pc, #616]	; (80075ac <_printf_float+0x2dc>)
 8007342:	f04f 32ff 	mov.w	r2, #4294967295
 8007346:	f7f9 fbf3 	bl	8000b30 <__aeabi_dcmple>
 800734a:	bb48      	cbnz	r0, 80073a0 <_printf_float+0xd0>
 800734c:	2200      	movs	r2, #0
 800734e:	2300      	movs	r3, #0
 8007350:	4640      	mov	r0, r8
 8007352:	4649      	mov	r1, r9
 8007354:	f7f9 fbe2 	bl	8000b1c <__aeabi_dcmplt>
 8007358:	b110      	cbz	r0, 8007360 <_printf_float+0x90>
 800735a:	232d      	movs	r3, #45	; 0x2d
 800735c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007360:	4b93      	ldr	r3, [pc, #588]	; (80075b0 <_printf_float+0x2e0>)
 8007362:	4894      	ldr	r0, [pc, #592]	; (80075b4 <_printf_float+0x2e4>)
 8007364:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007368:	bf94      	ite	ls
 800736a:	4698      	movls	r8, r3
 800736c:	4680      	movhi	r8, r0
 800736e:	2303      	movs	r3, #3
 8007370:	6123      	str	r3, [r4, #16]
 8007372:	9b05      	ldr	r3, [sp, #20]
 8007374:	f023 0204 	bic.w	r2, r3, #4
 8007378:	6022      	str	r2, [r4, #0]
 800737a:	f04f 0900 	mov.w	r9, #0
 800737e:	9700      	str	r7, [sp, #0]
 8007380:	4633      	mov	r3, r6
 8007382:	aa0b      	add	r2, sp, #44	; 0x2c
 8007384:	4621      	mov	r1, r4
 8007386:	4628      	mov	r0, r5
 8007388:	f000 f9d8 	bl	800773c <_printf_common>
 800738c:	3001      	adds	r0, #1
 800738e:	f040 8090 	bne.w	80074b2 <_printf_float+0x1e2>
 8007392:	f04f 30ff 	mov.w	r0, #4294967295
 8007396:	b00d      	add	sp, #52	; 0x34
 8007398:	ecbd 8b02 	vpop	{d8}
 800739c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a0:	4642      	mov	r2, r8
 80073a2:	464b      	mov	r3, r9
 80073a4:	4640      	mov	r0, r8
 80073a6:	4649      	mov	r1, r9
 80073a8:	f7f9 fbe0 	bl	8000b6c <__aeabi_dcmpun>
 80073ac:	b140      	cbz	r0, 80073c0 <_printf_float+0xf0>
 80073ae:	464b      	mov	r3, r9
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	bfbc      	itt	lt
 80073b4:	232d      	movlt	r3, #45	; 0x2d
 80073b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80073ba:	487f      	ldr	r0, [pc, #508]	; (80075b8 <_printf_float+0x2e8>)
 80073bc:	4b7f      	ldr	r3, [pc, #508]	; (80075bc <_printf_float+0x2ec>)
 80073be:	e7d1      	b.n	8007364 <_printf_float+0x94>
 80073c0:	6863      	ldr	r3, [r4, #4]
 80073c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80073c6:	9206      	str	r2, [sp, #24]
 80073c8:	1c5a      	adds	r2, r3, #1
 80073ca:	d13f      	bne.n	800744c <_printf_float+0x17c>
 80073cc:	2306      	movs	r3, #6
 80073ce:	6063      	str	r3, [r4, #4]
 80073d0:	9b05      	ldr	r3, [sp, #20]
 80073d2:	6861      	ldr	r1, [r4, #4]
 80073d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80073d8:	2300      	movs	r3, #0
 80073da:	9303      	str	r3, [sp, #12]
 80073dc:	ab0a      	add	r3, sp, #40	; 0x28
 80073de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80073e2:	ab09      	add	r3, sp, #36	; 0x24
 80073e4:	ec49 8b10 	vmov	d0, r8, r9
 80073e8:	9300      	str	r3, [sp, #0]
 80073ea:	6022      	str	r2, [r4, #0]
 80073ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80073f0:	4628      	mov	r0, r5
 80073f2:	f7ff fecd 	bl	8007190 <__cvt>
 80073f6:	9b06      	ldr	r3, [sp, #24]
 80073f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073fa:	2b47      	cmp	r3, #71	; 0x47
 80073fc:	4680      	mov	r8, r0
 80073fe:	d108      	bne.n	8007412 <_printf_float+0x142>
 8007400:	1cc8      	adds	r0, r1, #3
 8007402:	db02      	blt.n	800740a <_printf_float+0x13a>
 8007404:	6863      	ldr	r3, [r4, #4]
 8007406:	4299      	cmp	r1, r3
 8007408:	dd41      	ble.n	800748e <_printf_float+0x1be>
 800740a:	f1ab 0b02 	sub.w	fp, fp, #2
 800740e:	fa5f fb8b 	uxtb.w	fp, fp
 8007412:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007416:	d820      	bhi.n	800745a <_printf_float+0x18a>
 8007418:	3901      	subs	r1, #1
 800741a:	465a      	mov	r2, fp
 800741c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007420:	9109      	str	r1, [sp, #36]	; 0x24
 8007422:	f7ff ff17 	bl	8007254 <__exponent>
 8007426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007428:	1813      	adds	r3, r2, r0
 800742a:	2a01      	cmp	r2, #1
 800742c:	4681      	mov	r9, r0
 800742e:	6123      	str	r3, [r4, #16]
 8007430:	dc02      	bgt.n	8007438 <_printf_float+0x168>
 8007432:	6822      	ldr	r2, [r4, #0]
 8007434:	07d2      	lsls	r2, r2, #31
 8007436:	d501      	bpl.n	800743c <_printf_float+0x16c>
 8007438:	3301      	adds	r3, #1
 800743a:	6123      	str	r3, [r4, #16]
 800743c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007440:	2b00      	cmp	r3, #0
 8007442:	d09c      	beq.n	800737e <_printf_float+0xae>
 8007444:	232d      	movs	r3, #45	; 0x2d
 8007446:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800744a:	e798      	b.n	800737e <_printf_float+0xae>
 800744c:	9a06      	ldr	r2, [sp, #24]
 800744e:	2a47      	cmp	r2, #71	; 0x47
 8007450:	d1be      	bne.n	80073d0 <_printf_float+0x100>
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1bc      	bne.n	80073d0 <_printf_float+0x100>
 8007456:	2301      	movs	r3, #1
 8007458:	e7b9      	b.n	80073ce <_printf_float+0xfe>
 800745a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800745e:	d118      	bne.n	8007492 <_printf_float+0x1c2>
 8007460:	2900      	cmp	r1, #0
 8007462:	6863      	ldr	r3, [r4, #4]
 8007464:	dd0b      	ble.n	800747e <_printf_float+0x1ae>
 8007466:	6121      	str	r1, [r4, #16]
 8007468:	b913      	cbnz	r3, 8007470 <_printf_float+0x1a0>
 800746a:	6822      	ldr	r2, [r4, #0]
 800746c:	07d0      	lsls	r0, r2, #31
 800746e:	d502      	bpl.n	8007476 <_printf_float+0x1a6>
 8007470:	3301      	adds	r3, #1
 8007472:	440b      	add	r3, r1
 8007474:	6123      	str	r3, [r4, #16]
 8007476:	65a1      	str	r1, [r4, #88]	; 0x58
 8007478:	f04f 0900 	mov.w	r9, #0
 800747c:	e7de      	b.n	800743c <_printf_float+0x16c>
 800747e:	b913      	cbnz	r3, 8007486 <_printf_float+0x1b6>
 8007480:	6822      	ldr	r2, [r4, #0]
 8007482:	07d2      	lsls	r2, r2, #31
 8007484:	d501      	bpl.n	800748a <_printf_float+0x1ba>
 8007486:	3302      	adds	r3, #2
 8007488:	e7f4      	b.n	8007474 <_printf_float+0x1a4>
 800748a:	2301      	movs	r3, #1
 800748c:	e7f2      	b.n	8007474 <_printf_float+0x1a4>
 800748e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007492:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007494:	4299      	cmp	r1, r3
 8007496:	db05      	blt.n	80074a4 <_printf_float+0x1d4>
 8007498:	6823      	ldr	r3, [r4, #0]
 800749a:	6121      	str	r1, [r4, #16]
 800749c:	07d8      	lsls	r0, r3, #31
 800749e:	d5ea      	bpl.n	8007476 <_printf_float+0x1a6>
 80074a0:	1c4b      	adds	r3, r1, #1
 80074a2:	e7e7      	b.n	8007474 <_printf_float+0x1a4>
 80074a4:	2900      	cmp	r1, #0
 80074a6:	bfd4      	ite	le
 80074a8:	f1c1 0202 	rsble	r2, r1, #2
 80074ac:	2201      	movgt	r2, #1
 80074ae:	4413      	add	r3, r2
 80074b0:	e7e0      	b.n	8007474 <_printf_float+0x1a4>
 80074b2:	6823      	ldr	r3, [r4, #0]
 80074b4:	055a      	lsls	r2, r3, #21
 80074b6:	d407      	bmi.n	80074c8 <_printf_float+0x1f8>
 80074b8:	6923      	ldr	r3, [r4, #16]
 80074ba:	4642      	mov	r2, r8
 80074bc:	4631      	mov	r1, r6
 80074be:	4628      	mov	r0, r5
 80074c0:	47b8      	blx	r7
 80074c2:	3001      	adds	r0, #1
 80074c4:	d12c      	bne.n	8007520 <_printf_float+0x250>
 80074c6:	e764      	b.n	8007392 <_printf_float+0xc2>
 80074c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80074cc:	f240 80e0 	bls.w	8007690 <_printf_float+0x3c0>
 80074d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80074d4:	2200      	movs	r2, #0
 80074d6:	2300      	movs	r3, #0
 80074d8:	f7f9 fb16 	bl	8000b08 <__aeabi_dcmpeq>
 80074dc:	2800      	cmp	r0, #0
 80074de:	d034      	beq.n	800754a <_printf_float+0x27a>
 80074e0:	4a37      	ldr	r2, [pc, #220]	; (80075c0 <_printf_float+0x2f0>)
 80074e2:	2301      	movs	r3, #1
 80074e4:	4631      	mov	r1, r6
 80074e6:	4628      	mov	r0, r5
 80074e8:	47b8      	blx	r7
 80074ea:	3001      	adds	r0, #1
 80074ec:	f43f af51 	beq.w	8007392 <_printf_float+0xc2>
 80074f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074f4:	429a      	cmp	r2, r3
 80074f6:	db02      	blt.n	80074fe <_printf_float+0x22e>
 80074f8:	6823      	ldr	r3, [r4, #0]
 80074fa:	07d8      	lsls	r0, r3, #31
 80074fc:	d510      	bpl.n	8007520 <_printf_float+0x250>
 80074fe:	ee18 3a10 	vmov	r3, s16
 8007502:	4652      	mov	r2, sl
 8007504:	4631      	mov	r1, r6
 8007506:	4628      	mov	r0, r5
 8007508:	47b8      	blx	r7
 800750a:	3001      	adds	r0, #1
 800750c:	f43f af41 	beq.w	8007392 <_printf_float+0xc2>
 8007510:	f04f 0800 	mov.w	r8, #0
 8007514:	f104 091a 	add.w	r9, r4, #26
 8007518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800751a:	3b01      	subs	r3, #1
 800751c:	4543      	cmp	r3, r8
 800751e:	dc09      	bgt.n	8007534 <_printf_float+0x264>
 8007520:	6823      	ldr	r3, [r4, #0]
 8007522:	079b      	lsls	r3, r3, #30
 8007524:	f100 8105 	bmi.w	8007732 <_printf_float+0x462>
 8007528:	68e0      	ldr	r0, [r4, #12]
 800752a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800752c:	4298      	cmp	r0, r3
 800752e:	bfb8      	it	lt
 8007530:	4618      	movlt	r0, r3
 8007532:	e730      	b.n	8007396 <_printf_float+0xc6>
 8007534:	2301      	movs	r3, #1
 8007536:	464a      	mov	r2, r9
 8007538:	4631      	mov	r1, r6
 800753a:	4628      	mov	r0, r5
 800753c:	47b8      	blx	r7
 800753e:	3001      	adds	r0, #1
 8007540:	f43f af27 	beq.w	8007392 <_printf_float+0xc2>
 8007544:	f108 0801 	add.w	r8, r8, #1
 8007548:	e7e6      	b.n	8007518 <_printf_float+0x248>
 800754a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800754c:	2b00      	cmp	r3, #0
 800754e:	dc39      	bgt.n	80075c4 <_printf_float+0x2f4>
 8007550:	4a1b      	ldr	r2, [pc, #108]	; (80075c0 <_printf_float+0x2f0>)
 8007552:	2301      	movs	r3, #1
 8007554:	4631      	mov	r1, r6
 8007556:	4628      	mov	r0, r5
 8007558:	47b8      	blx	r7
 800755a:	3001      	adds	r0, #1
 800755c:	f43f af19 	beq.w	8007392 <_printf_float+0xc2>
 8007560:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007564:	4313      	orrs	r3, r2
 8007566:	d102      	bne.n	800756e <_printf_float+0x29e>
 8007568:	6823      	ldr	r3, [r4, #0]
 800756a:	07d9      	lsls	r1, r3, #31
 800756c:	d5d8      	bpl.n	8007520 <_printf_float+0x250>
 800756e:	ee18 3a10 	vmov	r3, s16
 8007572:	4652      	mov	r2, sl
 8007574:	4631      	mov	r1, r6
 8007576:	4628      	mov	r0, r5
 8007578:	47b8      	blx	r7
 800757a:	3001      	adds	r0, #1
 800757c:	f43f af09 	beq.w	8007392 <_printf_float+0xc2>
 8007580:	f04f 0900 	mov.w	r9, #0
 8007584:	f104 0a1a 	add.w	sl, r4, #26
 8007588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800758a:	425b      	negs	r3, r3
 800758c:	454b      	cmp	r3, r9
 800758e:	dc01      	bgt.n	8007594 <_printf_float+0x2c4>
 8007590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007592:	e792      	b.n	80074ba <_printf_float+0x1ea>
 8007594:	2301      	movs	r3, #1
 8007596:	4652      	mov	r2, sl
 8007598:	4631      	mov	r1, r6
 800759a:	4628      	mov	r0, r5
 800759c:	47b8      	blx	r7
 800759e:	3001      	adds	r0, #1
 80075a0:	f43f aef7 	beq.w	8007392 <_printf_float+0xc2>
 80075a4:	f109 0901 	add.w	r9, r9, #1
 80075a8:	e7ee      	b.n	8007588 <_printf_float+0x2b8>
 80075aa:	bf00      	nop
 80075ac:	7fefffff 	.word	0x7fefffff
 80075b0:	08009a0c 	.word	0x08009a0c
 80075b4:	08009a10 	.word	0x08009a10
 80075b8:	08009a18 	.word	0x08009a18
 80075bc:	08009a14 	.word	0x08009a14
 80075c0:	08009a1c 	.word	0x08009a1c
 80075c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80075c8:	429a      	cmp	r2, r3
 80075ca:	bfa8      	it	ge
 80075cc:	461a      	movge	r2, r3
 80075ce:	2a00      	cmp	r2, #0
 80075d0:	4691      	mov	r9, r2
 80075d2:	dc37      	bgt.n	8007644 <_printf_float+0x374>
 80075d4:	f04f 0b00 	mov.w	fp, #0
 80075d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075dc:	f104 021a 	add.w	r2, r4, #26
 80075e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80075e2:	9305      	str	r3, [sp, #20]
 80075e4:	eba3 0309 	sub.w	r3, r3, r9
 80075e8:	455b      	cmp	r3, fp
 80075ea:	dc33      	bgt.n	8007654 <_printf_float+0x384>
 80075ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075f0:	429a      	cmp	r2, r3
 80075f2:	db3b      	blt.n	800766c <_printf_float+0x39c>
 80075f4:	6823      	ldr	r3, [r4, #0]
 80075f6:	07da      	lsls	r2, r3, #31
 80075f8:	d438      	bmi.n	800766c <_printf_float+0x39c>
 80075fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075fc:	9b05      	ldr	r3, [sp, #20]
 80075fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	eba2 0901 	sub.w	r9, r2, r1
 8007606:	4599      	cmp	r9, r3
 8007608:	bfa8      	it	ge
 800760a:	4699      	movge	r9, r3
 800760c:	f1b9 0f00 	cmp.w	r9, #0
 8007610:	dc35      	bgt.n	800767e <_printf_float+0x3ae>
 8007612:	f04f 0800 	mov.w	r8, #0
 8007616:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800761a:	f104 0a1a 	add.w	sl, r4, #26
 800761e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007622:	1a9b      	subs	r3, r3, r2
 8007624:	eba3 0309 	sub.w	r3, r3, r9
 8007628:	4543      	cmp	r3, r8
 800762a:	f77f af79 	ble.w	8007520 <_printf_float+0x250>
 800762e:	2301      	movs	r3, #1
 8007630:	4652      	mov	r2, sl
 8007632:	4631      	mov	r1, r6
 8007634:	4628      	mov	r0, r5
 8007636:	47b8      	blx	r7
 8007638:	3001      	adds	r0, #1
 800763a:	f43f aeaa 	beq.w	8007392 <_printf_float+0xc2>
 800763e:	f108 0801 	add.w	r8, r8, #1
 8007642:	e7ec      	b.n	800761e <_printf_float+0x34e>
 8007644:	4613      	mov	r3, r2
 8007646:	4631      	mov	r1, r6
 8007648:	4642      	mov	r2, r8
 800764a:	4628      	mov	r0, r5
 800764c:	47b8      	blx	r7
 800764e:	3001      	adds	r0, #1
 8007650:	d1c0      	bne.n	80075d4 <_printf_float+0x304>
 8007652:	e69e      	b.n	8007392 <_printf_float+0xc2>
 8007654:	2301      	movs	r3, #1
 8007656:	4631      	mov	r1, r6
 8007658:	4628      	mov	r0, r5
 800765a:	9205      	str	r2, [sp, #20]
 800765c:	47b8      	blx	r7
 800765e:	3001      	adds	r0, #1
 8007660:	f43f ae97 	beq.w	8007392 <_printf_float+0xc2>
 8007664:	9a05      	ldr	r2, [sp, #20]
 8007666:	f10b 0b01 	add.w	fp, fp, #1
 800766a:	e7b9      	b.n	80075e0 <_printf_float+0x310>
 800766c:	ee18 3a10 	vmov	r3, s16
 8007670:	4652      	mov	r2, sl
 8007672:	4631      	mov	r1, r6
 8007674:	4628      	mov	r0, r5
 8007676:	47b8      	blx	r7
 8007678:	3001      	adds	r0, #1
 800767a:	d1be      	bne.n	80075fa <_printf_float+0x32a>
 800767c:	e689      	b.n	8007392 <_printf_float+0xc2>
 800767e:	9a05      	ldr	r2, [sp, #20]
 8007680:	464b      	mov	r3, r9
 8007682:	4442      	add	r2, r8
 8007684:	4631      	mov	r1, r6
 8007686:	4628      	mov	r0, r5
 8007688:	47b8      	blx	r7
 800768a:	3001      	adds	r0, #1
 800768c:	d1c1      	bne.n	8007612 <_printf_float+0x342>
 800768e:	e680      	b.n	8007392 <_printf_float+0xc2>
 8007690:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007692:	2a01      	cmp	r2, #1
 8007694:	dc01      	bgt.n	800769a <_printf_float+0x3ca>
 8007696:	07db      	lsls	r3, r3, #31
 8007698:	d538      	bpl.n	800770c <_printf_float+0x43c>
 800769a:	2301      	movs	r3, #1
 800769c:	4642      	mov	r2, r8
 800769e:	4631      	mov	r1, r6
 80076a0:	4628      	mov	r0, r5
 80076a2:	47b8      	blx	r7
 80076a4:	3001      	adds	r0, #1
 80076a6:	f43f ae74 	beq.w	8007392 <_printf_float+0xc2>
 80076aa:	ee18 3a10 	vmov	r3, s16
 80076ae:	4652      	mov	r2, sl
 80076b0:	4631      	mov	r1, r6
 80076b2:	4628      	mov	r0, r5
 80076b4:	47b8      	blx	r7
 80076b6:	3001      	adds	r0, #1
 80076b8:	f43f ae6b 	beq.w	8007392 <_printf_float+0xc2>
 80076bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80076c0:	2200      	movs	r2, #0
 80076c2:	2300      	movs	r3, #0
 80076c4:	f7f9 fa20 	bl	8000b08 <__aeabi_dcmpeq>
 80076c8:	b9d8      	cbnz	r0, 8007702 <_printf_float+0x432>
 80076ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076cc:	f108 0201 	add.w	r2, r8, #1
 80076d0:	3b01      	subs	r3, #1
 80076d2:	4631      	mov	r1, r6
 80076d4:	4628      	mov	r0, r5
 80076d6:	47b8      	blx	r7
 80076d8:	3001      	adds	r0, #1
 80076da:	d10e      	bne.n	80076fa <_printf_float+0x42a>
 80076dc:	e659      	b.n	8007392 <_printf_float+0xc2>
 80076de:	2301      	movs	r3, #1
 80076e0:	4652      	mov	r2, sl
 80076e2:	4631      	mov	r1, r6
 80076e4:	4628      	mov	r0, r5
 80076e6:	47b8      	blx	r7
 80076e8:	3001      	adds	r0, #1
 80076ea:	f43f ae52 	beq.w	8007392 <_printf_float+0xc2>
 80076ee:	f108 0801 	add.w	r8, r8, #1
 80076f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076f4:	3b01      	subs	r3, #1
 80076f6:	4543      	cmp	r3, r8
 80076f8:	dcf1      	bgt.n	80076de <_printf_float+0x40e>
 80076fa:	464b      	mov	r3, r9
 80076fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007700:	e6dc      	b.n	80074bc <_printf_float+0x1ec>
 8007702:	f04f 0800 	mov.w	r8, #0
 8007706:	f104 0a1a 	add.w	sl, r4, #26
 800770a:	e7f2      	b.n	80076f2 <_printf_float+0x422>
 800770c:	2301      	movs	r3, #1
 800770e:	4642      	mov	r2, r8
 8007710:	e7df      	b.n	80076d2 <_printf_float+0x402>
 8007712:	2301      	movs	r3, #1
 8007714:	464a      	mov	r2, r9
 8007716:	4631      	mov	r1, r6
 8007718:	4628      	mov	r0, r5
 800771a:	47b8      	blx	r7
 800771c:	3001      	adds	r0, #1
 800771e:	f43f ae38 	beq.w	8007392 <_printf_float+0xc2>
 8007722:	f108 0801 	add.w	r8, r8, #1
 8007726:	68e3      	ldr	r3, [r4, #12]
 8007728:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800772a:	1a5b      	subs	r3, r3, r1
 800772c:	4543      	cmp	r3, r8
 800772e:	dcf0      	bgt.n	8007712 <_printf_float+0x442>
 8007730:	e6fa      	b.n	8007528 <_printf_float+0x258>
 8007732:	f04f 0800 	mov.w	r8, #0
 8007736:	f104 0919 	add.w	r9, r4, #25
 800773a:	e7f4      	b.n	8007726 <_printf_float+0x456>

0800773c <_printf_common>:
 800773c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007740:	4616      	mov	r6, r2
 8007742:	4699      	mov	r9, r3
 8007744:	688a      	ldr	r2, [r1, #8]
 8007746:	690b      	ldr	r3, [r1, #16]
 8007748:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800774c:	4293      	cmp	r3, r2
 800774e:	bfb8      	it	lt
 8007750:	4613      	movlt	r3, r2
 8007752:	6033      	str	r3, [r6, #0]
 8007754:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007758:	4607      	mov	r7, r0
 800775a:	460c      	mov	r4, r1
 800775c:	b10a      	cbz	r2, 8007762 <_printf_common+0x26>
 800775e:	3301      	adds	r3, #1
 8007760:	6033      	str	r3, [r6, #0]
 8007762:	6823      	ldr	r3, [r4, #0]
 8007764:	0699      	lsls	r1, r3, #26
 8007766:	bf42      	ittt	mi
 8007768:	6833      	ldrmi	r3, [r6, #0]
 800776a:	3302      	addmi	r3, #2
 800776c:	6033      	strmi	r3, [r6, #0]
 800776e:	6825      	ldr	r5, [r4, #0]
 8007770:	f015 0506 	ands.w	r5, r5, #6
 8007774:	d106      	bne.n	8007784 <_printf_common+0x48>
 8007776:	f104 0a19 	add.w	sl, r4, #25
 800777a:	68e3      	ldr	r3, [r4, #12]
 800777c:	6832      	ldr	r2, [r6, #0]
 800777e:	1a9b      	subs	r3, r3, r2
 8007780:	42ab      	cmp	r3, r5
 8007782:	dc26      	bgt.n	80077d2 <_printf_common+0x96>
 8007784:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007788:	1e13      	subs	r3, r2, #0
 800778a:	6822      	ldr	r2, [r4, #0]
 800778c:	bf18      	it	ne
 800778e:	2301      	movne	r3, #1
 8007790:	0692      	lsls	r2, r2, #26
 8007792:	d42b      	bmi.n	80077ec <_printf_common+0xb0>
 8007794:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007798:	4649      	mov	r1, r9
 800779a:	4638      	mov	r0, r7
 800779c:	47c0      	blx	r8
 800779e:	3001      	adds	r0, #1
 80077a0:	d01e      	beq.n	80077e0 <_printf_common+0xa4>
 80077a2:	6823      	ldr	r3, [r4, #0]
 80077a4:	68e5      	ldr	r5, [r4, #12]
 80077a6:	6832      	ldr	r2, [r6, #0]
 80077a8:	f003 0306 	and.w	r3, r3, #6
 80077ac:	2b04      	cmp	r3, #4
 80077ae:	bf08      	it	eq
 80077b0:	1aad      	subeq	r5, r5, r2
 80077b2:	68a3      	ldr	r3, [r4, #8]
 80077b4:	6922      	ldr	r2, [r4, #16]
 80077b6:	bf0c      	ite	eq
 80077b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077bc:	2500      	movne	r5, #0
 80077be:	4293      	cmp	r3, r2
 80077c0:	bfc4      	itt	gt
 80077c2:	1a9b      	subgt	r3, r3, r2
 80077c4:	18ed      	addgt	r5, r5, r3
 80077c6:	2600      	movs	r6, #0
 80077c8:	341a      	adds	r4, #26
 80077ca:	42b5      	cmp	r5, r6
 80077cc:	d11a      	bne.n	8007804 <_printf_common+0xc8>
 80077ce:	2000      	movs	r0, #0
 80077d0:	e008      	b.n	80077e4 <_printf_common+0xa8>
 80077d2:	2301      	movs	r3, #1
 80077d4:	4652      	mov	r2, sl
 80077d6:	4649      	mov	r1, r9
 80077d8:	4638      	mov	r0, r7
 80077da:	47c0      	blx	r8
 80077dc:	3001      	adds	r0, #1
 80077de:	d103      	bne.n	80077e8 <_printf_common+0xac>
 80077e0:	f04f 30ff 	mov.w	r0, #4294967295
 80077e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e8:	3501      	adds	r5, #1
 80077ea:	e7c6      	b.n	800777a <_printf_common+0x3e>
 80077ec:	18e1      	adds	r1, r4, r3
 80077ee:	1c5a      	adds	r2, r3, #1
 80077f0:	2030      	movs	r0, #48	; 0x30
 80077f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077f6:	4422      	add	r2, r4
 80077f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007800:	3302      	adds	r3, #2
 8007802:	e7c7      	b.n	8007794 <_printf_common+0x58>
 8007804:	2301      	movs	r3, #1
 8007806:	4622      	mov	r2, r4
 8007808:	4649      	mov	r1, r9
 800780a:	4638      	mov	r0, r7
 800780c:	47c0      	blx	r8
 800780e:	3001      	adds	r0, #1
 8007810:	d0e6      	beq.n	80077e0 <_printf_common+0xa4>
 8007812:	3601      	adds	r6, #1
 8007814:	e7d9      	b.n	80077ca <_printf_common+0x8e>
	...

08007818 <_printf_i>:
 8007818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800781c:	460c      	mov	r4, r1
 800781e:	4691      	mov	r9, r2
 8007820:	7e27      	ldrb	r7, [r4, #24]
 8007822:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007824:	2f78      	cmp	r7, #120	; 0x78
 8007826:	4680      	mov	r8, r0
 8007828:	469a      	mov	sl, r3
 800782a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800782e:	d807      	bhi.n	8007840 <_printf_i+0x28>
 8007830:	2f62      	cmp	r7, #98	; 0x62
 8007832:	d80a      	bhi.n	800784a <_printf_i+0x32>
 8007834:	2f00      	cmp	r7, #0
 8007836:	f000 80d8 	beq.w	80079ea <_printf_i+0x1d2>
 800783a:	2f58      	cmp	r7, #88	; 0x58
 800783c:	f000 80a3 	beq.w	8007986 <_printf_i+0x16e>
 8007840:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007844:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007848:	e03a      	b.n	80078c0 <_printf_i+0xa8>
 800784a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800784e:	2b15      	cmp	r3, #21
 8007850:	d8f6      	bhi.n	8007840 <_printf_i+0x28>
 8007852:	a001      	add	r0, pc, #4	; (adr r0, 8007858 <_printf_i+0x40>)
 8007854:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007858:	080078b1 	.word	0x080078b1
 800785c:	080078c5 	.word	0x080078c5
 8007860:	08007841 	.word	0x08007841
 8007864:	08007841 	.word	0x08007841
 8007868:	08007841 	.word	0x08007841
 800786c:	08007841 	.word	0x08007841
 8007870:	080078c5 	.word	0x080078c5
 8007874:	08007841 	.word	0x08007841
 8007878:	08007841 	.word	0x08007841
 800787c:	08007841 	.word	0x08007841
 8007880:	08007841 	.word	0x08007841
 8007884:	080079d1 	.word	0x080079d1
 8007888:	080078f5 	.word	0x080078f5
 800788c:	080079b3 	.word	0x080079b3
 8007890:	08007841 	.word	0x08007841
 8007894:	08007841 	.word	0x08007841
 8007898:	080079f3 	.word	0x080079f3
 800789c:	08007841 	.word	0x08007841
 80078a0:	080078f5 	.word	0x080078f5
 80078a4:	08007841 	.word	0x08007841
 80078a8:	08007841 	.word	0x08007841
 80078ac:	080079bb 	.word	0x080079bb
 80078b0:	680b      	ldr	r3, [r1, #0]
 80078b2:	1d1a      	adds	r2, r3, #4
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	600a      	str	r2, [r1, #0]
 80078b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80078bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80078c0:	2301      	movs	r3, #1
 80078c2:	e0a3      	b.n	8007a0c <_printf_i+0x1f4>
 80078c4:	6825      	ldr	r5, [r4, #0]
 80078c6:	6808      	ldr	r0, [r1, #0]
 80078c8:	062e      	lsls	r6, r5, #24
 80078ca:	f100 0304 	add.w	r3, r0, #4
 80078ce:	d50a      	bpl.n	80078e6 <_printf_i+0xce>
 80078d0:	6805      	ldr	r5, [r0, #0]
 80078d2:	600b      	str	r3, [r1, #0]
 80078d4:	2d00      	cmp	r5, #0
 80078d6:	da03      	bge.n	80078e0 <_printf_i+0xc8>
 80078d8:	232d      	movs	r3, #45	; 0x2d
 80078da:	426d      	negs	r5, r5
 80078dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078e0:	485e      	ldr	r0, [pc, #376]	; (8007a5c <_printf_i+0x244>)
 80078e2:	230a      	movs	r3, #10
 80078e4:	e019      	b.n	800791a <_printf_i+0x102>
 80078e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80078ea:	6805      	ldr	r5, [r0, #0]
 80078ec:	600b      	str	r3, [r1, #0]
 80078ee:	bf18      	it	ne
 80078f0:	b22d      	sxthne	r5, r5
 80078f2:	e7ef      	b.n	80078d4 <_printf_i+0xbc>
 80078f4:	680b      	ldr	r3, [r1, #0]
 80078f6:	6825      	ldr	r5, [r4, #0]
 80078f8:	1d18      	adds	r0, r3, #4
 80078fa:	6008      	str	r0, [r1, #0]
 80078fc:	0628      	lsls	r0, r5, #24
 80078fe:	d501      	bpl.n	8007904 <_printf_i+0xec>
 8007900:	681d      	ldr	r5, [r3, #0]
 8007902:	e002      	b.n	800790a <_printf_i+0xf2>
 8007904:	0669      	lsls	r1, r5, #25
 8007906:	d5fb      	bpl.n	8007900 <_printf_i+0xe8>
 8007908:	881d      	ldrh	r5, [r3, #0]
 800790a:	4854      	ldr	r0, [pc, #336]	; (8007a5c <_printf_i+0x244>)
 800790c:	2f6f      	cmp	r7, #111	; 0x6f
 800790e:	bf0c      	ite	eq
 8007910:	2308      	moveq	r3, #8
 8007912:	230a      	movne	r3, #10
 8007914:	2100      	movs	r1, #0
 8007916:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800791a:	6866      	ldr	r6, [r4, #4]
 800791c:	60a6      	str	r6, [r4, #8]
 800791e:	2e00      	cmp	r6, #0
 8007920:	bfa2      	ittt	ge
 8007922:	6821      	ldrge	r1, [r4, #0]
 8007924:	f021 0104 	bicge.w	r1, r1, #4
 8007928:	6021      	strge	r1, [r4, #0]
 800792a:	b90d      	cbnz	r5, 8007930 <_printf_i+0x118>
 800792c:	2e00      	cmp	r6, #0
 800792e:	d04d      	beq.n	80079cc <_printf_i+0x1b4>
 8007930:	4616      	mov	r6, r2
 8007932:	fbb5 f1f3 	udiv	r1, r5, r3
 8007936:	fb03 5711 	mls	r7, r3, r1, r5
 800793a:	5dc7      	ldrb	r7, [r0, r7]
 800793c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007940:	462f      	mov	r7, r5
 8007942:	42bb      	cmp	r3, r7
 8007944:	460d      	mov	r5, r1
 8007946:	d9f4      	bls.n	8007932 <_printf_i+0x11a>
 8007948:	2b08      	cmp	r3, #8
 800794a:	d10b      	bne.n	8007964 <_printf_i+0x14c>
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	07df      	lsls	r7, r3, #31
 8007950:	d508      	bpl.n	8007964 <_printf_i+0x14c>
 8007952:	6923      	ldr	r3, [r4, #16]
 8007954:	6861      	ldr	r1, [r4, #4]
 8007956:	4299      	cmp	r1, r3
 8007958:	bfde      	ittt	le
 800795a:	2330      	movle	r3, #48	; 0x30
 800795c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007960:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007964:	1b92      	subs	r2, r2, r6
 8007966:	6122      	str	r2, [r4, #16]
 8007968:	f8cd a000 	str.w	sl, [sp]
 800796c:	464b      	mov	r3, r9
 800796e:	aa03      	add	r2, sp, #12
 8007970:	4621      	mov	r1, r4
 8007972:	4640      	mov	r0, r8
 8007974:	f7ff fee2 	bl	800773c <_printf_common>
 8007978:	3001      	adds	r0, #1
 800797a:	d14c      	bne.n	8007a16 <_printf_i+0x1fe>
 800797c:	f04f 30ff 	mov.w	r0, #4294967295
 8007980:	b004      	add	sp, #16
 8007982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007986:	4835      	ldr	r0, [pc, #212]	; (8007a5c <_printf_i+0x244>)
 8007988:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	680e      	ldr	r6, [r1, #0]
 8007990:	061f      	lsls	r7, r3, #24
 8007992:	f856 5b04 	ldr.w	r5, [r6], #4
 8007996:	600e      	str	r6, [r1, #0]
 8007998:	d514      	bpl.n	80079c4 <_printf_i+0x1ac>
 800799a:	07d9      	lsls	r1, r3, #31
 800799c:	bf44      	itt	mi
 800799e:	f043 0320 	orrmi.w	r3, r3, #32
 80079a2:	6023      	strmi	r3, [r4, #0]
 80079a4:	b91d      	cbnz	r5, 80079ae <_printf_i+0x196>
 80079a6:	6823      	ldr	r3, [r4, #0]
 80079a8:	f023 0320 	bic.w	r3, r3, #32
 80079ac:	6023      	str	r3, [r4, #0]
 80079ae:	2310      	movs	r3, #16
 80079b0:	e7b0      	b.n	8007914 <_printf_i+0xfc>
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	f043 0320 	orr.w	r3, r3, #32
 80079b8:	6023      	str	r3, [r4, #0]
 80079ba:	2378      	movs	r3, #120	; 0x78
 80079bc:	4828      	ldr	r0, [pc, #160]	; (8007a60 <_printf_i+0x248>)
 80079be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80079c2:	e7e3      	b.n	800798c <_printf_i+0x174>
 80079c4:	065e      	lsls	r6, r3, #25
 80079c6:	bf48      	it	mi
 80079c8:	b2ad      	uxthmi	r5, r5
 80079ca:	e7e6      	b.n	800799a <_printf_i+0x182>
 80079cc:	4616      	mov	r6, r2
 80079ce:	e7bb      	b.n	8007948 <_printf_i+0x130>
 80079d0:	680b      	ldr	r3, [r1, #0]
 80079d2:	6826      	ldr	r6, [r4, #0]
 80079d4:	6960      	ldr	r0, [r4, #20]
 80079d6:	1d1d      	adds	r5, r3, #4
 80079d8:	600d      	str	r5, [r1, #0]
 80079da:	0635      	lsls	r5, r6, #24
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	d501      	bpl.n	80079e4 <_printf_i+0x1cc>
 80079e0:	6018      	str	r0, [r3, #0]
 80079e2:	e002      	b.n	80079ea <_printf_i+0x1d2>
 80079e4:	0671      	lsls	r1, r6, #25
 80079e6:	d5fb      	bpl.n	80079e0 <_printf_i+0x1c8>
 80079e8:	8018      	strh	r0, [r3, #0]
 80079ea:	2300      	movs	r3, #0
 80079ec:	6123      	str	r3, [r4, #16]
 80079ee:	4616      	mov	r6, r2
 80079f0:	e7ba      	b.n	8007968 <_printf_i+0x150>
 80079f2:	680b      	ldr	r3, [r1, #0]
 80079f4:	1d1a      	adds	r2, r3, #4
 80079f6:	600a      	str	r2, [r1, #0]
 80079f8:	681e      	ldr	r6, [r3, #0]
 80079fa:	6862      	ldr	r2, [r4, #4]
 80079fc:	2100      	movs	r1, #0
 80079fe:	4630      	mov	r0, r6
 8007a00:	f7f8 fc0e 	bl	8000220 <memchr>
 8007a04:	b108      	cbz	r0, 8007a0a <_printf_i+0x1f2>
 8007a06:	1b80      	subs	r0, r0, r6
 8007a08:	6060      	str	r0, [r4, #4]
 8007a0a:	6863      	ldr	r3, [r4, #4]
 8007a0c:	6123      	str	r3, [r4, #16]
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a14:	e7a8      	b.n	8007968 <_printf_i+0x150>
 8007a16:	6923      	ldr	r3, [r4, #16]
 8007a18:	4632      	mov	r2, r6
 8007a1a:	4649      	mov	r1, r9
 8007a1c:	4640      	mov	r0, r8
 8007a1e:	47d0      	blx	sl
 8007a20:	3001      	adds	r0, #1
 8007a22:	d0ab      	beq.n	800797c <_printf_i+0x164>
 8007a24:	6823      	ldr	r3, [r4, #0]
 8007a26:	079b      	lsls	r3, r3, #30
 8007a28:	d413      	bmi.n	8007a52 <_printf_i+0x23a>
 8007a2a:	68e0      	ldr	r0, [r4, #12]
 8007a2c:	9b03      	ldr	r3, [sp, #12]
 8007a2e:	4298      	cmp	r0, r3
 8007a30:	bfb8      	it	lt
 8007a32:	4618      	movlt	r0, r3
 8007a34:	e7a4      	b.n	8007980 <_printf_i+0x168>
 8007a36:	2301      	movs	r3, #1
 8007a38:	4632      	mov	r2, r6
 8007a3a:	4649      	mov	r1, r9
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	47d0      	blx	sl
 8007a40:	3001      	adds	r0, #1
 8007a42:	d09b      	beq.n	800797c <_printf_i+0x164>
 8007a44:	3501      	adds	r5, #1
 8007a46:	68e3      	ldr	r3, [r4, #12]
 8007a48:	9903      	ldr	r1, [sp, #12]
 8007a4a:	1a5b      	subs	r3, r3, r1
 8007a4c:	42ab      	cmp	r3, r5
 8007a4e:	dcf2      	bgt.n	8007a36 <_printf_i+0x21e>
 8007a50:	e7eb      	b.n	8007a2a <_printf_i+0x212>
 8007a52:	2500      	movs	r5, #0
 8007a54:	f104 0619 	add.w	r6, r4, #25
 8007a58:	e7f5      	b.n	8007a46 <_printf_i+0x22e>
 8007a5a:	bf00      	nop
 8007a5c:	08009a1e 	.word	0x08009a1e
 8007a60:	08009a2f 	.word	0x08009a2f

08007a64 <_sbrk_r>:
 8007a64:	b538      	push	{r3, r4, r5, lr}
 8007a66:	4d06      	ldr	r5, [pc, #24]	; (8007a80 <_sbrk_r+0x1c>)
 8007a68:	2300      	movs	r3, #0
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	4608      	mov	r0, r1
 8007a6e:	602b      	str	r3, [r5, #0]
 8007a70:	f7fb f8b2 	bl	8002bd8 <_sbrk>
 8007a74:	1c43      	adds	r3, r0, #1
 8007a76:	d102      	bne.n	8007a7e <_sbrk_r+0x1a>
 8007a78:	682b      	ldr	r3, [r5, #0]
 8007a7a:	b103      	cbz	r3, 8007a7e <_sbrk_r+0x1a>
 8007a7c:	6023      	str	r3, [r4, #0]
 8007a7e:	bd38      	pop	{r3, r4, r5, pc}
 8007a80:	2000853c 	.word	0x2000853c

08007a84 <quorem>:
 8007a84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a88:	6903      	ldr	r3, [r0, #16]
 8007a8a:	690c      	ldr	r4, [r1, #16]
 8007a8c:	42a3      	cmp	r3, r4
 8007a8e:	4607      	mov	r7, r0
 8007a90:	f2c0 8081 	blt.w	8007b96 <quorem+0x112>
 8007a94:	3c01      	subs	r4, #1
 8007a96:	f101 0814 	add.w	r8, r1, #20
 8007a9a:	f100 0514 	add.w	r5, r0, #20
 8007a9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007aa2:	9301      	str	r3, [sp, #4]
 8007aa4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007aa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aac:	3301      	adds	r3, #1
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007ab4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ab8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007abc:	d331      	bcc.n	8007b22 <quorem+0x9e>
 8007abe:	f04f 0e00 	mov.w	lr, #0
 8007ac2:	4640      	mov	r0, r8
 8007ac4:	46ac      	mov	ip, r5
 8007ac6:	46f2      	mov	sl, lr
 8007ac8:	f850 2b04 	ldr.w	r2, [r0], #4
 8007acc:	b293      	uxth	r3, r2
 8007ace:	fb06 e303 	mla	r3, r6, r3, lr
 8007ad2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	ebaa 0303 	sub.w	r3, sl, r3
 8007adc:	0c12      	lsrs	r2, r2, #16
 8007ade:	f8dc a000 	ldr.w	sl, [ip]
 8007ae2:	fb06 e202 	mla	r2, r6, r2, lr
 8007ae6:	fa13 f38a 	uxtah	r3, r3, sl
 8007aea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007aee:	fa1f fa82 	uxth.w	sl, r2
 8007af2:	f8dc 2000 	ldr.w	r2, [ip]
 8007af6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007afa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b04:	4581      	cmp	r9, r0
 8007b06:	f84c 3b04 	str.w	r3, [ip], #4
 8007b0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b0e:	d2db      	bcs.n	8007ac8 <quorem+0x44>
 8007b10:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b14:	b92b      	cbnz	r3, 8007b22 <quorem+0x9e>
 8007b16:	9b01      	ldr	r3, [sp, #4]
 8007b18:	3b04      	subs	r3, #4
 8007b1a:	429d      	cmp	r5, r3
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	d32e      	bcc.n	8007b7e <quorem+0xfa>
 8007b20:	613c      	str	r4, [r7, #16]
 8007b22:	4638      	mov	r0, r7
 8007b24:	f001 f8c4 	bl	8008cb0 <__mcmp>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	db24      	blt.n	8007b76 <quorem+0xf2>
 8007b2c:	3601      	adds	r6, #1
 8007b2e:	4628      	mov	r0, r5
 8007b30:	f04f 0c00 	mov.w	ip, #0
 8007b34:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b38:	f8d0 e000 	ldr.w	lr, [r0]
 8007b3c:	b293      	uxth	r3, r2
 8007b3e:	ebac 0303 	sub.w	r3, ip, r3
 8007b42:	0c12      	lsrs	r2, r2, #16
 8007b44:	fa13 f38e 	uxtah	r3, r3, lr
 8007b48:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b56:	45c1      	cmp	r9, r8
 8007b58:	f840 3b04 	str.w	r3, [r0], #4
 8007b5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b60:	d2e8      	bcs.n	8007b34 <quorem+0xb0>
 8007b62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b6a:	b922      	cbnz	r2, 8007b76 <quorem+0xf2>
 8007b6c:	3b04      	subs	r3, #4
 8007b6e:	429d      	cmp	r5, r3
 8007b70:	461a      	mov	r2, r3
 8007b72:	d30a      	bcc.n	8007b8a <quorem+0x106>
 8007b74:	613c      	str	r4, [r7, #16]
 8007b76:	4630      	mov	r0, r6
 8007b78:	b003      	add	sp, #12
 8007b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b7e:	6812      	ldr	r2, [r2, #0]
 8007b80:	3b04      	subs	r3, #4
 8007b82:	2a00      	cmp	r2, #0
 8007b84:	d1cc      	bne.n	8007b20 <quorem+0x9c>
 8007b86:	3c01      	subs	r4, #1
 8007b88:	e7c7      	b.n	8007b1a <quorem+0x96>
 8007b8a:	6812      	ldr	r2, [r2, #0]
 8007b8c:	3b04      	subs	r3, #4
 8007b8e:	2a00      	cmp	r2, #0
 8007b90:	d1f0      	bne.n	8007b74 <quorem+0xf0>
 8007b92:	3c01      	subs	r4, #1
 8007b94:	e7eb      	b.n	8007b6e <quorem+0xea>
 8007b96:	2000      	movs	r0, #0
 8007b98:	e7ee      	b.n	8007b78 <quorem+0xf4>
 8007b9a:	0000      	movs	r0, r0
 8007b9c:	0000      	movs	r0, r0
	...

08007ba0 <_dtoa_r>:
 8007ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba4:	ed2d 8b02 	vpush	{d8}
 8007ba8:	ec57 6b10 	vmov	r6, r7, d0
 8007bac:	b095      	sub	sp, #84	; 0x54
 8007bae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007bb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007bb4:	9105      	str	r1, [sp, #20]
 8007bb6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007bba:	4604      	mov	r4, r0
 8007bbc:	9209      	str	r2, [sp, #36]	; 0x24
 8007bbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bc0:	b975      	cbnz	r5, 8007be0 <_dtoa_r+0x40>
 8007bc2:	2010      	movs	r0, #16
 8007bc4:	f7ff fa2a 	bl	800701c <malloc>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	6260      	str	r0, [r4, #36]	; 0x24
 8007bcc:	b920      	cbnz	r0, 8007bd8 <_dtoa_r+0x38>
 8007bce:	4bb2      	ldr	r3, [pc, #712]	; (8007e98 <_dtoa_r+0x2f8>)
 8007bd0:	21ea      	movs	r1, #234	; 0xea
 8007bd2:	48b2      	ldr	r0, [pc, #712]	; (8007e9c <_dtoa_r+0x2fc>)
 8007bd4:	f001 f97c 	bl	8008ed0 <__assert_func>
 8007bd8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007bdc:	6005      	str	r5, [r0, #0]
 8007bde:	60c5      	str	r5, [r0, #12]
 8007be0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007be2:	6819      	ldr	r1, [r3, #0]
 8007be4:	b151      	cbz	r1, 8007bfc <_dtoa_r+0x5c>
 8007be6:	685a      	ldr	r2, [r3, #4]
 8007be8:	604a      	str	r2, [r1, #4]
 8007bea:	2301      	movs	r3, #1
 8007bec:	4093      	lsls	r3, r2
 8007bee:	608b      	str	r3, [r1, #8]
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	f000 fe1f 	bl	8008834 <_Bfree>
 8007bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	601a      	str	r2, [r3, #0]
 8007bfc:	1e3b      	subs	r3, r7, #0
 8007bfe:	bfb9      	ittee	lt
 8007c00:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007c04:	9303      	strlt	r3, [sp, #12]
 8007c06:	2300      	movge	r3, #0
 8007c08:	f8c8 3000 	strge.w	r3, [r8]
 8007c0c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007c10:	4ba3      	ldr	r3, [pc, #652]	; (8007ea0 <_dtoa_r+0x300>)
 8007c12:	bfbc      	itt	lt
 8007c14:	2201      	movlt	r2, #1
 8007c16:	f8c8 2000 	strlt.w	r2, [r8]
 8007c1a:	ea33 0309 	bics.w	r3, r3, r9
 8007c1e:	d11b      	bne.n	8007c58 <_dtoa_r+0xb8>
 8007c20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c22:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c26:	6013      	str	r3, [r2, #0]
 8007c28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c2c:	4333      	orrs	r3, r6
 8007c2e:	f000 857a 	beq.w	8008726 <_dtoa_r+0xb86>
 8007c32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c34:	b963      	cbnz	r3, 8007c50 <_dtoa_r+0xb0>
 8007c36:	4b9b      	ldr	r3, [pc, #620]	; (8007ea4 <_dtoa_r+0x304>)
 8007c38:	e024      	b.n	8007c84 <_dtoa_r+0xe4>
 8007c3a:	4b9b      	ldr	r3, [pc, #620]	; (8007ea8 <_dtoa_r+0x308>)
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	3308      	adds	r3, #8
 8007c40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c42:	6013      	str	r3, [r2, #0]
 8007c44:	9800      	ldr	r0, [sp, #0]
 8007c46:	b015      	add	sp, #84	; 0x54
 8007c48:	ecbd 8b02 	vpop	{d8}
 8007c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c50:	4b94      	ldr	r3, [pc, #592]	; (8007ea4 <_dtoa_r+0x304>)
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	3303      	adds	r3, #3
 8007c56:	e7f3      	b.n	8007c40 <_dtoa_r+0xa0>
 8007c58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	ec51 0b17 	vmov	r0, r1, d7
 8007c62:	2300      	movs	r3, #0
 8007c64:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007c68:	f7f8 ff4e 	bl	8000b08 <__aeabi_dcmpeq>
 8007c6c:	4680      	mov	r8, r0
 8007c6e:	b158      	cbz	r0, 8007c88 <_dtoa_r+0xe8>
 8007c70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c72:	2301      	movs	r3, #1
 8007c74:	6013      	str	r3, [r2, #0]
 8007c76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 8551 	beq.w	8008720 <_dtoa_r+0xb80>
 8007c7e:	488b      	ldr	r0, [pc, #556]	; (8007eac <_dtoa_r+0x30c>)
 8007c80:	6018      	str	r0, [r3, #0]
 8007c82:	1e43      	subs	r3, r0, #1
 8007c84:	9300      	str	r3, [sp, #0]
 8007c86:	e7dd      	b.n	8007c44 <_dtoa_r+0xa4>
 8007c88:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007c8c:	aa12      	add	r2, sp, #72	; 0x48
 8007c8e:	a913      	add	r1, sp, #76	; 0x4c
 8007c90:	4620      	mov	r0, r4
 8007c92:	f001 f8b1 	bl	8008df8 <__d2b>
 8007c96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c9a:	4683      	mov	fp, r0
 8007c9c:	2d00      	cmp	r5, #0
 8007c9e:	d07c      	beq.n	8007d9a <_dtoa_r+0x1fa>
 8007ca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ca2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007ca6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007caa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007cae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007cb2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007cb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007cba:	4b7d      	ldr	r3, [pc, #500]	; (8007eb0 <_dtoa_r+0x310>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	4639      	mov	r1, r7
 8007cc2:	f7f8 fb01 	bl	80002c8 <__aeabi_dsub>
 8007cc6:	a36e      	add	r3, pc, #440	; (adr r3, 8007e80 <_dtoa_r+0x2e0>)
 8007cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ccc:	f7f8 fcb4 	bl	8000638 <__aeabi_dmul>
 8007cd0:	a36d      	add	r3, pc, #436	; (adr r3, 8007e88 <_dtoa_r+0x2e8>)
 8007cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd6:	f7f8 faf9 	bl	80002cc <__adddf3>
 8007cda:	4606      	mov	r6, r0
 8007cdc:	4628      	mov	r0, r5
 8007cde:	460f      	mov	r7, r1
 8007ce0:	f7f8 fc40 	bl	8000564 <__aeabi_i2d>
 8007ce4:	a36a      	add	r3, pc, #424	; (adr r3, 8007e90 <_dtoa_r+0x2f0>)
 8007ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cea:	f7f8 fca5 	bl	8000638 <__aeabi_dmul>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	4630      	mov	r0, r6
 8007cf4:	4639      	mov	r1, r7
 8007cf6:	f7f8 fae9 	bl	80002cc <__adddf3>
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	460f      	mov	r7, r1
 8007cfe:	f7f8 ff4b 	bl	8000b98 <__aeabi_d2iz>
 8007d02:	2200      	movs	r2, #0
 8007d04:	4682      	mov	sl, r0
 8007d06:	2300      	movs	r3, #0
 8007d08:	4630      	mov	r0, r6
 8007d0a:	4639      	mov	r1, r7
 8007d0c:	f7f8 ff06 	bl	8000b1c <__aeabi_dcmplt>
 8007d10:	b148      	cbz	r0, 8007d26 <_dtoa_r+0x186>
 8007d12:	4650      	mov	r0, sl
 8007d14:	f7f8 fc26 	bl	8000564 <__aeabi_i2d>
 8007d18:	4632      	mov	r2, r6
 8007d1a:	463b      	mov	r3, r7
 8007d1c:	f7f8 fef4 	bl	8000b08 <__aeabi_dcmpeq>
 8007d20:	b908      	cbnz	r0, 8007d26 <_dtoa_r+0x186>
 8007d22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d26:	f1ba 0f16 	cmp.w	sl, #22
 8007d2a:	d854      	bhi.n	8007dd6 <_dtoa_r+0x236>
 8007d2c:	4b61      	ldr	r3, [pc, #388]	; (8007eb4 <_dtoa_r+0x314>)
 8007d2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d3a:	f7f8 feef 	bl	8000b1c <__aeabi_dcmplt>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	d04b      	beq.n	8007dda <_dtoa_r+0x23a>
 8007d42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d46:	2300      	movs	r3, #0
 8007d48:	930e      	str	r3, [sp, #56]	; 0x38
 8007d4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d4c:	1b5d      	subs	r5, r3, r5
 8007d4e:	1e6b      	subs	r3, r5, #1
 8007d50:	9304      	str	r3, [sp, #16]
 8007d52:	bf43      	ittte	mi
 8007d54:	2300      	movmi	r3, #0
 8007d56:	f1c5 0801 	rsbmi	r8, r5, #1
 8007d5a:	9304      	strmi	r3, [sp, #16]
 8007d5c:	f04f 0800 	movpl.w	r8, #0
 8007d60:	f1ba 0f00 	cmp.w	sl, #0
 8007d64:	db3b      	blt.n	8007dde <_dtoa_r+0x23e>
 8007d66:	9b04      	ldr	r3, [sp, #16]
 8007d68:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007d6c:	4453      	add	r3, sl
 8007d6e:	9304      	str	r3, [sp, #16]
 8007d70:	2300      	movs	r3, #0
 8007d72:	9306      	str	r3, [sp, #24]
 8007d74:	9b05      	ldr	r3, [sp, #20]
 8007d76:	2b09      	cmp	r3, #9
 8007d78:	d869      	bhi.n	8007e4e <_dtoa_r+0x2ae>
 8007d7a:	2b05      	cmp	r3, #5
 8007d7c:	bfc4      	itt	gt
 8007d7e:	3b04      	subgt	r3, #4
 8007d80:	9305      	strgt	r3, [sp, #20]
 8007d82:	9b05      	ldr	r3, [sp, #20]
 8007d84:	f1a3 0302 	sub.w	r3, r3, #2
 8007d88:	bfcc      	ite	gt
 8007d8a:	2500      	movgt	r5, #0
 8007d8c:	2501      	movle	r5, #1
 8007d8e:	2b03      	cmp	r3, #3
 8007d90:	d869      	bhi.n	8007e66 <_dtoa_r+0x2c6>
 8007d92:	e8df f003 	tbb	[pc, r3]
 8007d96:	4e2c      	.short	0x4e2c
 8007d98:	5a4c      	.short	0x5a4c
 8007d9a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007d9e:	441d      	add	r5, r3
 8007da0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007da4:	2b20      	cmp	r3, #32
 8007da6:	bfc1      	itttt	gt
 8007da8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007dac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007db0:	fa09 f303 	lslgt.w	r3, r9, r3
 8007db4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007db8:	bfda      	itte	le
 8007dba:	f1c3 0320 	rsble	r3, r3, #32
 8007dbe:	fa06 f003 	lslle.w	r0, r6, r3
 8007dc2:	4318      	orrgt	r0, r3
 8007dc4:	f7f8 fbbe 	bl	8000544 <__aeabi_ui2d>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	4606      	mov	r6, r0
 8007dcc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007dd0:	3d01      	subs	r5, #1
 8007dd2:	9310      	str	r3, [sp, #64]	; 0x40
 8007dd4:	e771      	b.n	8007cba <_dtoa_r+0x11a>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e7b6      	b.n	8007d48 <_dtoa_r+0x1a8>
 8007dda:	900e      	str	r0, [sp, #56]	; 0x38
 8007ddc:	e7b5      	b.n	8007d4a <_dtoa_r+0x1aa>
 8007dde:	f1ca 0300 	rsb	r3, sl, #0
 8007de2:	9306      	str	r3, [sp, #24]
 8007de4:	2300      	movs	r3, #0
 8007de6:	eba8 080a 	sub.w	r8, r8, sl
 8007dea:	930d      	str	r3, [sp, #52]	; 0x34
 8007dec:	e7c2      	b.n	8007d74 <_dtoa_r+0x1d4>
 8007dee:	2300      	movs	r3, #0
 8007df0:	9308      	str	r3, [sp, #32]
 8007df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	dc39      	bgt.n	8007e6c <_dtoa_r+0x2cc>
 8007df8:	f04f 0901 	mov.w	r9, #1
 8007dfc:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e00:	464b      	mov	r3, r9
 8007e02:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007e06:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e08:	2200      	movs	r2, #0
 8007e0a:	6042      	str	r2, [r0, #4]
 8007e0c:	2204      	movs	r2, #4
 8007e0e:	f102 0614 	add.w	r6, r2, #20
 8007e12:	429e      	cmp	r6, r3
 8007e14:	6841      	ldr	r1, [r0, #4]
 8007e16:	d92f      	bls.n	8007e78 <_dtoa_r+0x2d8>
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f000 fccb 	bl	80087b4 <_Balloc>
 8007e1e:	9000      	str	r0, [sp, #0]
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d14b      	bne.n	8007ebc <_dtoa_r+0x31c>
 8007e24:	4b24      	ldr	r3, [pc, #144]	; (8007eb8 <_dtoa_r+0x318>)
 8007e26:	4602      	mov	r2, r0
 8007e28:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e2c:	e6d1      	b.n	8007bd2 <_dtoa_r+0x32>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e7de      	b.n	8007df0 <_dtoa_r+0x250>
 8007e32:	2300      	movs	r3, #0
 8007e34:	9308      	str	r3, [sp, #32]
 8007e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e38:	eb0a 0903 	add.w	r9, sl, r3
 8007e3c:	f109 0301 	add.w	r3, r9, #1
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	9301      	str	r3, [sp, #4]
 8007e44:	bfb8      	it	lt
 8007e46:	2301      	movlt	r3, #1
 8007e48:	e7dd      	b.n	8007e06 <_dtoa_r+0x266>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e7f2      	b.n	8007e34 <_dtoa_r+0x294>
 8007e4e:	2501      	movs	r5, #1
 8007e50:	2300      	movs	r3, #0
 8007e52:	9305      	str	r3, [sp, #20]
 8007e54:	9508      	str	r5, [sp, #32]
 8007e56:	f04f 39ff 	mov.w	r9, #4294967295
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e60:	2312      	movs	r3, #18
 8007e62:	9209      	str	r2, [sp, #36]	; 0x24
 8007e64:	e7cf      	b.n	8007e06 <_dtoa_r+0x266>
 8007e66:	2301      	movs	r3, #1
 8007e68:	9308      	str	r3, [sp, #32]
 8007e6a:	e7f4      	b.n	8007e56 <_dtoa_r+0x2b6>
 8007e6c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007e70:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e74:	464b      	mov	r3, r9
 8007e76:	e7c6      	b.n	8007e06 <_dtoa_r+0x266>
 8007e78:	3101      	adds	r1, #1
 8007e7a:	6041      	str	r1, [r0, #4]
 8007e7c:	0052      	lsls	r2, r2, #1
 8007e7e:	e7c6      	b.n	8007e0e <_dtoa_r+0x26e>
 8007e80:	636f4361 	.word	0x636f4361
 8007e84:	3fd287a7 	.word	0x3fd287a7
 8007e88:	8b60c8b3 	.word	0x8b60c8b3
 8007e8c:	3fc68a28 	.word	0x3fc68a28
 8007e90:	509f79fb 	.word	0x509f79fb
 8007e94:	3fd34413 	.word	0x3fd34413
 8007e98:	08009a4d 	.word	0x08009a4d
 8007e9c:	08009a64 	.word	0x08009a64
 8007ea0:	7ff00000 	.word	0x7ff00000
 8007ea4:	08009a49 	.word	0x08009a49
 8007ea8:	08009a40 	.word	0x08009a40
 8007eac:	08009a1d 	.word	0x08009a1d
 8007eb0:	3ff80000 	.word	0x3ff80000
 8007eb4:	08009b60 	.word	0x08009b60
 8007eb8:	08009ac3 	.word	0x08009ac3
 8007ebc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ebe:	9a00      	ldr	r2, [sp, #0]
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	9b01      	ldr	r3, [sp, #4]
 8007ec4:	2b0e      	cmp	r3, #14
 8007ec6:	f200 80ad 	bhi.w	8008024 <_dtoa_r+0x484>
 8007eca:	2d00      	cmp	r5, #0
 8007ecc:	f000 80aa 	beq.w	8008024 <_dtoa_r+0x484>
 8007ed0:	f1ba 0f00 	cmp.w	sl, #0
 8007ed4:	dd36      	ble.n	8007f44 <_dtoa_r+0x3a4>
 8007ed6:	4ac3      	ldr	r2, [pc, #780]	; (80081e4 <_dtoa_r+0x644>)
 8007ed8:	f00a 030f 	and.w	r3, sl, #15
 8007edc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ee0:	ed93 7b00 	vldr	d7, [r3]
 8007ee4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007ee8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007eec:	eeb0 8a47 	vmov.f32	s16, s14
 8007ef0:	eef0 8a67 	vmov.f32	s17, s15
 8007ef4:	d016      	beq.n	8007f24 <_dtoa_r+0x384>
 8007ef6:	4bbc      	ldr	r3, [pc, #752]	; (80081e8 <_dtoa_r+0x648>)
 8007ef8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007efc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f00:	f7f8 fcc4 	bl	800088c <__aeabi_ddiv>
 8007f04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f08:	f007 070f 	and.w	r7, r7, #15
 8007f0c:	2503      	movs	r5, #3
 8007f0e:	4eb6      	ldr	r6, [pc, #728]	; (80081e8 <_dtoa_r+0x648>)
 8007f10:	b957      	cbnz	r7, 8007f28 <_dtoa_r+0x388>
 8007f12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f16:	ec53 2b18 	vmov	r2, r3, d8
 8007f1a:	f7f8 fcb7 	bl	800088c <__aeabi_ddiv>
 8007f1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f22:	e029      	b.n	8007f78 <_dtoa_r+0x3d8>
 8007f24:	2502      	movs	r5, #2
 8007f26:	e7f2      	b.n	8007f0e <_dtoa_r+0x36e>
 8007f28:	07f9      	lsls	r1, r7, #31
 8007f2a:	d508      	bpl.n	8007f3e <_dtoa_r+0x39e>
 8007f2c:	ec51 0b18 	vmov	r0, r1, d8
 8007f30:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f34:	f7f8 fb80 	bl	8000638 <__aeabi_dmul>
 8007f38:	ec41 0b18 	vmov	d8, r0, r1
 8007f3c:	3501      	adds	r5, #1
 8007f3e:	107f      	asrs	r7, r7, #1
 8007f40:	3608      	adds	r6, #8
 8007f42:	e7e5      	b.n	8007f10 <_dtoa_r+0x370>
 8007f44:	f000 80a6 	beq.w	8008094 <_dtoa_r+0x4f4>
 8007f48:	f1ca 0600 	rsb	r6, sl, #0
 8007f4c:	4ba5      	ldr	r3, [pc, #660]	; (80081e4 <_dtoa_r+0x644>)
 8007f4e:	4fa6      	ldr	r7, [pc, #664]	; (80081e8 <_dtoa_r+0x648>)
 8007f50:	f006 020f 	and.w	r2, r6, #15
 8007f54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f60:	f7f8 fb6a 	bl	8000638 <__aeabi_dmul>
 8007f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f68:	1136      	asrs	r6, r6, #4
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	2502      	movs	r5, #2
 8007f6e:	2e00      	cmp	r6, #0
 8007f70:	f040 8085 	bne.w	800807e <_dtoa_r+0x4de>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1d2      	bne.n	8007f1e <_dtoa_r+0x37e>
 8007f78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f000 808c 	beq.w	8008098 <_dtoa_r+0x4f8>
 8007f80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f84:	4b99      	ldr	r3, [pc, #612]	; (80081ec <_dtoa_r+0x64c>)
 8007f86:	2200      	movs	r2, #0
 8007f88:	4630      	mov	r0, r6
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	f7f8 fdc6 	bl	8000b1c <__aeabi_dcmplt>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	f000 8081 	beq.w	8008098 <_dtoa_r+0x4f8>
 8007f96:	9b01      	ldr	r3, [sp, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d07d      	beq.n	8008098 <_dtoa_r+0x4f8>
 8007f9c:	f1b9 0f00 	cmp.w	r9, #0
 8007fa0:	dd3c      	ble.n	800801c <_dtoa_r+0x47c>
 8007fa2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007fa6:	9307      	str	r3, [sp, #28]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	4b91      	ldr	r3, [pc, #580]	; (80081f0 <_dtoa_r+0x650>)
 8007fac:	4630      	mov	r0, r6
 8007fae:	4639      	mov	r1, r7
 8007fb0:	f7f8 fb42 	bl	8000638 <__aeabi_dmul>
 8007fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fb8:	3501      	adds	r5, #1
 8007fba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007fbe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007fc2:	4628      	mov	r0, r5
 8007fc4:	f7f8 face 	bl	8000564 <__aeabi_i2d>
 8007fc8:	4632      	mov	r2, r6
 8007fca:	463b      	mov	r3, r7
 8007fcc:	f7f8 fb34 	bl	8000638 <__aeabi_dmul>
 8007fd0:	4b88      	ldr	r3, [pc, #544]	; (80081f4 <_dtoa_r+0x654>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f7f8 f97a 	bl	80002cc <__adddf3>
 8007fd8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fe0:	9303      	str	r3, [sp, #12]
 8007fe2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d15c      	bne.n	80080a2 <_dtoa_r+0x502>
 8007fe8:	4b83      	ldr	r3, [pc, #524]	; (80081f8 <_dtoa_r+0x658>)
 8007fea:	2200      	movs	r2, #0
 8007fec:	4630      	mov	r0, r6
 8007fee:	4639      	mov	r1, r7
 8007ff0:	f7f8 f96a 	bl	80002c8 <__aeabi_dsub>
 8007ff4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ff8:	4606      	mov	r6, r0
 8007ffa:	460f      	mov	r7, r1
 8007ffc:	f7f8 fdac 	bl	8000b58 <__aeabi_dcmpgt>
 8008000:	2800      	cmp	r0, #0
 8008002:	f040 8296 	bne.w	8008532 <_dtoa_r+0x992>
 8008006:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800800a:	4630      	mov	r0, r6
 800800c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008010:	4639      	mov	r1, r7
 8008012:	f7f8 fd83 	bl	8000b1c <__aeabi_dcmplt>
 8008016:	2800      	cmp	r0, #0
 8008018:	f040 8288 	bne.w	800852c <_dtoa_r+0x98c>
 800801c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008020:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008024:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008026:	2b00      	cmp	r3, #0
 8008028:	f2c0 8158 	blt.w	80082dc <_dtoa_r+0x73c>
 800802c:	f1ba 0f0e 	cmp.w	sl, #14
 8008030:	f300 8154 	bgt.w	80082dc <_dtoa_r+0x73c>
 8008034:	4b6b      	ldr	r3, [pc, #428]	; (80081e4 <_dtoa_r+0x644>)
 8008036:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800803a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800803e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008040:	2b00      	cmp	r3, #0
 8008042:	f280 80e3 	bge.w	800820c <_dtoa_r+0x66c>
 8008046:	9b01      	ldr	r3, [sp, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	f300 80df 	bgt.w	800820c <_dtoa_r+0x66c>
 800804e:	f040 826d 	bne.w	800852c <_dtoa_r+0x98c>
 8008052:	4b69      	ldr	r3, [pc, #420]	; (80081f8 <_dtoa_r+0x658>)
 8008054:	2200      	movs	r2, #0
 8008056:	4640      	mov	r0, r8
 8008058:	4649      	mov	r1, r9
 800805a:	f7f8 faed 	bl	8000638 <__aeabi_dmul>
 800805e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008062:	f7f8 fd6f 	bl	8000b44 <__aeabi_dcmpge>
 8008066:	9e01      	ldr	r6, [sp, #4]
 8008068:	4637      	mov	r7, r6
 800806a:	2800      	cmp	r0, #0
 800806c:	f040 8243 	bne.w	80084f6 <_dtoa_r+0x956>
 8008070:	9d00      	ldr	r5, [sp, #0]
 8008072:	2331      	movs	r3, #49	; 0x31
 8008074:	f805 3b01 	strb.w	r3, [r5], #1
 8008078:	f10a 0a01 	add.w	sl, sl, #1
 800807c:	e23f      	b.n	80084fe <_dtoa_r+0x95e>
 800807e:	07f2      	lsls	r2, r6, #31
 8008080:	d505      	bpl.n	800808e <_dtoa_r+0x4ee>
 8008082:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008086:	f7f8 fad7 	bl	8000638 <__aeabi_dmul>
 800808a:	3501      	adds	r5, #1
 800808c:	2301      	movs	r3, #1
 800808e:	1076      	asrs	r6, r6, #1
 8008090:	3708      	adds	r7, #8
 8008092:	e76c      	b.n	8007f6e <_dtoa_r+0x3ce>
 8008094:	2502      	movs	r5, #2
 8008096:	e76f      	b.n	8007f78 <_dtoa_r+0x3d8>
 8008098:	9b01      	ldr	r3, [sp, #4]
 800809a:	f8cd a01c 	str.w	sl, [sp, #28]
 800809e:	930c      	str	r3, [sp, #48]	; 0x30
 80080a0:	e78d      	b.n	8007fbe <_dtoa_r+0x41e>
 80080a2:	9900      	ldr	r1, [sp, #0]
 80080a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80080a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080a8:	4b4e      	ldr	r3, [pc, #312]	; (80081e4 <_dtoa_r+0x644>)
 80080aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80080ae:	4401      	add	r1, r0
 80080b0:	9102      	str	r1, [sp, #8]
 80080b2:	9908      	ldr	r1, [sp, #32]
 80080b4:	eeb0 8a47 	vmov.f32	s16, s14
 80080b8:	eef0 8a67 	vmov.f32	s17, s15
 80080bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80080c4:	2900      	cmp	r1, #0
 80080c6:	d045      	beq.n	8008154 <_dtoa_r+0x5b4>
 80080c8:	494c      	ldr	r1, [pc, #304]	; (80081fc <_dtoa_r+0x65c>)
 80080ca:	2000      	movs	r0, #0
 80080cc:	f7f8 fbde 	bl	800088c <__aeabi_ddiv>
 80080d0:	ec53 2b18 	vmov	r2, r3, d8
 80080d4:	f7f8 f8f8 	bl	80002c8 <__aeabi_dsub>
 80080d8:	9d00      	ldr	r5, [sp, #0]
 80080da:	ec41 0b18 	vmov	d8, r0, r1
 80080de:	4639      	mov	r1, r7
 80080e0:	4630      	mov	r0, r6
 80080e2:	f7f8 fd59 	bl	8000b98 <__aeabi_d2iz>
 80080e6:	900c      	str	r0, [sp, #48]	; 0x30
 80080e8:	f7f8 fa3c 	bl	8000564 <__aeabi_i2d>
 80080ec:	4602      	mov	r2, r0
 80080ee:	460b      	mov	r3, r1
 80080f0:	4630      	mov	r0, r6
 80080f2:	4639      	mov	r1, r7
 80080f4:	f7f8 f8e8 	bl	80002c8 <__aeabi_dsub>
 80080f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080fa:	3330      	adds	r3, #48	; 0x30
 80080fc:	f805 3b01 	strb.w	r3, [r5], #1
 8008100:	ec53 2b18 	vmov	r2, r3, d8
 8008104:	4606      	mov	r6, r0
 8008106:	460f      	mov	r7, r1
 8008108:	f7f8 fd08 	bl	8000b1c <__aeabi_dcmplt>
 800810c:	2800      	cmp	r0, #0
 800810e:	d165      	bne.n	80081dc <_dtoa_r+0x63c>
 8008110:	4632      	mov	r2, r6
 8008112:	463b      	mov	r3, r7
 8008114:	4935      	ldr	r1, [pc, #212]	; (80081ec <_dtoa_r+0x64c>)
 8008116:	2000      	movs	r0, #0
 8008118:	f7f8 f8d6 	bl	80002c8 <__aeabi_dsub>
 800811c:	ec53 2b18 	vmov	r2, r3, d8
 8008120:	f7f8 fcfc 	bl	8000b1c <__aeabi_dcmplt>
 8008124:	2800      	cmp	r0, #0
 8008126:	f040 80b9 	bne.w	800829c <_dtoa_r+0x6fc>
 800812a:	9b02      	ldr	r3, [sp, #8]
 800812c:	429d      	cmp	r5, r3
 800812e:	f43f af75 	beq.w	800801c <_dtoa_r+0x47c>
 8008132:	4b2f      	ldr	r3, [pc, #188]	; (80081f0 <_dtoa_r+0x650>)
 8008134:	ec51 0b18 	vmov	r0, r1, d8
 8008138:	2200      	movs	r2, #0
 800813a:	f7f8 fa7d 	bl	8000638 <__aeabi_dmul>
 800813e:	4b2c      	ldr	r3, [pc, #176]	; (80081f0 <_dtoa_r+0x650>)
 8008140:	ec41 0b18 	vmov	d8, r0, r1
 8008144:	2200      	movs	r2, #0
 8008146:	4630      	mov	r0, r6
 8008148:	4639      	mov	r1, r7
 800814a:	f7f8 fa75 	bl	8000638 <__aeabi_dmul>
 800814e:	4606      	mov	r6, r0
 8008150:	460f      	mov	r7, r1
 8008152:	e7c4      	b.n	80080de <_dtoa_r+0x53e>
 8008154:	ec51 0b17 	vmov	r0, r1, d7
 8008158:	f7f8 fa6e 	bl	8000638 <__aeabi_dmul>
 800815c:	9b02      	ldr	r3, [sp, #8]
 800815e:	9d00      	ldr	r5, [sp, #0]
 8008160:	930c      	str	r3, [sp, #48]	; 0x30
 8008162:	ec41 0b18 	vmov	d8, r0, r1
 8008166:	4639      	mov	r1, r7
 8008168:	4630      	mov	r0, r6
 800816a:	f7f8 fd15 	bl	8000b98 <__aeabi_d2iz>
 800816e:	9011      	str	r0, [sp, #68]	; 0x44
 8008170:	f7f8 f9f8 	bl	8000564 <__aeabi_i2d>
 8008174:	4602      	mov	r2, r0
 8008176:	460b      	mov	r3, r1
 8008178:	4630      	mov	r0, r6
 800817a:	4639      	mov	r1, r7
 800817c:	f7f8 f8a4 	bl	80002c8 <__aeabi_dsub>
 8008180:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008182:	3330      	adds	r3, #48	; 0x30
 8008184:	f805 3b01 	strb.w	r3, [r5], #1
 8008188:	9b02      	ldr	r3, [sp, #8]
 800818a:	429d      	cmp	r5, r3
 800818c:	4606      	mov	r6, r0
 800818e:	460f      	mov	r7, r1
 8008190:	f04f 0200 	mov.w	r2, #0
 8008194:	d134      	bne.n	8008200 <_dtoa_r+0x660>
 8008196:	4b19      	ldr	r3, [pc, #100]	; (80081fc <_dtoa_r+0x65c>)
 8008198:	ec51 0b18 	vmov	r0, r1, d8
 800819c:	f7f8 f896 	bl	80002cc <__adddf3>
 80081a0:	4602      	mov	r2, r0
 80081a2:	460b      	mov	r3, r1
 80081a4:	4630      	mov	r0, r6
 80081a6:	4639      	mov	r1, r7
 80081a8:	f7f8 fcd6 	bl	8000b58 <__aeabi_dcmpgt>
 80081ac:	2800      	cmp	r0, #0
 80081ae:	d175      	bne.n	800829c <_dtoa_r+0x6fc>
 80081b0:	ec53 2b18 	vmov	r2, r3, d8
 80081b4:	4911      	ldr	r1, [pc, #68]	; (80081fc <_dtoa_r+0x65c>)
 80081b6:	2000      	movs	r0, #0
 80081b8:	f7f8 f886 	bl	80002c8 <__aeabi_dsub>
 80081bc:	4602      	mov	r2, r0
 80081be:	460b      	mov	r3, r1
 80081c0:	4630      	mov	r0, r6
 80081c2:	4639      	mov	r1, r7
 80081c4:	f7f8 fcaa 	bl	8000b1c <__aeabi_dcmplt>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	f43f af27 	beq.w	800801c <_dtoa_r+0x47c>
 80081ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081d0:	1e6b      	subs	r3, r5, #1
 80081d2:	930c      	str	r3, [sp, #48]	; 0x30
 80081d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081d8:	2b30      	cmp	r3, #48	; 0x30
 80081da:	d0f8      	beq.n	80081ce <_dtoa_r+0x62e>
 80081dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80081e0:	e04a      	b.n	8008278 <_dtoa_r+0x6d8>
 80081e2:	bf00      	nop
 80081e4:	08009b60 	.word	0x08009b60
 80081e8:	08009b38 	.word	0x08009b38
 80081ec:	3ff00000 	.word	0x3ff00000
 80081f0:	40240000 	.word	0x40240000
 80081f4:	401c0000 	.word	0x401c0000
 80081f8:	40140000 	.word	0x40140000
 80081fc:	3fe00000 	.word	0x3fe00000
 8008200:	4baf      	ldr	r3, [pc, #700]	; (80084c0 <_dtoa_r+0x920>)
 8008202:	f7f8 fa19 	bl	8000638 <__aeabi_dmul>
 8008206:	4606      	mov	r6, r0
 8008208:	460f      	mov	r7, r1
 800820a:	e7ac      	b.n	8008166 <_dtoa_r+0x5c6>
 800820c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008210:	9d00      	ldr	r5, [sp, #0]
 8008212:	4642      	mov	r2, r8
 8008214:	464b      	mov	r3, r9
 8008216:	4630      	mov	r0, r6
 8008218:	4639      	mov	r1, r7
 800821a:	f7f8 fb37 	bl	800088c <__aeabi_ddiv>
 800821e:	f7f8 fcbb 	bl	8000b98 <__aeabi_d2iz>
 8008222:	9002      	str	r0, [sp, #8]
 8008224:	f7f8 f99e 	bl	8000564 <__aeabi_i2d>
 8008228:	4642      	mov	r2, r8
 800822a:	464b      	mov	r3, r9
 800822c:	f7f8 fa04 	bl	8000638 <__aeabi_dmul>
 8008230:	4602      	mov	r2, r0
 8008232:	460b      	mov	r3, r1
 8008234:	4630      	mov	r0, r6
 8008236:	4639      	mov	r1, r7
 8008238:	f7f8 f846 	bl	80002c8 <__aeabi_dsub>
 800823c:	9e02      	ldr	r6, [sp, #8]
 800823e:	9f01      	ldr	r7, [sp, #4]
 8008240:	3630      	adds	r6, #48	; 0x30
 8008242:	f805 6b01 	strb.w	r6, [r5], #1
 8008246:	9e00      	ldr	r6, [sp, #0]
 8008248:	1bae      	subs	r6, r5, r6
 800824a:	42b7      	cmp	r7, r6
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	d137      	bne.n	80082c2 <_dtoa_r+0x722>
 8008252:	f7f8 f83b 	bl	80002cc <__adddf3>
 8008256:	4642      	mov	r2, r8
 8008258:	464b      	mov	r3, r9
 800825a:	4606      	mov	r6, r0
 800825c:	460f      	mov	r7, r1
 800825e:	f7f8 fc7b 	bl	8000b58 <__aeabi_dcmpgt>
 8008262:	b9c8      	cbnz	r0, 8008298 <_dtoa_r+0x6f8>
 8008264:	4642      	mov	r2, r8
 8008266:	464b      	mov	r3, r9
 8008268:	4630      	mov	r0, r6
 800826a:	4639      	mov	r1, r7
 800826c:	f7f8 fc4c 	bl	8000b08 <__aeabi_dcmpeq>
 8008270:	b110      	cbz	r0, 8008278 <_dtoa_r+0x6d8>
 8008272:	9b02      	ldr	r3, [sp, #8]
 8008274:	07d9      	lsls	r1, r3, #31
 8008276:	d40f      	bmi.n	8008298 <_dtoa_r+0x6f8>
 8008278:	4620      	mov	r0, r4
 800827a:	4659      	mov	r1, fp
 800827c:	f000 fada 	bl	8008834 <_Bfree>
 8008280:	2300      	movs	r3, #0
 8008282:	702b      	strb	r3, [r5, #0]
 8008284:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008286:	f10a 0001 	add.w	r0, sl, #1
 800828a:	6018      	str	r0, [r3, #0]
 800828c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800828e:	2b00      	cmp	r3, #0
 8008290:	f43f acd8 	beq.w	8007c44 <_dtoa_r+0xa4>
 8008294:	601d      	str	r5, [r3, #0]
 8008296:	e4d5      	b.n	8007c44 <_dtoa_r+0xa4>
 8008298:	f8cd a01c 	str.w	sl, [sp, #28]
 800829c:	462b      	mov	r3, r5
 800829e:	461d      	mov	r5, r3
 80082a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082a4:	2a39      	cmp	r2, #57	; 0x39
 80082a6:	d108      	bne.n	80082ba <_dtoa_r+0x71a>
 80082a8:	9a00      	ldr	r2, [sp, #0]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d1f7      	bne.n	800829e <_dtoa_r+0x6fe>
 80082ae:	9a07      	ldr	r2, [sp, #28]
 80082b0:	9900      	ldr	r1, [sp, #0]
 80082b2:	3201      	adds	r2, #1
 80082b4:	9207      	str	r2, [sp, #28]
 80082b6:	2230      	movs	r2, #48	; 0x30
 80082b8:	700a      	strb	r2, [r1, #0]
 80082ba:	781a      	ldrb	r2, [r3, #0]
 80082bc:	3201      	adds	r2, #1
 80082be:	701a      	strb	r2, [r3, #0]
 80082c0:	e78c      	b.n	80081dc <_dtoa_r+0x63c>
 80082c2:	4b7f      	ldr	r3, [pc, #508]	; (80084c0 <_dtoa_r+0x920>)
 80082c4:	2200      	movs	r2, #0
 80082c6:	f7f8 f9b7 	bl	8000638 <__aeabi_dmul>
 80082ca:	2200      	movs	r2, #0
 80082cc:	2300      	movs	r3, #0
 80082ce:	4606      	mov	r6, r0
 80082d0:	460f      	mov	r7, r1
 80082d2:	f7f8 fc19 	bl	8000b08 <__aeabi_dcmpeq>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	d09b      	beq.n	8008212 <_dtoa_r+0x672>
 80082da:	e7cd      	b.n	8008278 <_dtoa_r+0x6d8>
 80082dc:	9a08      	ldr	r2, [sp, #32]
 80082de:	2a00      	cmp	r2, #0
 80082e0:	f000 80c4 	beq.w	800846c <_dtoa_r+0x8cc>
 80082e4:	9a05      	ldr	r2, [sp, #20]
 80082e6:	2a01      	cmp	r2, #1
 80082e8:	f300 80a8 	bgt.w	800843c <_dtoa_r+0x89c>
 80082ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80082ee:	2a00      	cmp	r2, #0
 80082f0:	f000 80a0 	beq.w	8008434 <_dtoa_r+0x894>
 80082f4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082f8:	9e06      	ldr	r6, [sp, #24]
 80082fa:	4645      	mov	r5, r8
 80082fc:	9a04      	ldr	r2, [sp, #16]
 80082fe:	2101      	movs	r1, #1
 8008300:	441a      	add	r2, r3
 8008302:	4620      	mov	r0, r4
 8008304:	4498      	add	r8, r3
 8008306:	9204      	str	r2, [sp, #16]
 8008308:	f000 fb50 	bl	80089ac <__i2b>
 800830c:	4607      	mov	r7, r0
 800830e:	2d00      	cmp	r5, #0
 8008310:	dd0b      	ble.n	800832a <_dtoa_r+0x78a>
 8008312:	9b04      	ldr	r3, [sp, #16]
 8008314:	2b00      	cmp	r3, #0
 8008316:	dd08      	ble.n	800832a <_dtoa_r+0x78a>
 8008318:	42ab      	cmp	r3, r5
 800831a:	9a04      	ldr	r2, [sp, #16]
 800831c:	bfa8      	it	ge
 800831e:	462b      	movge	r3, r5
 8008320:	eba8 0803 	sub.w	r8, r8, r3
 8008324:	1aed      	subs	r5, r5, r3
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	9304      	str	r3, [sp, #16]
 800832a:	9b06      	ldr	r3, [sp, #24]
 800832c:	b1fb      	cbz	r3, 800836e <_dtoa_r+0x7ce>
 800832e:	9b08      	ldr	r3, [sp, #32]
 8008330:	2b00      	cmp	r3, #0
 8008332:	f000 809f 	beq.w	8008474 <_dtoa_r+0x8d4>
 8008336:	2e00      	cmp	r6, #0
 8008338:	dd11      	ble.n	800835e <_dtoa_r+0x7be>
 800833a:	4639      	mov	r1, r7
 800833c:	4632      	mov	r2, r6
 800833e:	4620      	mov	r0, r4
 8008340:	f000 fbf0 	bl	8008b24 <__pow5mult>
 8008344:	465a      	mov	r2, fp
 8008346:	4601      	mov	r1, r0
 8008348:	4607      	mov	r7, r0
 800834a:	4620      	mov	r0, r4
 800834c:	f000 fb44 	bl	80089d8 <__multiply>
 8008350:	4659      	mov	r1, fp
 8008352:	9007      	str	r0, [sp, #28]
 8008354:	4620      	mov	r0, r4
 8008356:	f000 fa6d 	bl	8008834 <_Bfree>
 800835a:	9b07      	ldr	r3, [sp, #28]
 800835c:	469b      	mov	fp, r3
 800835e:	9b06      	ldr	r3, [sp, #24]
 8008360:	1b9a      	subs	r2, r3, r6
 8008362:	d004      	beq.n	800836e <_dtoa_r+0x7ce>
 8008364:	4659      	mov	r1, fp
 8008366:	4620      	mov	r0, r4
 8008368:	f000 fbdc 	bl	8008b24 <__pow5mult>
 800836c:	4683      	mov	fp, r0
 800836e:	2101      	movs	r1, #1
 8008370:	4620      	mov	r0, r4
 8008372:	f000 fb1b 	bl	80089ac <__i2b>
 8008376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008378:	2b00      	cmp	r3, #0
 800837a:	4606      	mov	r6, r0
 800837c:	dd7c      	ble.n	8008478 <_dtoa_r+0x8d8>
 800837e:	461a      	mov	r2, r3
 8008380:	4601      	mov	r1, r0
 8008382:	4620      	mov	r0, r4
 8008384:	f000 fbce 	bl	8008b24 <__pow5mult>
 8008388:	9b05      	ldr	r3, [sp, #20]
 800838a:	2b01      	cmp	r3, #1
 800838c:	4606      	mov	r6, r0
 800838e:	dd76      	ble.n	800847e <_dtoa_r+0x8de>
 8008390:	2300      	movs	r3, #0
 8008392:	9306      	str	r3, [sp, #24]
 8008394:	6933      	ldr	r3, [r6, #16]
 8008396:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800839a:	6918      	ldr	r0, [r3, #16]
 800839c:	f000 fab6 	bl	800890c <__hi0bits>
 80083a0:	f1c0 0020 	rsb	r0, r0, #32
 80083a4:	9b04      	ldr	r3, [sp, #16]
 80083a6:	4418      	add	r0, r3
 80083a8:	f010 001f 	ands.w	r0, r0, #31
 80083ac:	f000 8086 	beq.w	80084bc <_dtoa_r+0x91c>
 80083b0:	f1c0 0320 	rsb	r3, r0, #32
 80083b4:	2b04      	cmp	r3, #4
 80083b6:	dd7f      	ble.n	80084b8 <_dtoa_r+0x918>
 80083b8:	f1c0 001c 	rsb	r0, r0, #28
 80083bc:	9b04      	ldr	r3, [sp, #16]
 80083be:	4403      	add	r3, r0
 80083c0:	4480      	add	r8, r0
 80083c2:	4405      	add	r5, r0
 80083c4:	9304      	str	r3, [sp, #16]
 80083c6:	f1b8 0f00 	cmp.w	r8, #0
 80083ca:	dd05      	ble.n	80083d8 <_dtoa_r+0x838>
 80083cc:	4659      	mov	r1, fp
 80083ce:	4642      	mov	r2, r8
 80083d0:	4620      	mov	r0, r4
 80083d2:	f000 fc01 	bl	8008bd8 <__lshift>
 80083d6:	4683      	mov	fp, r0
 80083d8:	9b04      	ldr	r3, [sp, #16]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	dd05      	ble.n	80083ea <_dtoa_r+0x84a>
 80083de:	4631      	mov	r1, r6
 80083e0:	461a      	mov	r2, r3
 80083e2:	4620      	mov	r0, r4
 80083e4:	f000 fbf8 	bl	8008bd8 <__lshift>
 80083e8:	4606      	mov	r6, r0
 80083ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d069      	beq.n	80084c4 <_dtoa_r+0x924>
 80083f0:	4631      	mov	r1, r6
 80083f2:	4658      	mov	r0, fp
 80083f4:	f000 fc5c 	bl	8008cb0 <__mcmp>
 80083f8:	2800      	cmp	r0, #0
 80083fa:	da63      	bge.n	80084c4 <_dtoa_r+0x924>
 80083fc:	2300      	movs	r3, #0
 80083fe:	4659      	mov	r1, fp
 8008400:	220a      	movs	r2, #10
 8008402:	4620      	mov	r0, r4
 8008404:	f000 fa38 	bl	8008878 <__multadd>
 8008408:	9b08      	ldr	r3, [sp, #32]
 800840a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800840e:	4683      	mov	fp, r0
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 818f 	beq.w	8008734 <_dtoa_r+0xb94>
 8008416:	4639      	mov	r1, r7
 8008418:	2300      	movs	r3, #0
 800841a:	220a      	movs	r2, #10
 800841c:	4620      	mov	r0, r4
 800841e:	f000 fa2b 	bl	8008878 <__multadd>
 8008422:	f1b9 0f00 	cmp.w	r9, #0
 8008426:	4607      	mov	r7, r0
 8008428:	f300 808e 	bgt.w	8008548 <_dtoa_r+0x9a8>
 800842c:	9b05      	ldr	r3, [sp, #20]
 800842e:	2b02      	cmp	r3, #2
 8008430:	dc50      	bgt.n	80084d4 <_dtoa_r+0x934>
 8008432:	e089      	b.n	8008548 <_dtoa_r+0x9a8>
 8008434:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008436:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800843a:	e75d      	b.n	80082f8 <_dtoa_r+0x758>
 800843c:	9b01      	ldr	r3, [sp, #4]
 800843e:	1e5e      	subs	r6, r3, #1
 8008440:	9b06      	ldr	r3, [sp, #24]
 8008442:	42b3      	cmp	r3, r6
 8008444:	bfbf      	itttt	lt
 8008446:	9b06      	ldrlt	r3, [sp, #24]
 8008448:	9606      	strlt	r6, [sp, #24]
 800844a:	1af2      	sublt	r2, r6, r3
 800844c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800844e:	bfb6      	itet	lt
 8008450:	189b      	addlt	r3, r3, r2
 8008452:	1b9e      	subge	r6, r3, r6
 8008454:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008456:	9b01      	ldr	r3, [sp, #4]
 8008458:	bfb8      	it	lt
 800845a:	2600      	movlt	r6, #0
 800845c:	2b00      	cmp	r3, #0
 800845e:	bfb5      	itete	lt
 8008460:	eba8 0503 	sublt.w	r5, r8, r3
 8008464:	9b01      	ldrge	r3, [sp, #4]
 8008466:	2300      	movlt	r3, #0
 8008468:	4645      	movge	r5, r8
 800846a:	e747      	b.n	80082fc <_dtoa_r+0x75c>
 800846c:	9e06      	ldr	r6, [sp, #24]
 800846e:	9f08      	ldr	r7, [sp, #32]
 8008470:	4645      	mov	r5, r8
 8008472:	e74c      	b.n	800830e <_dtoa_r+0x76e>
 8008474:	9a06      	ldr	r2, [sp, #24]
 8008476:	e775      	b.n	8008364 <_dtoa_r+0x7c4>
 8008478:	9b05      	ldr	r3, [sp, #20]
 800847a:	2b01      	cmp	r3, #1
 800847c:	dc18      	bgt.n	80084b0 <_dtoa_r+0x910>
 800847e:	9b02      	ldr	r3, [sp, #8]
 8008480:	b9b3      	cbnz	r3, 80084b0 <_dtoa_r+0x910>
 8008482:	9b03      	ldr	r3, [sp, #12]
 8008484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008488:	b9a3      	cbnz	r3, 80084b4 <_dtoa_r+0x914>
 800848a:	9b03      	ldr	r3, [sp, #12]
 800848c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008490:	0d1b      	lsrs	r3, r3, #20
 8008492:	051b      	lsls	r3, r3, #20
 8008494:	b12b      	cbz	r3, 80084a2 <_dtoa_r+0x902>
 8008496:	9b04      	ldr	r3, [sp, #16]
 8008498:	3301      	adds	r3, #1
 800849a:	9304      	str	r3, [sp, #16]
 800849c:	f108 0801 	add.w	r8, r8, #1
 80084a0:	2301      	movs	r3, #1
 80084a2:	9306      	str	r3, [sp, #24]
 80084a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f47f af74 	bne.w	8008394 <_dtoa_r+0x7f4>
 80084ac:	2001      	movs	r0, #1
 80084ae:	e779      	b.n	80083a4 <_dtoa_r+0x804>
 80084b0:	2300      	movs	r3, #0
 80084b2:	e7f6      	b.n	80084a2 <_dtoa_r+0x902>
 80084b4:	9b02      	ldr	r3, [sp, #8]
 80084b6:	e7f4      	b.n	80084a2 <_dtoa_r+0x902>
 80084b8:	d085      	beq.n	80083c6 <_dtoa_r+0x826>
 80084ba:	4618      	mov	r0, r3
 80084bc:	301c      	adds	r0, #28
 80084be:	e77d      	b.n	80083bc <_dtoa_r+0x81c>
 80084c0:	40240000 	.word	0x40240000
 80084c4:	9b01      	ldr	r3, [sp, #4]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	dc38      	bgt.n	800853c <_dtoa_r+0x99c>
 80084ca:	9b05      	ldr	r3, [sp, #20]
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	dd35      	ble.n	800853c <_dtoa_r+0x99c>
 80084d0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80084d4:	f1b9 0f00 	cmp.w	r9, #0
 80084d8:	d10d      	bne.n	80084f6 <_dtoa_r+0x956>
 80084da:	4631      	mov	r1, r6
 80084dc:	464b      	mov	r3, r9
 80084de:	2205      	movs	r2, #5
 80084e0:	4620      	mov	r0, r4
 80084e2:	f000 f9c9 	bl	8008878 <__multadd>
 80084e6:	4601      	mov	r1, r0
 80084e8:	4606      	mov	r6, r0
 80084ea:	4658      	mov	r0, fp
 80084ec:	f000 fbe0 	bl	8008cb0 <__mcmp>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	f73f adbd 	bgt.w	8008070 <_dtoa_r+0x4d0>
 80084f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f8:	9d00      	ldr	r5, [sp, #0]
 80084fa:	ea6f 0a03 	mvn.w	sl, r3
 80084fe:	f04f 0800 	mov.w	r8, #0
 8008502:	4631      	mov	r1, r6
 8008504:	4620      	mov	r0, r4
 8008506:	f000 f995 	bl	8008834 <_Bfree>
 800850a:	2f00      	cmp	r7, #0
 800850c:	f43f aeb4 	beq.w	8008278 <_dtoa_r+0x6d8>
 8008510:	f1b8 0f00 	cmp.w	r8, #0
 8008514:	d005      	beq.n	8008522 <_dtoa_r+0x982>
 8008516:	45b8      	cmp	r8, r7
 8008518:	d003      	beq.n	8008522 <_dtoa_r+0x982>
 800851a:	4641      	mov	r1, r8
 800851c:	4620      	mov	r0, r4
 800851e:	f000 f989 	bl	8008834 <_Bfree>
 8008522:	4639      	mov	r1, r7
 8008524:	4620      	mov	r0, r4
 8008526:	f000 f985 	bl	8008834 <_Bfree>
 800852a:	e6a5      	b.n	8008278 <_dtoa_r+0x6d8>
 800852c:	2600      	movs	r6, #0
 800852e:	4637      	mov	r7, r6
 8008530:	e7e1      	b.n	80084f6 <_dtoa_r+0x956>
 8008532:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008534:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008538:	4637      	mov	r7, r6
 800853a:	e599      	b.n	8008070 <_dtoa_r+0x4d0>
 800853c:	9b08      	ldr	r3, [sp, #32]
 800853e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008542:	2b00      	cmp	r3, #0
 8008544:	f000 80fd 	beq.w	8008742 <_dtoa_r+0xba2>
 8008548:	2d00      	cmp	r5, #0
 800854a:	dd05      	ble.n	8008558 <_dtoa_r+0x9b8>
 800854c:	4639      	mov	r1, r7
 800854e:	462a      	mov	r2, r5
 8008550:	4620      	mov	r0, r4
 8008552:	f000 fb41 	bl	8008bd8 <__lshift>
 8008556:	4607      	mov	r7, r0
 8008558:	9b06      	ldr	r3, [sp, #24]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d05c      	beq.n	8008618 <_dtoa_r+0xa78>
 800855e:	6879      	ldr	r1, [r7, #4]
 8008560:	4620      	mov	r0, r4
 8008562:	f000 f927 	bl	80087b4 <_Balloc>
 8008566:	4605      	mov	r5, r0
 8008568:	b928      	cbnz	r0, 8008576 <_dtoa_r+0x9d6>
 800856a:	4b80      	ldr	r3, [pc, #512]	; (800876c <_dtoa_r+0xbcc>)
 800856c:	4602      	mov	r2, r0
 800856e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008572:	f7ff bb2e 	b.w	8007bd2 <_dtoa_r+0x32>
 8008576:	693a      	ldr	r2, [r7, #16]
 8008578:	3202      	adds	r2, #2
 800857a:	0092      	lsls	r2, r2, #2
 800857c:	f107 010c 	add.w	r1, r7, #12
 8008580:	300c      	adds	r0, #12
 8008582:	f000 f8fd 	bl	8008780 <memcpy>
 8008586:	2201      	movs	r2, #1
 8008588:	4629      	mov	r1, r5
 800858a:	4620      	mov	r0, r4
 800858c:	f000 fb24 	bl	8008bd8 <__lshift>
 8008590:	9b00      	ldr	r3, [sp, #0]
 8008592:	3301      	adds	r3, #1
 8008594:	9301      	str	r3, [sp, #4]
 8008596:	9b00      	ldr	r3, [sp, #0]
 8008598:	444b      	add	r3, r9
 800859a:	9307      	str	r3, [sp, #28]
 800859c:	9b02      	ldr	r3, [sp, #8]
 800859e:	f003 0301 	and.w	r3, r3, #1
 80085a2:	46b8      	mov	r8, r7
 80085a4:	9306      	str	r3, [sp, #24]
 80085a6:	4607      	mov	r7, r0
 80085a8:	9b01      	ldr	r3, [sp, #4]
 80085aa:	4631      	mov	r1, r6
 80085ac:	3b01      	subs	r3, #1
 80085ae:	4658      	mov	r0, fp
 80085b0:	9302      	str	r3, [sp, #8]
 80085b2:	f7ff fa67 	bl	8007a84 <quorem>
 80085b6:	4603      	mov	r3, r0
 80085b8:	3330      	adds	r3, #48	; 0x30
 80085ba:	9004      	str	r0, [sp, #16]
 80085bc:	4641      	mov	r1, r8
 80085be:	4658      	mov	r0, fp
 80085c0:	9308      	str	r3, [sp, #32]
 80085c2:	f000 fb75 	bl	8008cb0 <__mcmp>
 80085c6:	463a      	mov	r2, r7
 80085c8:	4681      	mov	r9, r0
 80085ca:	4631      	mov	r1, r6
 80085cc:	4620      	mov	r0, r4
 80085ce:	f000 fb8b 	bl	8008ce8 <__mdiff>
 80085d2:	68c2      	ldr	r2, [r0, #12]
 80085d4:	9b08      	ldr	r3, [sp, #32]
 80085d6:	4605      	mov	r5, r0
 80085d8:	bb02      	cbnz	r2, 800861c <_dtoa_r+0xa7c>
 80085da:	4601      	mov	r1, r0
 80085dc:	4658      	mov	r0, fp
 80085de:	f000 fb67 	bl	8008cb0 <__mcmp>
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	4602      	mov	r2, r0
 80085e6:	4629      	mov	r1, r5
 80085e8:	4620      	mov	r0, r4
 80085ea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80085ee:	f000 f921 	bl	8008834 <_Bfree>
 80085f2:	9b05      	ldr	r3, [sp, #20]
 80085f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085f6:	9d01      	ldr	r5, [sp, #4]
 80085f8:	ea43 0102 	orr.w	r1, r3, r2
 80085fc:	9b06      	ldr	r3, [sp, #24]
 80085fe:	430b      	orrs	r3, r1
 8008600:	9b08      	ldr	r3, [sp, #32]
 8008602:	d10d      	bne.n	8008620 <_dtoa_r+0xa80>
 8008604:	2b39      	cmp	r3, #57	; 0x39
 8008606:	d029      	beq.n	800865c <_dtoa_r+0xabc>
 8008608:	f1b9 0f00 	cmp.w	r9, #0
 800860c:	dd01      	ble.n	8008612 <_dtoa_r+0xa72>
 800860e:	9b04      	ldr	r3, [sp, #16]
 8008610:	3331      	adds	r3, #49	; 0x31
 8008612:	9a02      	ldr	r2, [sp, #8]
 8008614:	7013      	strb	r3, [r2, #0]
 8008616:	e774      	b.n	8008502 <_dtoa_r+0x962>
 8008618:	4638      	mov	r0, r7
 800861a:	e7b9      	b.n	8008590 <_dtoa_r+0x9f0>
 800861c:	2201      	movs	r2, #1
 800861e:	e7e2      	b.n	80085e6 <_dtoa_r+0xa46>
 8008620:	f1b9 0f00 	cmp.w	r9, #0
 8008624:	db06      	blt.n	8008634 <_dtoa_r+0xa94>
 8008626:	9905      	ldr	r1, [sp, #20]
 8008628:	ea41 0909 	orr.w	r9, r1, r9
 800862c:	9906      	ldr	r1, [sp, #24]
 800862e:	ea59 0101 	orrs.w	r1, r9, r1
 8008632:	d120      	bne.n	8008676 <_dtoa_r+0xad6>
 8008634:	2a00      	cmp	r2, #0
 8008636:	ddec      	ble.n	8008612 <_dtoa_r+0xa72>
 8008638:	4659      	mov	r1, fp
 800863a:	2201      	movs	r2, #1
 800863c:	4620      	mov	r0, r4
 800863e:	9301      	str	r3, [sp, #4]
 8008640:	f000 faca 	bl	8008bd8 <__lshift>
 8008644:	4631      	mov	r1, r6
 8008646:	4683      	mov	fp, r0
 8008648:	f000 fb32 	bl	8008cb0 <__mcmp>
 800864c:	2800      	cmp	r0, #0
 800864e:	9b01      	ldr	r3, [sp, #4]
 8008650:	dc02      	bgt.n	8008658 <_dtoa_r+0xab8>
 8008652:	d1de      	bne.n	8008612 <_dtoa_r+0xa72>
 8008654:	07da      	lsls	r2, r3, #31
 8008656:	d5dc      	bpl.n	8008612 <_dtoa_r+0xa72>
 8008658:	2b39      	cmp	r3, #57	; 0x39
 800865a:	d1d8      	bne.n	800860e <_dtoa_r+0xa6e>
 800865c:	9a02      	ldr	r2, [sp, #8]
 800865e:	2339      	movs	r3, #57	; 0x39
 8008660:	7013      	strb	r3, [r2, #0]
 8008662:	462b      	mov	r3, r5
 8008664:	461d      	mov	r5, r3
 8008666:	3b01      	subs	r3, #1
 8008668:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800866c:	2a39      	cmp	r2, #57	; 0x39
 800866e:	d050      	beq.n	8008712 <_dtoa_r+0xb72>
 8008670:	3201      	adds	r2, #1
 8008672:	701a      	strb	r2, [r3, #0]
 8008674:	e745      	b.n	8008502 <_dtoa_r+0x962>
 8008676:	2a00      	cmp	r2, #0
 8008678:	dd03      	ble.n	8008682 <_dtoa_r+0xae2>
 800867a:	2b39      	cmp	r3, #57	; 0x39
 800867c:	d0ee      	beq.n	800865c <_dtoa_r+0xabc>
 800867e:	3301      	adds	r3, #1
 8008680:	e7c7      	b.n	8008612 <_dtoa_r+0xa72>
 8008682:	9a01      	ldr	r2, [sp, #4]
 8008684:	9907      	ldr	r1, [sp, #28]
 8008686:	f802 3c01 	strb.w	r3, [r2, #-1]
 800868a:	428a      	cmp	r2, r1
 800868c:	d02a      	beq.n	80086e4 <_dtoa_r+0xb44>
 800868e:	4659      	mov	r1, fp
 8008690:	2300      	movs	r3, #0
 8008692:	220a      	movs	r2, #10
 8008694:	4620      	mov	r0, r4
 8008696:	f000 f8ef 	bl	8008878 <__multadd>
 800869a:	45b8      	cmp	r8, r7
 800869c:	4683      	mov	fp, r0
 800869e:	f04f 0300 	mov.w	r3, #0
 80086a2:	f04f 020a 	mov.w	r2, #10
 80086a6:	4641      	mov	r1, r8
 80086a8:	4620      	mov	r0, r4
 80086aa:	d107      	bne.n	80086bc <_dtoa_r+0xb1c>
 80086ac:	f000 f8e4 	bl	8008878 <__multadd>
 80086b0:	4680      	mov	r8, r0
 80086b2:	4607      	mov	r7, r0
 80086b4:	9b01      	ldr	r3, [sp, #4]
 80086b6:	3301      	adds	r3, #1
 80086b8:	9301      	str	r3, [sp, #4]
 80086ba:	e775      	b.n	80085a8 <_dtoa_r+0xa08>
 80086bc:	f000 f8dc 	bl	8008878 <__multadd>
 80086c0:	4639      	mov	r1, r7
 80086c2:	4680      	mov	r8, r0
 80086c4:	2300      	movs	r3, #0
 80086c6:	220a      	movs	r2, #10
 80086c8:	4620      	mov	r0, r4
 80086ca:	f000 f8d5 	bl	8008878 <__multadd>
 80086ce:	4607      	mov	r7, r0
 80086d0:	e7f0      	b.n	80086b4 <_dtoa_r+0xb14>
 80086d2:	f1b9 0f00 	cmp.w	r9, #0
 80086d6:	9a00      	ldr	r2, [sp, #0]
 80086d8:	bfcc      	ite	gt
 80086da:	464d      	movgt	r5, r9
 80086dc:	2501      	movle	r5, #1
 80086de:	4415      	add	r5, r2
 80086e0:	f04f 0800 	mov.w	r8, #0
 80086e4:	4659      	mov	r1, fp
 80086e6:	2201      	movs	r2, #1
 80086e8:	4620      	mov	r0, r4
 80086ea:	9301      	str	r3, [sp, #4]
 80086ec:	f000 fa74 	bl	8008bd8 <__lshift>
 80086f0:	4631      	mov	r1, r6
 80086f2:	4683      	mov	fp, r0
 80086f4:	f000 fadc 	bl	8008cb0 <__mcmp>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	dcb2      	bgt.n	8008662 <_dtoa_r+0xac2>
 80086fc:	d102      	bne.n	8008704 <_dtoa_r+0xb64>
 80086fe:	9b01      	ldr	r3, [sp, #4]
 8008700:	07db      	lsls	r3, r3, #31
 8008702:	d4ae      	bmi.n	8008662 <_dtoa_r+0xac2>
 8008704:	462b      	mov	r3, r5
 8008706:	461d      	mov	r5, r3
 8008708:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800870c:	2a30      	cmp	r2, #48	; 0x30
 800870e:	d0fa      	beq.n	8008706 <_dtoa_r+0xb66>
 8008710:	e6f7      	b.n	8008502 <_dtoa_r+0x962>
 8008712:	9a00      	ldr	r2, [sp, #0]
 8008714:	429a      	cmp	r2, r3
 8008716:	d1a5      	bne.n	8008664 <_dtoa_r+0xac4>
 8008718:	f10a 0a01 	add.w	sl, sl, #1
 800871c:	2331      	movs	r3, #49	; 0x31
 800871e:	e779      	b.n	8008614 <_dtoa_r+0xa74>
 8008720:	4b13      	ldr	r3, [pc, #76]	; (8008770 <_dtoa_r+0xbd0>)
 8008722:	f7ff baaf 	b.w	8007c84 <_dtoa_r+0xe4>
 8008726:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008728:	2b00      	cmp	r3, #0
 800872a:	f47f aa86 	bne.w	8007c3a <_dtoa_r+0x9a>
 800872e:	4b11      	ldr	r3, [pc, #68]	; (8008774 <_dtoa_r+0xbd4>)
 8008730:	f7ff baa8 	b.w	8007c84 <_dtoa_r+0xe4>
 8008734:	f1b9 0f00 	cmp.w	r9, #0
 8008738:	dc03      	bgt.n	8008742 <_dtoa_r+0xba2>
 800873a:	9b05      	ldr	r3, [sp, #20]
 800873c:	2b02      	cmp	r3, #2
 800873e:	f73f aec9 	bgt.w	80084d4 <_dtoa_r+0x934>
 8008742:	9d00      	ldr	r5, [sp, #0]
 8008744:	4631      	mov	r1, r6
 8008746:	4658      	mov	r0, fp
 8008748:	f7ff f99c 	bl	8007a84 <quorem>
 800874c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008750:	f805 3b01 	strb.w	r3, [r5], #1
 8008754:	9a00      	ldr	r2, [sp, #0]
 8008756:	1aaa      	subs	r2, r5, r2
 8008758:	4591      	cmp	r9, r2
 800875a:	ddba      	ble.n	80086d2 <_dtoa_r+0xb32>
 800875c:	4659      	mov	r1, fp
 800875e:	2300      	movs	r3, #0
 8008760:	220a      	movs	r2, #10
 8008762:	4620      	mov	r0, r4
 8008764:	f000 f888 	bl	8008878 <__multadd>
 8008768:	4683      	mov	fp, r0
 800876a:	e7eb      	b.n	8008744 <_dtoa_r+0xba4>
 800876c:	08009ac3 	.word	0x08009ac3
 8008770:	08009a1c 	.word	0x08009a1c
 8008774:	08009a40 	.word	0x08009a40

08008778 <_localeconv_r>:
 8008778:	4800      	ldr	r0, [pc, #0]	; (800877c <_localeconv_r+0x4>)
 800877a:	4770      	bx	lr
 800877c:	20000160 	.word	0x20000160

08008780 <memcpy>:
 8008780:	440a      	add	r2, r1
 8008782:	4291      	cmp	r1, r2
 8008784:	f100 33ff 	add.w	r3, r0, #4294967295
 8008788:	d100      	bne.n	800878c <memcpy+0xc>
 800878a:	4770      	bx	lr
 800878c:	b510      	push	{r4, lr}
 800878e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008792:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008796:	4291      	cmp	r1, r2
 8008798:	d1f9      	bne.n	800878e <memcpy+0xe>
 800879a:	bd10      	pop	{r4, pc}

0800879c <__malloc_lock>:
 800879c:	4801      	ldr	r0, [pc, #4]	; (80087a4 <__malloc_lock+0x8>)
 800879e:	f7fa bd46 	b.w	800322e <__retarget_lock_acquire_recursive>
 80087a2:	bf00      	nop
 80087a4:	20000204 	.word	0x20000204

080087a8 <__malloc_unlock>:
 80087a8:	4801      	ldr	r0, [pc, #4]	; (80087b0 <__malloc_unlock+0x8>)
 80087aa:	f7fa bd54 	b.w	8003256 <__retarget_lock_release_recursive>
 80087ae:	bf00      	nop
 80087b0:	20000204 	.word	0x20000204

080087b4 <_Balloc>:
 80087b4:	b570      	push	{r4, r5, r6, lr}
 80087b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80087b8:	4604      	mov	r4, r0
 80087ba:	460d      	mov	r5, r1
 80087bc:	b976      	cbnz	r6, 80087dc <_Balloc+0x28>
 80087be:	2010      	movs	r0, #16
 80087c0:	f7fe fc2c 	bl	800701c <malloc>
 80087c4:	4602      	mov	r2, r0
 80087c6:	6260      	str	r0, [r4, #36]	; 0x24
 80087c8:	b920      	cbnz	r0, 80087d4 <_Balloc+0x20>
 80087ca:	4b18      	ldr	r3, [pc, #96]	; (800882c <_Balloc+0x78>)
 80087cc:	4818      	ldr	r0, [pc, #96]	; (8008830 <_Balloc+0x7c>)
 80087ce:	2166      	movs	r1, #102	; 0x66
 80087d0:	f000 fb7e 	bl	8008ed0 <__assert_func>
 80087d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087d8:	6006      	str	r6, [r0, #0]
 80087da:	60c6      	str	r6, [r0, #12]
 80087dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80087de:	68f3      	ldr	r3, [r6, #12]
 80087e0:	b183      	cbz	r3, 8008804 <_Balloc+0x50>
 80087e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80087ea:	b9b8      	cbnz	r0, 800881c <_Balloc+0x68>
 80087ec:	2101      	movs	r1, #1
 80087ee:	fa01 f605 	lsl.w	r6, r1, r5
 80087f2:	1d72      	adds	r2, r6, #5
 80087f4:	0092      	lsls	r2, r2, #2
 80087f6:	4620      	mov	r0, r4
 80087f8:	f000 fb5a 	bl	8008eb0 <_calloc_r>
 80087fc:	b160      	cbz	r0, 8008818 <_Balloc+0x64>
 80087fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008802:	e00e      	b.n	8008822 <_Balloc+0x6e>
 8008804:	2221      	movs	r2, #33	; 0x21
 8008806:	2104      	movs	r1, #4
 8008808:	4620      	mov	r0, r4
 800880a:	f000 fb51 	bl	8008eb0 <_calloc_r>
 800880e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008810:	60f0      	str	r0, [r6, #12]
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d1e4      	bne.n	80087e2 <_Balloc+0x2e>
 8008818:	2000      	movs	r0, #0
 800881a:	bd70      	pop	{r4, r5, r6, pc}
 800881c:	6802      	ldr	r2, [r0, #0]
 800881e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008822:	2300      	movs	r3, #0
 8008824:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008828:	e7f7      	b.n	800881a <_Balloc+0x66>
 800882a:	bf00      	nop
 800882c:	08009a4d 	.word	0x08009a4d
 8008830:	08009ad4 	.word	0x08009ad4

08008834 <_Bfree>:
 8008834:	b570      	push	{r4, r5, r6, lr}
 8008836:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008838:	4605      	mov	r5, r0
 800883a:	460c      	mov	r4, r1
 800883c:	b976      	cbnz	r6, 800885c <_Bfree+0x28>
 800883e:	2010      	movs	r0, #16
 8008840:	f7fe fbec 	bl	800701c <malloc>
 8008844:	4602      	mov	r2, r0
 8008846:	6268      	str	r0, [r5, #36]	; 0x24
 8008848:	b920      	cbnz	r0, 8008854 <_Bfree+0x20>
 800884a:	4b09      	ldr	r3, [pc, #36]	; (8008870 <_Bfree+0x3c>)
 800884c:	4809      	ldr	r0, [pc, #36]	; (8008874 <_Bfree+0x40>)
 800884e:	218a      	movs	r1, #138	; 0x8a
 8008850:	f000 fb3e 	bl	8008ed0 <__assert_func>
 8008854:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008858:	6006      	str	r6, [r0, #0]
 800885a:	60c6      	str	r6, [r0, #12]
 800885c:	b13c      	cbz	r4, 800886e <_Bfree+0x3a>
 800885e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008860:	6862      	ldr	r2, [r4, #4]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008868:	6021      	str	r1, [r4, #0]
 800886a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800886e:	bd70      	pop	{r4, r5, r6, pc}
 8008870:	08009a4d 	.word	0x08009a4d
 8008874:	08009ad4 	.word	0x08009ad4

08008878 <__multadd>:
 8008878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800887c:	690e      	ldr	r6, [r1, #16]
 800887e:	4607      	mov	r7, r0
 8008880:	4698      	mov	r8, r3
 8008882:	460c      	mov	r4, r1
 8008884:	f101 0014 	add.w	r0, r1, #20
 8008888:	2300      	movs	r3, #0
 800888a:	6805      	ldr	r5, [r0, #0]
 800888c:	b2a9      	uxth	r1, r5
 800888e:	fb02 8101 	mla	r1, r2, r1, r8
 8008892:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008896:	0c2d      	lsrs	r5, r5, #16
 8008898:	fb02 c505 	mla	r5, r2, r5, ip
 800889c:	b289      	uxth	r1, r1
 800889e:	3301      	adds	r3, #1
 80088a0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80088a4:	429e      	cmp	r6, r3
 80088a6:	f840 1b04 	str.w	r1, [r0], #4
 80088aa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80088ae:	dcec      	bgt.n	800888a <__multadd+0x12>
 80088b0:	f1b8 0f00 	cmp.w	r8, #0
 80088b4:	d022      	beq.n	80088fc <__multadd+0x84>
 80088b6:	68a3      	ldr	r3, [r4, #8]
 80088b8:	42b3      	cmp	r3, r6
 80088ba:	dc19      	bgt.n	80088f0 <__multadd+0x78>
 80088bc:	6861      	ldr	r1, [r4, #4]
 80088be:	4638      	mov	r0, r7
 80088c0:	3101      	adds	r1, #1
 80088c2:	f7ff ff77 	bl	80087b4 <_Balloc>
 80088c6:	4605      	mov	r5, r0
 80088c8:	b928      	cbnz	r0, 80088d6 <__multadd+0x5e>
 80088ca:	4602      	mov	r2, r0
 80088cc:	4b0d      	ldr	r3, [pc, #52]	; (8008904 <__multadd+0x8c>)
 80088ce:	480e      	ldr	r0, [pc, #56]	; (8008908 <__multadd+0x90>)
 80088d0:	21b5      	movs	r1, #181	; 0xb5
 80088d2:	f000 fafd 	bl	8008ed0 <__assert_func>
 80088d6:	6922      	ldr	r2, [r4, #16]
 80088d8:	3202      	adds	r2, #2
 80088da:	f104 010c 	add.w	r1, r4, #12
 80088de:	0092      	lsls	r2, r2, #2
 80088e0:	300c      	adds	r0, #12
 80088e2:	f7ff ff4d 	bl	8008780 <memcpy>
 80088e6:	4621      	mov	r1, r4
 80088e8:	4638      	mov	r0, r7
 80088ea:	f7ff ffa3 	bl	8008834 <_Bfree>
 80088ee:	462c      	mov	r4, r5
 80088f0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80088f4:	3601      	adds	r6, #1
 80088f6:	f8c3 8014 	str.w	r8, [r3, #20]
 80088fa:	6126      	str	r6, [r4, #16]
 80088fc:	4620      	mov	r0, r4
 80088fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008902:	bf00      	nop
 8008904:	08009ac3 	.word	0x08009ac3
 8008908:	08009ad4 	.word	0x08009ad4

0800890c <__hi0bits>:
 800890c:	0c03      	lsrs	r3, r0, #16
 800890e:	041b      	lsls	r3, r3, #16
 8008910:	b9d3      	cbnz	r3, 8008948 <__hi0bits+0x3c>
 8008912:	0400      	lsls	r0, r0, #16
 8008914:	2310      	movs	r3, #16
 8008916:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800891a:	bf04      	itt	eq
 800891c:	0200      	lsleq	r0, r0, #8
 800891e:	3308      	addeq	r3, #8
 8008920:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008924:	bf04      	itt	eq
 8008926:	0100      	lsleq	r0, r0, #4
 8008928:	3304      	addeq	r3, #4
 800892a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800892e:	bf04      	itt	eq
 8008930:	0080      	lsleq	r0, r0, #2
 8008932:	3302      	addeq	r3, #2
 8008934:	2800      	cmp	r0, #0
 8008936:	db05      	blt.n	8008944 <__hi0bits+0x38>
 8008938:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800893c:	f103 0301 	add.w	r3, r3, #1
 8008940:	bf08      	it	eq
 8008942:	2320      	moveq	r3, #32
 8008944:	4618      	mov	r0, r3
 8008946:	4770      	bx	lr
 8008948:	2300      	movs	r3, #0
 800894a:	e7e4      	b.n	8008916 <__hi0bits+0xa>

0800894c <__lo0bits>:
 800894c:	6803      	ldr	r3, [r0, #0]
 800894e:	f013 0207 	ands.w	r2, r3, #7
 8008952:	4601      	mov	r1, r0
 8008954:	d00b      	beq.n	800896e <__lo0bits+0x22>
 8008956:	07da      	lsls	r2, r3, #31
 8008958:	d424      	bmi.n	80089a4 <__lo0bits+0x58>
 800895a:	0798      	lsls	r0, r3, #30
 800895c:	bf49      	itett	mi
 800895e:	085b      	lsrmi	r3, r3, #1
 8008960:	089b      	lsrpl	r3, r3, #2
 8008962:	2001      	movmi	r0, #1
 8008964:	600b      	strmi	r3, [r1, #0]
 8008966:	bf5c      	itt	pl
 8008968:	600b      	strpl	r3, [r1, #0]
 800896a:	2002      	movpl	r0, #2
 800896c:	4770      	bx	lr
 800896e:	b298      	uxth	r0, r3
 8008970:	b9b0      	cbnz	r0, 80089a0 <__lo0bits+0x54>
 8008972:	0c1b      	lsrs	r3, r3, #16
 8008974:	2010      	movs	r0, #16
 8008976:	f013 0fff 	tst.w	r3, #255	; 0xff
 800897a:	bf04      	itt	eq
 800897c:	0a1b      	lsreq	r3, r3, #8
 800897e:	3008      	addeq	r0, #8
 8008980:	071a      	lsls	r2, r3, #28
 8008982:	bf04      	itt	eq
 8008984:	091b      	lsreq	r3, r3, #4
 8008986:	3004      	addeq	r0, #4
 8008988:	079a      	lsls	r2, r3, #30
 800898a:	bf04      	itt	eq
 800898c:	089b      	lsreq	r3, r3, #2
 800898e:	3002      	addeq	r0, #2
 8008990:	07da      	lsls	r2, r3, #31
 8008992:	d403      	bmi.n	800899c <__lo0bits+0x50>
 8008994:	085b      	lsrs	r3, r3, #1
 8008996:	f100 0001 	add.w	r0, r0, #1
 800899a:	d005      	beq.n	80089a8 <__lo0bits+0x5c>
 800899c:	600b      	str	r3, [r1, #0]
 800899e:	4770      	bx	lr
 80089a0:	4610      	mov	r0, r2
 80089a2:	e7e8      	b.n	8008976 <__lo0bits+0x2a>
 80089a4:	2000      	movs	r0, #0
 80089a6:	4770      	bx	lr
 80089a8:	2020      	movs	r0, #32
 80089aa:	4770      	bx	lr

080089ac <__i2b>:
 80089ac:	b510      	push	{r4, lr}
 80089ae:	460c      	mov	r4, r1
 80089b0:	2101      	movs	r1, #1
 80089b2:	f7ff feff 	bl	80087b4 <_Balloc>
 80089b6:	4602      	mov	r2, r0
 80089b8:	b928      	cbnz	r0, 80089c6 <__i2b+0x1a>
 80089ba:	4b05      	ldr	r3, [pc, #20]	; (80089d0 <__i2b+0x24>)
 80089bc:	4805      	ldr	r0, [pc, #20]	; (80089d4 <__i2b+0x28>)
 80089be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80089c2:	f000 fa85 	bl	8008ed0 <__assert_func>
 80089c6:	2301      	movs	r3, #1
 80089c8:	6144      	str	r4, [r0, #20]
 80089ca:	6103      	str	r3, [r0, #16]
 80089cc:	bd10      	pop	{r4, pc}
 80089ce:	bf00      	nop
 80089d0:	08009ac3 	.word	0x08009ac3
 80089d4:	08009ad4 	.word	0x08009ad4

080089d8 <__multiply>:
 80089d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089dc:	4614      	mov	r4, r2
 80089de:	690a      	ldr	r2, [r1, #16]
 80089e0:	6923      	ldr	r3, [r4, #16]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	bfb8      	it	lt
 80089e6:	460b      	movlt	r3, r1
 80089e8:	460d      	mov	r5, r1
 80089ea:	bfbc      	itt	lt
 80089ec:	4625      	movlt	r5, r4
 80089ee:	461c      	movlt	r4, r3
 80089f0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80089f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80089f8:	68ab      	ldr	r3, [r5, #8]
 80089fa:	6869      	ldr	r1, [r5, #4]
 80089fc:	eb0a 0709 	add.w	r7, sl, r9
 8008a00:	42bb      	cmp	r3, r7
 8008a02:	b085      	sub	sp, #20
 8008a04:	bfb8      	it	lt
 8008a06:	3101      	addlt	r1, #1
 8008a08:	f7ff fed4 	bl	80087b4 <_Balloc>
 8008a0c:	b930      	cbnz	r0, 8008a1c <__multiply+0x44>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	4b42      	ldr	r3, [pc, #264]	; (8008b1c <__multiply+0x144>)
 8008a12:	4843      	ldr	r0, [pc, #268]	; (8008b20 <__multiply+0x148>)
 8008a14:	f240 115d 	movw	r1, #349	; 0x15d
 8008a18:	f000 fa5a 	bl	8008ed0 <__assert_func>
 8008a1c:	f100 0614 	add.w	r6, r0, #20
 8008a20:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008a24:	4633      	mov	r3, r6
 8008a26:	2200      	movs	r2, #0
 8008a28:	4543      	cmp	r3, r8
 8008a2a:	d31e      	bcc.n	8008a6a <__multiply+0x92>
 8008a2c:	f105 0c14 	add.w	ip, r5, #20
 8008a30:	f104 0314 	add.w	r3, r4, #20
 8008a34:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008a38:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008a3c:	9202      	str	r2, [sp, #8]
 8008a3e:	ebac 0205 	sub.w	r2, ip, r5
 8008a42:	3a15      	subs	r2, #21
 8008a44:	f022 0203 	bic.w	r2, r2, #3
 8008a48:	3204      	adds	r2, #4
 8008a4a:	f105 0115 	add.w	r1, r5, #21
 8008a4e:	458c      	cmp	ip, r1
 8008a50:	bf38      	it	cc
 8008a52:	2204      	movcc	r2, #4
 8008a54:	9201      	str	r2, [sp, #4]
 8008a56:	9a02      	ldr	r2, [sp, #8]
 8008a58:	9303      	str	r3, [sp, #12]
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d808      	bhi.n	8008a70 <__multiply+0x98>
 8008a5e:	2f00      	cmp	r7, #0
 8008a60:	dc55      	bgt.n	8008b0e <__multiply+0x136>
 8008a62:	6107      	str	r7, [r0, #16]
 8008a64:	b005      	add	sp, #20
 8008a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6a:	f843 2b04 	str.w	r2, [r3], #4
 8008a6e:	e7db      	b.n	8008a28 <__multiply+0x50>
 8008a70:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a74:	f1ba 0f00 	cmp.w	sl, #0
 8008a78:	d020      	beq.n	8008abc <__multiply+0xe4>
 8008a7a:	f105 0e14 	add.w	lr, r5, #20
 8008a7e:	46b1      	mov	r9, r6
 8008a80:	2200      	movs	r2, #0
 8008a82:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008a86:	f8d9 b000 	ldr.w	fp, [r9]
 8008a8a:	b2a1      	uxth	r1, r4
 8008a8c:	fa1f fb8b 	uxth.w	fp, fp
 8008a90:	fb0a b101 	mla	r1, sl, r1, fp
 8008a94:	4411      	add	r1, r2
 8008a96:	f8d9 2000 	ldr.w	r2, [r9]
 8008a9a:	0c24      	lsrs	r4, r4, #16
 8008a9c:	0c12      	lsrs	r2, r2, #16
 8008a9e:	fb0a 2404 	mla	r4, sl, r4, r2
 8008aa2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008aa6:	b289      	uxth	r1, r1
 8008aa8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008aac:	45f4      	cmp	ip, lr
 8008aae:	f849 1b04 	str.w	r1, [r9], #4
 8008ab2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008ab6:	d8e4      	bhi.n	8008a82 <__multiply+0xaa>
 8008ab8:	9901      	ldr	r1, [sp, #4]
 8008aba:	5072      	str	r2, [r6, r1]
 8008abc:	9a03      	ldr	r2, [sp, #12]
 8008abe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ac2:	3304      	adds	r3, #4
 8008ac4:	f1b9 0f00 	cmp.w	r9, #0
 8008ac8:	d01f      	beq.n	8008b0a <__multiply+0x132>
 8008aca:	6834      	ldr	r4, [r6, #0]
 8008acc:	f105 0114 	add.w	r1, r5, #20
 8008ad0:	46b6      	mov	lr, r6
 8008ad2:	f04f 0a00 	mov.w	sl, #0
 8008ad6:	880a      	ldrh	r2, [r1, #0]
 8008ad8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008adc:	fb09 b202 	mla	r2, r9, r2, fp
 8008ae0:	4492      	add	sl, r2
 8008ae2:	b2a4      	uxth	r4, r4
 8008ae4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008ae8:	f84e 4b04 	str.w	r4, [lr], #4
 8008aec:	f851 4b04 	ldr.w	r4, [r1], #4
 8008af0:	f8be 2000 	ldrh.w	r2, [lr]
 8008af4:	0c24      	lsrs	r4, r4, #16
 8008af6:	fb09 2404 	mla	r4, r9, r4, r2
 8008afa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008afe:	458c      	cmp	ip, r1
 8008b00:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008b04:	d8e7      	bhi.n	8008ad6 <__multiply+0xfe>
 8008b06:	9a01      	ldr	r2, [sp, #4]
 8008b08:	50b4      	str	r4, [r6, r2]
 8008b0a:	3604      	adds	r6, #4
 8008b0c:	e7a3      	b.n	8008a56 <__multiply+0x7e>
 8008b0e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d1a5      	bne.n	8008a62 <__multiply+0x8a>
 8008b16:	3f01      	subs	r7, #1
 8008b18:	e7a1      	b.n	8008a5e <__multiply+0x86>
 8008b1a:	bf00      	nop
 8008b1c:	08009ac3 	.word	0x08009ac3
 8008b20:	08009ad4 	.word	0x08009ad4

08008b24 <__pow5mult>:
 8008b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b28:	4615      	mov	r5, r2
 8008b2a:	f012 0203 	ands.w	r2, r2, #3
 8008b2e:	4606      	mov	r6, r0
 8008b30:	460f      	mov	r7, r1
 8008b32:	d007      	beq.n	8008b44 <__pow5mult+0x20>
 8008b34:	4c25      	ldr	r4, [pc, #148]	; (8008bcc <__pow5mult+0xa8>)
 8008b36:	3a01      	subs	r2, #1
 8008b38:	2300      	movs	r3, #0
 8008b3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b3e:	f7ff fe9b 	bl	8008878 <__multadd>
 8008b42:	4607      	mov	r7, r0
 8008b44:	10ad      	asrs	r5, r5, #2
 8008b46:	d03d      	beq.n	8008bc4 <__pow5mult+0xa0>
 8008b48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b4a:	b97c      	cbnz	r4, 8008b6c <__pow5mult+0x48>
 8008b4c:	2010      	movs	r0, #16
 8008b4e:	f7fe fa65 	bl	800701c <malloc>
 8008b52:	4602      	mov	r2, r0
 8008b54:	6270      	str	r0, [r6, #36]	; 0x24
 8008b56:	b928      	cbnz	r0, 8008b64 <__pow5mult+0x40>
 8008b58:	4b1d      	ldr	r3, [pc, #116]	; (8008bd0 <__pow5mult+0xac>)
 8008b5a:	481e      	ldr	r0, [pc, #120]	; (8008bd4 <__pow5mult+0xb0>)
 8008b5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008b60:	f000 f9b6 	bl	8008ed0 <__assert_func>
 8008b64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b68:	6004      	str	r4, [r0, #0]
 8008b6a:	60c4      	str	r4, [r0, #12]
 8008b6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b74:	b94c      	cbnz	r4, 8008b8a <__pow5mult+0x66>
 8008b76:	f240 2171 	movw	r1, #625	; 0x271
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	f7ff ff16 	bl	80089ac <__i2b>
 8008b80:	2300      	movs	r3, #0
 8008b82:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b86:	4604      	mov	r4, r0
 8008b88:	6003      	str	r3, [r0, #0]
 8008b8a:	f04f 0900 	mov.w	r9, #0
 8008b8e:	07eb      	lsls	r3, r5, #31
 8008b90:	d50a      	bpl.n	8008ba8 <__pow5mult+0x84>
 8008b92:	4639      	mov	r1, r7
 8008b94:	4622      	mov	r2, r4
 8008b96:	4630      	mov	r0, r6
 8008b98:	f7ff ff1e 	bl	80089d8 <__multiply>
 8008b9c:	4639      	mov	r1, r7
 8008b9e:	4680      	mov	r8, r0
 8008ba0:	4630      	mov	r0, r6
 8008ba2:	f7ff fe47 	bl	8008834 <_Bfree>
 8008ba6:	4647      	mov	r7, r8
 8008ba8:	106d      	asrs	r5, r5, #1
 8008baa:	d00b      	beq.n	8008bc4 <__pow5mult+0xa0>
 8008bac:	6820      	ldr	r0, [r4, #0]
 8008bae:	b938      	cbnz	r0, 8008bc0 <__pow5mult+0x9c>
 8008bb0:	4622      	mov	r2, r4
 8008bb2:	4621      	mov	r1, r4
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	f7ff ff0f 	bl	80089d8 <__multiply>
 8008bba:	6020      	str	r0, [r4, #0]
 8008bbc:	f8c0 9000 	str.w	r9, [r0]
 8008bc0:	4604      	mov	r4, r0
 8008bc2:	e7e4      	b.n	8008b8e <__pow5mult+0x6a>
 8008bc4:	4638      	mov	r0, r7
 8008bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bca:	bf00      	nop
 8008bcc:	08009c28 	.word	0x08009c28
 8008bd0:	08009a4d 	.word	0x08009a4d
 8008bd4:	08009ad4 	.word	0x08009ad4

08008bd8 <__lshift>:
 8008bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bdc:	460c      	mov	r4, r1
 8008bde:	6849      	ldr	r1, [r1, #4]
 8008be0:	6923      	ldr	r3, [r4, #16]
 8008be2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008be6:	68a3      	ldr	r3, [r4, #8]
 8008be8:	4607      	mov	r7, r0
 8008bea:	4691      	mov	r9, r2
 8008bec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008bf0:	f108 0601 	add.w	r6, r8, #1
 8008bf4:	42b3      	cmp	r3, r6
 8008bf6:	db0b      	blt.n	8008c10 <__lshift+0x38>
 8008bf8:	4638      	mov	r0, r7
 8008bfa:	f7ff fddb 	bl	80087b4 <_Balloc>
 8008bfe:	4605      	mov	r5, r0
 8008c00:	b948      	cbnz	r0, 8008c16 <__lshift+0x3e>
 8008c02:	4602      	mov	r2, r0
 8008c04:	4b28      	ldr	r3, [pc, #160]	; (8008ca8 <__lshift+0xd0>)
 8008c06:	4829      	ldr	r0, [pc, #164]	; (8008cac <__lshift+0xd4>)
 8008c08:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c0c:	f000 f960 	bl	8008ed0 <__assert_func>
 8008c10:	3101      	adds	r1, #1
 8008c12:	005b      	lsls	r3, r3, #1
 8008c14:	e7ee      	b.n	8008bf4 <__lshift+0x1c>
 8008c16:	2300      	movs	r3, #0
 8008c18:	f100 0114 	add.w	r1, r0, #20
 8008c1c:	f100 0210 	add.w	r2, r0, #16
 8008c20:	4618      	mov	r0, r3
 8008c22:	4553      	cmp	r3, sl
 8008c24:	db33      	blt.n	8008c8e <__lshift+0xb6>
 8008c26:	6920      	ldr	r0, [r4, #16]
 8008c28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c2c:	f104 0314 	add.w	r3, r4, #20
 8008c30:	f019 091f 	ands.w	r9, r9, #31
 8008c34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c3c:	d02b      	beq.n	8008c96 <__lshift+0xbe>
 8008c3e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c42:	468a      	mov	sl, r1
 8008c44:	2200      	movs	r2, #0
 8008c46:	6818      	ldr	r0, [r3, #0]
 8008c48:	fa00 f009 	lsl.w	r0, r0, r9
 8008c4c:	4302      	orrs	r2, r0
 8008c4e:	f84a 2b04 	str.w	r2, [sl], #4
 8008c52:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c56:	459c      	cmp	ip, r3
 8008c58:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c5c:	d8f3      	bhi.n	8008c46 <__lshift+0x6e>
 8008c5e:	ebac 0304 	sub.w	r3, ip, r4
 8008c62:	3b15      	subs	r3, #21
 8008c64:	f023 0303 	bic.w	r3, r3, #3
 8008c68:	3304      	adds	r3, #4
 8008c6a:	f104 0015 	add.w	r0, r4, #21
 8008c6e:	4584      	cmp	ip, r0
 8008c70:	bf38      	it	cc
 8008c72:	2304      	movcc	r3, #4
 8008c74:	50ca      	str	r2, [r1, r3]
 8008c76:	b10a      	cbz	r2, 8008c7c <__lshift+0xa4>
 8008c78:	f108 0602 	add.w	r6, r8, #2
 8008c7c:	3e01      	subs	r6, #1
 8008c7e:	4638      	mov	r0, r7
 8008c80:	612e      	str	r6, [r5, #16]
 8008c82:	4621      	mov	r1, r4
 8008c84:	f7ff fdd6 	bl	8008834 <_Bfree>
 8008c88:	4628      	mov	r0, r5
 8008c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c8e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c92:	3301      	adds	r3, #1
 8008c94:	e7c5      	b.n	8008c22 <__lshift+0x4a>
 8008c96:	3904      	subs	r1, #4
 8008c98:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c9c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ca0:	459c      	cmp	ip, r3
 8008ca2:	d8f9      	bhi.n	8008c98 <__lshift+0xc0>
 8008ca4:	e7ea      	b.n	8008c7c <__lshift+0xa4>
 8008ca6:	bf00      	nop
 8008ca8:	08009ac3 	.word	0x08009ac3
 8008cac:	08009ad4 	.word	0x08009ad4

08008cb0 <__mcmp>:
 8008cb0:	b530      	push	{r4, r5, lr}
 8008cb2:	6902      	ldr	r2, [r0, #16]
 8008cb4:	690c      	ldr	r4, [r1, #16]
 8008cb6:	1b12      	subs	r2, r2, r4
 8008cb8:	d10e      	bne.n	8008cd8 <__mcmp+0x28>
 8008cba:	f100 0314 	add.w	r3, r0, #20
 8008cbe:	3114      	adds	r1, #20
 8008cc0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008cc4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008cc8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ccc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008cd0:	42a5      	cmp	r5, r4
 8008cd2:	d003      	beq.n	8008cdc <__mcmp+0x2c>
 8008cd4:	d305      	bcc.n	8008ce2 <__mcmp+0x32>
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	4610      	mov	r0, r2
 8008cda:	bd30      	pop	{r4, r5, pc}
 8008cdc:	4283      	cmp	r3, r0
 8008cde:	d3f3      	bcc.n	8008cc8 <__mcmp+0x18>
 8008ce0:	e7fa      	b.n	8008cd8 <__mcmp+0x28>
 8008ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ce6:	e7f7      	b.n	8008cd8 <__mcmp+0x28>

08008ce8 <__mdiff>:
 8008ce8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cec:	460c      	mov	r4, r1
 8008cee:	4606      	mov	r6, r0
 8008cf0:	4611      	mov	r1, r2
 8008cf2:	4620      	mov	r0, r4
 8008cf4:	4617      	mov	r7, r2
 8008cf6:	f7ff ffdb 	bl	8008cb0 <__mcmp>
 8008cfa:	1e05      	subs	r5, r0, #0
 8008cfc:	d110      	bne.n	8008d20 <__mdiff+0x38>
 8008cfe:	4629      	mov	r1, r5
 8008d00:	4630      	mov	r0, r6
 8008d02:	f7ff fd57 	bl	80087b4 <_Balloc>
 8008d06:	b930      	cbnz	r0, 8008d16 <__mdiff+0x2e>
 8008d08:	4b39      	ldr	r3, [pc, #228]	; (8008df0 <__mdiff+0x108>)
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	f240 2132 	movw	r1, #562	; 0x232
 8008d10:	4838      	ldr	r0, [pc, #224]	; (8008df4 <__mdiff+0x10c>)
 8008d12:	f000 f8dd 	bl	8008ed0 <__assert_func>
 8008d16:	2301      	movs	r3, #1
 8008d18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d20:	bfa4      	itt	ge
 8008d22:	463b      	movge	r3, r7
 8008d24:	4627      	movge	r7, r4
 8008d26:	4630      	mov	r0, r6
 8008d28:	6879      	ldr	r1, [r7, #4]
 8008d2a:	bfa6      	itte	ge
 8008d2c:	461c      	movge	r4, r3
 8008d2e:	2500      	movge	r5, #0
 8008d30:	2501      	movlt	r5, #1
 8008d32:	f7ff fd3f 	bl	80087b4 <_Balloc>
 8008d36:	b920      	cbnz	r0, 8008d42 <__mdiff+0x5a>
 8008d38:	4b2d      	ldr	r3, [pc, #180]	; (8008df0 <__mdiff+0x108>)
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d40:	e7e6      	b.n	8008d10 <__mdiff+0x28>
 8008d42:	693e      	ldr	r6, [r7, #16]
 8008d44:	60c5      	str	r5, [r0, #12]
 8008d46:	6925      	ldr	r5, [r4, #16]
 8008d48:	f107 0114 	add.w	r1, r7, #20
 8008d4c:	f104 0914 	add.w	r9, r4, #20
 8008d50:	f100 0e14 	add.w	lr, r0, #20
 8008d54:	f107 0210 	add.w	r2, r7, #16
 8008d58:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008d5c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008d60:	46f2      	mov	sl, lr
 8008d62:	2700      	movs	r7, #0
 8008d64:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008d6c:	fa1f f883 	uxth.w	r8, r3
 8008d70:	fa17 f78b 	uxtah	r7, r7, fp
 8008d74:	0c1b      	lsrs	r3, r3, #16
 8008d76:	eba7 0808 	sub.w	r8, r7, r8
 8008d7a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008d7e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008d82:	fa1f f888 	uxth.w	r8, r8
 8008d86:	141f      	asrs	r7, r3, #16
 8008d88:	454d      	cmp	r5, r9
 8008d8a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008d8e:	f84a 3b04 	str.w	r3, [sl], #4
 8008d92:	d8e7      	bhi.n	8008d64 <__mdiff+0x7c>
 8008d94:	1b2b      	subs	r3, r5, r4
 8008d96:	3b15      	subs	r3, #21
 8008d98:	f023 0303 	bic.w	r3, r3, #3
 8008d9c:	3304      	adds	r3, #4
 8008d9e:	3415      	adds	r4, #21
 8008da0:	42a5      	cmp	r5, r4
 8008da2:	bf38      	it	cc
 8008da4:	2304      	movcc	r3, #4
 8008da6:	4419      	add	r1, r3
 8008da8:	4473      	add	r3, lr
 8008daa:	469e      	mov	lr, r3
 8008dac:	460d      	mov	r5, r1
 8008dae:	4565      	cmp	r5, ip
 8008db0:	d30e      	bcc.n	8008dd0 <__mdiff+0xe8>
 8008db2:	f10c 0203 	add.w	r2, ip, #3
 8008db6:	1a52      	subs	r2, r2, r1
 8008db8:	f022 0203 	bic.w	r2, r2, #3
 8008dbc:	3903      	subs	r1, #3
 8008dbe:	458c      	cmp	ip, r1
 8008dc0:	bf38      	it	cc
 8008dc2:	2200      	movcc	r2, #0
 8008dc4:	441a      	add	r2, r3
 8008dc6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008dca:	b17b      	cbz	r3, 8008dec <__mdiff+0x104>
 8008dcc:	6106      	str	r6, [r0, #16]
 8008dce:	e7a5      	b.n	8008d1c <__mdiff+0x34>
 8008dd0:	f855 8b04 	ldr.w	r8, [r5], #4
 8008dd4:	fa17 f488 	uxtah	r4, r7, r8
 8008dd8:	1422      	asrs	r2, r4, #16
 8008dda:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008dde:	b2a4      	uxth	r4, r4
 8008de0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008de4:	f84e 4b04 	str.w	r4, [lr], #4
 8008de8:	1417      	asrs	r7, r2, #16
 8008dea:	e7e0      	b.n	8008dae <__mdiff+0xc6>
 8008dec:	3e01      	subs	r6, #1
 8008dee:	e7ea      	b.n	8008dc6 <__mdiff+0xde>
 8008df0:	08009ac3 	.word	0x08009ac3
 8008df4:	08009ad4 	.word	0x08009ad4

08008df8 <__d2b>:
 8008df8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008dfc:	4689      	mov	r9, r1
 8008dfe:	2101      	movs	r1, #1
 8008e00:	ec57 6b10 	vmov	r6, r7, d0
 8008e04:	4690      	mov	r8, r2
 8008e06:	f7ff fcd5 	bl	80087b4 <_Balloc>
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	b930      	cbnz	r0, 8008e1c <__d2b+0x24>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	4b25      	ldr	r3, [pc, #148]	; (8008ea8 <__d2b+0xb0>)
 8008e12:	4826      	ldr	r0, [pc, #152]	; (8008eac <__d2b+0xb4>)
 8008e14:	f240 310a 	movw	r1, #778	; 0x30a
 8008e18:	f000 f85a 	bl	8008ed0 <__assert_func>
 8008e1c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008e20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e24:	bb35      	cbnz	r5, 8008e74 <__d2b+0x7c>
 8008e26:	2e00      	cmp	r6, #0
 8008e28:	9301      	str	r3, [sp, #4]
 8008e2a:	d028      	beq.n	8008e7e <__d2b+0x86>
 8008e2c:	4668      	mov	r0, sp
 8008e2e:	9600      	str	r6, [sp, #0]
 8008e30:	f7ff fd8c 	bl	800894c <__lo0bits>
 8008e34:	9900      	ldr	r1, [sp, #0]
 8008e36:	b300      	cbz	r0, 8008e7a <__d2b+0x82>
 8008e38:	9a01      	ldr	r2, [sp, #4]
 8008e3a:	f1c0 0320 	rsb	r3, r0, #32
 8008e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e42:	430b      	orrs	r3, r1
 8008e44:	40c2      	lsrs	r2, r0
 8008e46:	6163      	str	r3, [r4, #20]
 8008e48:	9201      	str	r2, [sp, #4]
 8008e4a:	9b01      	ldr	r3, [sp, #4]
 8008e4c:	61a3      	str	r3, [r4, #24]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	bf14      	ite	ne
 8008e52:	2202      	movne	r2, #2
 8008e54:	2201      	moveq	r2, #1
 8008e56:	6122      	str	r2, [r4, #16]
 8008e58:	b1d5      	cbz	r5, 8008e90 <__d2b+0x98>
 8008e5a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008e5e:	4405      	add	r5, r0
 8008e60:	f8c9 5000 	str.w	r5, [r9]
 8008e64:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e68:	f8c8 0000 	str.w	r0, [r8]
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	b003      	add	sp, #12
 8008e70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e78:	e7d5      	b.n	8008e26 <__d2b+0x2e>
 8008e7a:	6161      	str	r1, [r4, #20]
 8008e7c:	e7e5      	b.n	8008e4a <__d2b+0x52>
 8008e7e:	a801      	add	r0, sp, #4
 8008e80:	f7ff fd64 	bl	800894c <__lo0bits>
 8008e84:	9b01      	ldr	r3, [sp, #4]
 8008e86:	6163      	str	r3, [r4, #20]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	6122      	str	r2, [r4, #16]
 8008e8c:	3020      	adds	r0, #32
 8008e8e:	e7e3      	b.n	8008e58 <__d2b+0x60>
 8008e90:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e94:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008e98:	f8c9 0000 	str.w	r0, [r9]
 8008e9c:	6918      	ldr	r0, [r3, #16]
 8008e9e:	f7ff fd35 	bl	800890c <__hi0bits>
 8008ea2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008ea6:	e7df      	b.n	8008e68 <__d2b+0x70>
 8008ea8:	08009ac3 	.word	0x08009ac3
 8008eac:	08009ad4 	.word	0x08009ad4

08008eb0 <_calloc_r>:
 8008eb0:	b513      	push	{r0, r1, r4, lr}
 8008eb2:	434a      	muls	r2, r1
 8008eb4:	4611      	mov	r1, r2
 8008eb6:	9201      	str	r2, [sp, #4]
 8008eb8:	f7fe f910 	bl	80070dc <_malloc_r>
 8008ebc:	4604      	mov	r4, r0
 8008ebe:	b118      	cbz	r0, 8008ec8 <_calloc_r+0x18>
 8008ec0:	9a01      	ldr	r2, [sp, #4]
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	f7fe f8b2 	bl	800702c <memset>
 8008ec8:	4620      	mov	r0, r4
 8008eca:	b002      	add	sp, #8
 8008ecc:	bd10      	pop	{r4, pc}
	...

08008ed0 <__assert_func>:
 8008ed0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ed2:	4614      	mov	r4, r2
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	4b09      	ldr	r3, [pc, #36]	; (8008efc <__assert_func+0x2c>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4605      	mov	r5, r0
 8008edc:	68d8      	ldr	r0, [r3, #12]
 8008ede:	b14c      	cbz	r4, 8008ef4 <__assert_func+0x24>
 8008ee0:	4b07      	ldr	r3, [pc, #28]	; (8008f00 <__assert_func+0x30>)
 8008ee2:	9100      	str	r1, [sp, #0]
 8008ee4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ee8:	4906      	ldr	r1, [pc, #24]	; (8008f04 <__assert_func+0x34>)
 8008eea:	462b      	mov	r3, r5
 8008eec:	f000 f80e 	bl	8008f0c <fiprintf>
 8008ef0:	f000 fa58 	bl	80093a4 <abort>
 8008ef4:	4b04      	ldr	r3, [pc, #16]	; (8008f08 <__assert_func+0x38>)
 8008ef6:	461c      	mov	r4, r3
 8008ef8:	e7f3      	b.n	8008ee2 <__assert_func+0x12>
 8008efa:	bf00      	nop
 8008efc:	2000000c 	.word	0x2000000c
 8008f00:	08009c34 	.word	0x08009c34
 8008f04:	08009c41 	.word	0x08009c41
 8008f08:	08009c6f 	.word	0x08009c6f

08008f0c <fiprintf>:
 8008f0c:	b40e      	push	{r1, r2, r3}
 8008f0e:	b503      	push	{r0, r1, lr}
 8008f10:	4601      	mov	r1, r0
 8008f12:	ab03      	add	r3, sp, #12
 8008f14:	4805      	ldr	r0, [pc, #20]	; (8008f2c <fiprintf+0x20>)
 8008f16:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f1a:	6800      	ldr	r0, [r0, #0]
 8008f1c:	9301      	str	r3, [sp, #4]
 8008f1e:	f000 f843 	bl	8008fa8 <_vfiprintf_r>
 8008f22:	b002      	add	sp, #8
 8008f24:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f28:	b003      	add	sp, #12
 8008f2a:	4770      	bx	lr
 8008f2c:	2000000c 	.word	0x2000000c

08008f30 <__ascii_mbtowc>:
 8008f30:	b082      	sub	sp, #8
 8008f32:	b901      	cbnz	r1, 8008f36 <__ascii_mbtowc+0x6>
 8008f34:	a901      	add	r1, sp, #4
 8008f36:	b142      	cbz	r2, 8008f4a <__ascii_mbtowc+0x1a>
 8008f38:	b14b      	cbz	r3, 8008f4e <__ascii_mbtowc+0x1e>
 8008f3a:	7813      	ldrb	r3, [r2, #0]
 8008f3c:	600b      	str	r3, [r1, #0]
 8008f3e:	7812      	ldrb	r2, [r2, #0]
 8008f40:	1e10      	subs	r0, r2, #0
 8008f42:	bf18      	it	ne
 8008f44:	2001      	movne	r0, #1
 8008f46:	b002      	add	sp, #8
 8008f48:	4770      	bx	lr
 8008f4a:	4610      	mov	r0, r2
 8008f4c:	e7fb      	b.n	8008f46 <__ascii_mbtowc+0x16>
 8008f4e:	f06f 0001 	mvn.w	r0, #1
 8008f52:	e7f8      	b.n	8008f46 <__ascii_mbtowc+0x16>

08008f54 <__sfputc_r>:
 8008f54:	6893      	ldr	r3, [r2, #8]
 8008f56:	3b01      	subs	r3, #1
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	b410      	push	{r4}
 8008f5c:	6093      	str	r3, [r2, #8]
 8008f5e:	da08      	bge.n	8008f72 <__sfputc_r+0x1e>
 8008f60:	6994      	ldr	r4, [r2, #24]
 8008f62:	42a3      	cmp	r3, r4
 8008f64:	db01      	blt.n	8008f6a <__sfputc_r+0x16>
 8008f66:	290a      	cmp	r1, #10
 8008f68:	d103      	bne.n	8008f72 <__sfputc_r+0x1e>
 8008f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f6e:	f000 b94b 	b.w	8009208 <__swbuf_r>
 8008f72:	6813      	ldr	r3, [r2, #0]
 8008f74:	1c58      	adds	r0, r3, #1
 8008f76:	6010      	str	r0, [r2, #0]
 8008f78:	7019      	strb	r1, [r3, #0]
 8008f7a:	4608      	mov	r0, r1
 8008f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f80:	4770      	bx	lr

08008f82 <__sfputs_r>:
 8008f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f84:	4606      	mov	r6, r0
 8008f86:	460f      	mov	r7, r1
 8008f88:	4614      	mov	r4, r2
 8008f8a:	18d5      	adds	r5, r2, r3
 8008f8c:	42ac      	cmp	r4, r5
 8008f8e:	d101      	bne.n	8008f94 <__sfputs_r+0x12>
 8008f90:	2000      	movs	r0, #0
 8008f92:	e007      	b.n	8008fa4 <__sfputs_r+0x22>
 8008f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f98:	463a      	mov	r2, r7
 8008f9a:	4630      	mov	r0, r6
 8008f9c:	f7ff ffda 	bl	8008f54 <__sfputc_r>
 8008fa0:	1c43      	adds	r3, r0, #1
 8008fa2:	d1f3      	bne.n	8008f8c <__sfputs_r+0xa>
 8008fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fa8 <_vfiprintf_r>:
 8008fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fac:	460d      	mov	r5, r1
 8008fae:	b09d      	sub	sp, #116	; 0x74
 8008fb0:	4614      	mov	r4, r2
 8008fb2:	4698      	mov	r8, r3
 8008fb4:	4606      	mov	r6, r0
 8008fb6:	b118      	cbz	r0, 8008fc0 <_vfiprintf_r+0x18>
 8008fb8:	6983      	ldr	r3, [r0, #24]
 8008fba:	b90b      	cbnz	r3, 8008fc0 <_vfiprintf_r+0x18>
 8008fbc:	f000 fb14 	bl	80095e8 <__sinit>
 8008fc0:	4b89      	ldr	r3, [pc, #548]	; (80091e8 <_vfiprintf_r+0x240>)
 8008fc2:	429d      	cmp	r5, r3
 8008fc4:	d11b      	bne.n	8008ffe <_vfiprintf_r+0x56>
 8008fc6:	6875      	ldr	r5, [r6, #4]
 8008fc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fca:	07d9      	lsls	r1, r3, #31
 8008fcc:	d405      	bmi.n	8008fda <_vfiprintf_r+0x32>
 8008fce:	89ab      	ldrh	r3, [r5, #12]
 8008fd0:	059a      	lsls	r2, r3, #22
 8008fd2:	d402      	bmi.n	8008fda <_vfiprintf_r+0x32>
 8008fd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fd6:	f7fa f92a 	bl	800322e <__retarget_lock_acquire_recursive>
 8008fda:	89ab      	ldrh	r3, [r5, #12]
 8008fdc:	071b      	lsls	r3, r3, #28
 8008fde:	d501      	bpl.n	8008fe4 <_vfiprintf_r+0x3c>
 8008fe0:	692b      	ldr	r3, [r5, #16]
 8008fe2:	b9eb      	cbnz	r3, 8009020 <_vfiprintf_r+0x78>
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	f000 f96e 	bl	80092c8 <__swsetup_r>
 8008fec:	b1c0      	cbz	r0, 8009020 <_vfiprintf_r+0x78>
 8008fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ff0:	07dc      	lsls	r4, r3, #31
 8008ff2:	d50e      	bpl.n	8009012 <_vfiprintf_r+0x6a>
 8008ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff8:	b01d      	add	sp, #116	; 0x74
 8008ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ffe:	4b7b      	ldr	r3, [pc, #492]	; (80091ec <_vfiprintf_r+0x244>)
 8009000:	429d      	cmp	r5, r3
 8009002:	d101      	bne.n	8009008 <_vfiprintf_r+0x60>
 8009004:	68b5      	ldr	r5, [r6, #8]
 8009006:	e7df      	b.n	8008fc8 <_vfiprintf_r+0x20>
 8009008:	4b79      	ldr	r3, [pc, #484]	; (80091f0 <_vfiprintf_r+0x248>)
 800900a:	429d      	cmp	r5, r3
 800900c:	bf08      	it	eq
 800900e:	68f5      	ldreq	r5, [r6, #12]
 8009010:	e7da      	b.n	8008fc8 <_vfiprintf_r+0x20>
 8009012:	89ab      	ldrh	r3, [r5, #12]
 8009014:	0598      	lsls	r0, r3, #22
 8009016:	d4ed      	bmi.n	8008ff4 <_vfiprintf_r+0x4c>
 8009018:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800901a:	f7fa f91c 	bl	8003256 <__retarget_lock_release_recursive>
 800901e:	e7e9      	b.n	8008ff4 <_vfiprintf_r+0x4c>
 8009020:	2300      	movs	r3, #0
 8009022:	9309      	str	r3, [sp, #36]	; 0x24
 8009024:	2320      	movs	r3, #32
 8009026:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800902a:	f8cd 800c 	str.w	r8, [sp, #12]
 800902e:	2330      	movs	r3, #48	; 0x30
 8009030:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80091f4 <_vfiprintf_r+0x24c>
 8009034:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009038:	f04f 0901 	mov.w	r9, #1
 800903c:	4623      	mov	r3, r4
 800903e:	469a      	mov	sl, r3
 8009040:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009044:	b10a      	cbz	r2, 800904a <_vfiprintf_r+0xa2>
 8009046:	2a25      	cmp	r2, #37	; 0x25
 8009048:	d1f9      	bne.n	800903e <_vfiprintf_r+0x96>
 800904a:	ebba 0b04 	subs.w	fp, sl, r4
 800904e:	d00b      	beq.n	8009068 <_vfiprintf_r+0xc0>
 8009050:	465b      	mov	r3, fp
 8009052:	4622      	mov	r2, r4
 8009054:	4629      	mov	r1, r5
 8009056:	4630      	mov	r0, r6
 8009058:	f7ff ff93 	bl	8008f82 <__sfputs_r>
 800905c:	3001      	adds	r0, #1
 800905e:	f000 80aa 	beq.w	80091b6 <_vfiprintf_r+0x20e>
 8009062:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009064:	445a      	add	r2, fp
 8009066:	9209      	str	r2, [sp, #36]	; 0x24
 8009068:	f89a 3000 	ldrb.w	r3, [sl]
 800906c:	2b00      	cmp	r3, #0
 800906e:	f000 80a2 	beq.w	80091b6 <_vfiprintf_r+0x20e>
 8009072:	2300      	movs	r3, #0
 8009074:	f04f 32ff 	mov.w	r2, #4294967295
 8009078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800907c:	f10a 0a01 	add.w	sl, sl, #1
 8009080:	9304      	str	r3, [sp, #16]
 8009082:	9307      	str	r3, [sp, #28]
 8009084:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009088:	931a      	str	r3, [sp, #104]	; 0x68
 800908a:	4654      	mov	r4, sl
 800908c:	2205      	movs	r2, #5
 800908e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009092:	4858      	ldr	r0, [pc, #352]	; (80091f4 <_vfiprintf_r+0x24c>)
 8009094:	f7f7 f8c4 	bl	8000220 <memchr>
 8009098:	9a04      	ldr	r2, [sp, #16]
 800909a:	b9d8      	cbnz	r0, 80090d4 <_vfiprintf_r+0x12c>
 800909c:	06d1      	lsls	r1, r2, #27
 800909e:	bf44      	itt	mi
 80090a0:	2320      	movmi	r3, #32
 80090a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090a6:	0713      	lsls	r3, r2, #28
 80090a8:	bf44      	itt	mi
 80090aa:	232b      	movmi	r3, #43	; 0x2b
 80090ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090b0:	f89a 3000 	ldrb.w	r3, [sl]
 80090b4:	2b2a      	cmp	r3, #42	; 0x2a
 80090b6:	d015      	beq.n	80090e4 <_vfiprintf_r+0x13c>
 80090b8:	9a07      	ldr	r2, [sp, #28]
 80090ba:	4654      	mov	r4, sl
 80090bc:	2000      	movs	r0, #0
 80090be:	f04f 0c0a 	mov.w	ip, #10
 80090c2:	4621      	mov	r1, r4
 80090c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090c8:	3b30      	subs	r3, #48	; 0x30
 80090ca:	2b09      	cmp	r3, #9
 80090cc:	d94e      	bls.n	800916c <_vfiprintf_r+0x1c4>
 80090ce:	b1b0      	cbz	r0, 80090fe <_vfiprintf_r+0x156>
 80090d0:	9207      	str	r2, [sp, #28]
 80090d2:	e014      	b.n	80090fe <_vfiprintf_r+0x156>
 80090d4:	eba0 0308 	sub.w	r3, r0, r8
 80090d8:	fa09 f303 	lsl.w	r3, r9, r3
 80090dc:	4313      	orrs	r3, r2
 80090de:	9304      	str	r3, [sp, #16]
 80090e0:	46a2      	mov	sl, r4
 80090e2:	e7d2      	b.n	800908a <_vfiprintf_r+0xe2>
 80090e4:	9b03      	ldr	r3, [sp, #12]
 80090e6:	1d19      	adds	r1, r3, #4
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	9103      	str	r1, [sp, #12]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	bfbb      	ittet	lt
 80090f0:	425b      	neglt	r3, r3
 80090f2:	f042 0202 	orrlt.w	r2, r2, #2
 80090f6:	9307      	strge	r3, [sp, #28]
 80090f8:	9307      	strlt	r3, [sp, #28]
 80090fa:	bfb8      	it	lt
 80090fc:	9204      	strlt	r2, [sp, #16]
 80090fe:	7823      	ldrb	r3, [r4, #0]
 8009100:	2b2e      	cmp	r3, #46	; 0x2e
 8009102:	d10c      	bne.n	800911e <_vfiprintf_r+0x176>
 8009104:	7863      	ldrb	r3, [r4, #1]
 8009106:	2b2a      	cmp	r3, #42	; 0x2a
 8009108:	d135      	bne.n	8009176 <_vfiprintf_r+0x1ce>
 800910a:	9b03      	ldr	r3, [sp, #12]
 800910c:	1d1a      	adds	r2, r3, #4
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	9203      	str	r2, [sp, #12]
 8009112:	2b00      	cmp	r3, #0
 8009114:	bfb8      	it	lt
 8009116:	f04f 33ff 	movlt.w	r3, #4294967295
 800911a:	3402      	adds	r4, #2
 800911c:	9305      	str	r3, [sp, #20]
 800911e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009204 <_vfiprintf_r+0x25c>
 8009122:	7821      	ldrb	r1, [r4, #0]
 8009124:	2203      	movs	r2, #3
 8009126:	4650      	mov	r0, sl
 8009128:	f7f7 f87a 	bl	8000220 <memchr>
 800912c:	b140      	cbz	r0, 8009140 <_vfiprintf_r+0x198>
 800912e:	2340      	movs	r3, #64	; 0x40
 8009130:	eba0 000a 	sub.w	r0, r0, sl
 8009134:	fa03 f000 	lsl.w	r0, r3, r0
 8009138:	9b04      	ldr	r3, [sp, #16]
 800913a:	4303      	orrs	r3, r0
 800913c:	3401      	adds	r4, #1
 800913e:	9304      	str	r3, [sp, #16]
 8009140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009144:	482c      	ldr	r0, [pc, #176]	; (80091f8 <_vfiprintf_r+0x250>)
 8009146:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800914a:	2206      	movs	r2, #6
 800914c:	f7f7 f868 	bl	8000220 <memchr>
 8009150:	2800      	cmp	r0, #0
 8009152:	d03f      	beq.n	80091d4 <_vfiprintf_r+0x22c>
 8009154:	4b29      	ldr	r3, [pc, #164]	; (80091fc <_vfiprintf_r+0x254>)
 8009156:	bb1b      	cbnz	r3, 80091a0 <_vfiprintf_r+0x1f8>
 8009158:	9b03      	ldr	r3, [sp, #12]
 800915a:	3307      	adds	r3, #7
 800915c:	f023 0307 	bic.w	r3, r3, #7
 8009160:	3308      	adds	r3, #8
 8009162:	9303      	str	r3, [sp, #12]
 8009164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009166:	443b      	add	r3, r7
 8009168:	9309      	str	r3, [sp, #36]	; 0x24
 800916a:	e767      	b.n	800903c <_vfiprintf_r+0x94>
 800916c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009170:	460c      	mov	r4, r1
 8009172:	2001      	movs	r0, #1
 8009174:	e7a5      	b.n	80090c2 <_vfiprintf_r+0x11a>
 8009176:	2300      	movs	r3, #0
 8009178:	3401      	adds	r4, #1
 800917a:	9305      	str	r3, [sp, #20]
 800917c:	4619      	mov	r1, r3
 800917e:	f04f 0c0a 	mov.w	ip, #10
 8009182:	4620      	mov	r0, r4
 8009184:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009188:	3a30      	subs	r2, #48	; 0x30
 800918a:	2a09      	cmp	r2, #9
 800918c:	d903      	bls.n	8009196 <_vfiprintf_r+0x1ee>
 800918e:	2b00      	cmp	r3, #0
 8009190:	d0c5      	beq.n	800911e <_vfiprintf_r+0x176>
 8009192:	9105      	str	r1, [sp, #20]
 8009194:	e7c3      	b.n	800911e <_vfiprintf_r+0x176>
 8009196:	fb0c 2101 	mla	r1, ip, r1, r2
 800919a:	4604      	mov	r4, r0
 800919c:	2301      	movs	r3, #1
 800919e:	e7f0      	b.n	8009182 <_vfiprintf_r+0x1da>
 80091a0:	ab03      	add	r3, sp, #12
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	462a      	mov	r2, r5
 80091a6:	4b16      	ldr	r3, [pc, #88]	; (8009200 <_vfiprintf_r+0x258>)
 80091a8:	a904      	add	r1, sp, #16
 80091aa:	4630      	mov	r0, r6
 80091ac:	f7fe f890 	bl	80072d0 <_printf_float>
 80091b0:	4607      	mov	r7, r0
 80091b2:	1c78      	adds	r0, r7, #1
 80091b4:	d1d6      	bne.n	8009164 <_vfiprintf_r+0x1bc>
 80091b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091b8:	07d9      	lsls	r1, r3, #31
 80091ba:	d405      	bmi.n	80091c8 <_vfiprintf_r+0x220>
 80091bc:	89ab      	ldrh	r3, [r5, #12]
 80091be:	059a      	lsls	r2, r3, #22
 80091c0:	d402      	bmi.n	80091c8 <_vfiprintf_r+0x220>
 80091c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091c4:	f7fa f847 	bl	8003256 <__retarget_lock_release_recursive>
 80091c8:	89ab      	ldrh	r3, [r5, #12]
 80091ca:	065b      	lsls	r3, r3, #25
 80091cc:	f53f af12 	bmi.w	8008ff4 <_vfiprintf_r+0x4c>
 80091d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091d2:	e711      	b.n	8008ff8 <_vfiprintf_r+0x50>
 80091d4:	ab03      	add	r3, sp, #12
 80091d6:	9300      	str	r3, [sp, #0]
 80091d8:	462a      	mov	r2, r5
 80091da:	4b09      	ldr	r3, [pc, #36]	; (8009200 <_vfiprintf_r+0x258>)
 80091dc:	a904      	add	r1, sp, #16
 80091de:	4630      	mov	r0, r6
 80091e0:	f7fe fb1a 	bl	8007818 <_printf_i>
 80091e4:	e7e4      	b.n	80091b0 <_vfiprintf_r+0x208>
 80091e6:	bf00      	nop
 80091e8:	08009dac 	.word	0x08009dac
 80091ec:	08009dcc 	.word	0x08009dcc
 80091f0:	08009d8c 	.word	0x08009d8c
 80091f4:	08009c7a 	.word	0x08009c7a
 80091f8:	08009c84 	.word	0x08009c84
 80091fc:	080072d1 	.word	0x080072d1
 8009200:	08008f83 	.word	0x08008f83
 8009204:	08009c80 	.word	0x08009c80

08009208 <__swbuf_r>:
 8009208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920a:	460e      	mov	r6, r1
 800920c:	4614      	mov	r4, r2
 800920e:	4605      	mov	r5, r0
 8009210:	b118      	cbz	r0, 800921a <__swbuf_r+0x12>
 8009212:	6983      	ldr	r3, [r0, #24]
 8009214:	b90b      	cbnz	r3, 800921a <__swbuf_r+0x12>
 8009216:	f000 f9e7 	bl	80095e8 <__sinit>
 800921a:	4b21      	ldr	r3, [pc, #132]	; (80092a0 <__swbuf_r+0x98>)
 800921c:	429c      	cmp	r4, r3
 800921e:	d12b      	bne.n	8009278 <__swbuf_r+0x70>
 8009220:	686c      	ldr	r4, [r5, #4]
 8009222:	69a3      	ldr	r3, [r4, #24]
 8009224:	60a3      	str	r3, [r4, #8]
 8009226:	89a3      	ldrh	r3, [r4, #12]
 8009228:	071a      	lsls	r2, r3, #28
 800922a:	d52f      	bpl.n	800928c <__swbuf_r+0x84>
 800922c:	6923      	ldr	r3, [r4, #16]
 800922e:	b36b      	cbz	r3, 800928c <__swbuf_r+0x84>
 8009230:	6923      	ldr	r3, [r4, #16]
 8009232:	6820      	ldr	r0, [r4, #0]
 8009234:	1ac0      	subs	r0, r0, r3
 8009236:	6963      	ldr	r3, [r4, #20]
 8009238:	b2f6      	uxtb	r6, r6
 800923a:	4283      	cmp	r3, r0
 800923c:	4637      	mov	r7, r6
 800923e:	dc04      	bgt.n	800924a <__swbuf_r+0x42>
 8009240:	4621      	mov	r1, r4
 8009242:	4628      	mov	r0, r5
 8009244:	f000 f93c 	bl	80094c0 <_fflush_r>
 8009248:	bb30      	cbnz	r0, 8009298 <__swbuf_r+0x90>
 800924a:	68a3      	ldr	r3, [r4, #8]
 800924c:	3b01      	subs	r3, #1
 800924e:	60a3      	str	r3, [r4, #8]
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	1c5a      	adds	r2, r3, #1
 8009254:	6022      	str	r2, [r4, #0]
 8009256:	701e      	strb	r6, [r3, #0]
 8009258:	6963      	ldr	r3, [r4, #20]
 800925a:	3001      	adds	r0, #1
 800925c:	4283      	cmp	r3, r0
 800925e:	d004      	beq.n	800926a <__swbuf_r+0x62>
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	07db      	lsls	r3, r3, #31
 8009264:	d506      	bpl.n	8009274 <__swbuf_r+0x6c>
 8009266:	2e0a      	cmp	r6, #10
 8009268:	d104      	bne.n	8009274 <__swbuf_r+0x6c>
 800926a:	4621      	mov	r1, r4
 800926c:	4628      	mov	r0, r5
 800926e:	f000 f927 	bl	80094c0 <_fflush_r>
 8009272:	b988      	cbnz	r0, 8009298 <__swbuf_r+0x90>
 8009274:	4638      	mov	r0, r7
 8009276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009278:	4b0a      	ldr	r3, [pc, #40]	; (80092a4 <__swbuf_r+0x9c>)
 800927a:	429c      	cmp	r4, r3
 800927c:	d101      	bne.n	8009282 <__swbuf_r+0x7a>
 800927e:	68ac      	ldr	r4, [r5, #8]
 8009280:	e7cf      	b.n	8009222 <__swbuf_r+0x1a>
 8009282:	4b09      	ldr	r3, [pc, #36]	; (80092a8 <__swbuf_r+0xa0>)
 8009284:	429c      	cmp	r4, r3
 8009286:	bf08      	it	eq
 8009288:	68ec      	ldreq	r4, [r5, #12]
 800928a:	e7ca      	b.n	8009222 <__swbuf_r+0x1a>
 800928c:	4621      	mov	r1, r4
 800928e:	4628      	mov	r0, r5
 8009290:	f000 f81a 	bl	80092c8 <__swsetup_r>
 8009294:	2800      	cmp	r0, #0
 8009296:	d0cb      	beq.n	8009230 <__swbuf_r+0x28>
 8009298:	f04f 37ff 	mov.w	r7, #4294967295
 800929c:	e7ea      	b.n	8009274 <__swbuf_r+0x6c>
 800929e:	bf00      	nop
 80092a0:	08009dac 	.word	0x08009dac
 80092a4:	08009dcc 	.word	0x08009dcc
 80092a8:	08009d8c 	.word	0x08009d8c

080092ac <__ascii_wctomb>:
 80092ac:	b149      	cbz	r1, 80092c2 <__ascii_wctomb+0x16>
 80092ae:	2aff      	cmp	r2, #255	; 0xff
 80092b0:	bf85      	ittet	hi
 80092b2:	238a      	movhi	r3, #138	; 0x8a
 80092b4:	6003      	strhi	r3, [r0, #0]
 80092b6:	700a      	strbls	r2, [r1, #0]
 80092b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80092bc:	bf98      	it	ls
 80092be:	2001      	movls	r0, #1
 80092c0:	4770      	bx	lr
 80092c2:	4608      	mov	r0, r1
 80092c4:	4770      	bx	lr
	...

080092c8 <__swsetup_r>:
 80092c8:	4b32      	ldr	r3, [pc, #200]	; (8009394 <__swsetup_r+0xcc>)
 80092ca:	b570      	push	{r4, r5, r6, lr}
 80092cc:	681d      	ldr	r5, [r3, #0]
 80092ce:	4606      	mov	r6, r0
 80092d0:	460c      	mov	r4, r1
 80092d2:	b125      	cbz	r5, 80092de <__swsetup_r+0x16>
 80092d4:	69ab      	ldr	r3, [r5, #24]
 80092d6:	b913      	cbnz	r3, 80092de <__swsetup_r+0x16>
 80092d8:	4628      	mov	r0, r5
 80092da:	f000 f985 	bl	80095e8 <__sinit>
 80092de:	4b2e      	ldr	r3, [pc, #184]	; (8009398 <__swsetup_r+0xd0>)
 80092e0:	429c      	cmp	r4, r3
 80092e2:	d10f      	bne.n	8009304 <__swsetup_r+0x3c>
 80092e4:	686c      	ldr	r4, [r5, #4]
 80092e6:	89a3      	ldrh	r3, [r4, #12]
 80092e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092ec:	0719      	lsls	r1, r3, #28
 80092ee:	d42c      	bmi.n	800934a <__swsetup_r+0x82>
 80092f0:	06dd      	lsls	r5, r3, #27
 80092f2:	d411      	bmi.n	8009318 <__swsetup_r+0x50>
 80092f4:	2309      	movs	r3, #9
 80092f6:	6033      	str	r3, [r6, #0]
 80092f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80092fc:	81a3      	strh	r3, [r4, #12]
 80092fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009302:	e03e      	b.n	8009382 <__swsetup_r+0xba>
 8009304:	4b25      	ldr	r3, [pc, #148]	; (800939c <__swsetup_r+0xd4>)
 8009306:	429c      	cmp	r4, r3
 8009308:	d101      	bne.n	800930e <__swsetup_r+0x46>
 800930a:	68ac      	ldr	r4, [r5, #8]
 800930c:	e7eb      	b.n	80092e6 <__swsetup_r+0x1e>
 800930e:	4b24      	ldr	r3, [pc, #144]	; (80093a0 <__swsetup_r+0xd8>)
 8009310:	429c      	cmp	r4, r3
 8009312:	bf08      	it	eq
 8009314:	68ec      	ldreq	r4, [r5, #12]
 8009316:	e7e6      	b.n	80092e6 <__swsetup_r+0x1e>
 8009318:	0758      	lsls	r0, r3, #29
 800931a:	d512      	bpl.n	8009342 <__swsetup_r+0x7a>
 800931c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800931e:	b141      	cbz	r1, 8009332 <__swsetup_r+0x6a>
 8009320:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009324:	4299      	cmp	r1, r3
 8009326:	d002      	beq.n	800932e <__swsetup_r+0x66>
 8009328:	4630      	mov	r0, r6
 800932a:	f7fd fe87 	bl	800703c <_free_r>
 800932e:	2300      	movs	r3, #0
 8009330:	6363      	str	r3, [r4, #52]	; 0x34
 8009332:	89a3      	ldrh	r3, [r4, #12]
 8009334:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009338:	81a3      	strh	r3, [r4, #12]
 800933a:	2300      	movs	r3, #0
 800933c:	6063      	str	r3, [r4, #4]
 800933e:	6923      	ldr	r3, [r4, #16]
 8009340:	6023      	str	r3, [r4, #0]
 8009342:	89a3      	ldrh	r3, [r4, #12]
 8009344:	f043 0308 	orr.w	r3, r3, #8
 8009348:	81a3      	strh	r3, [r4, #12]
 800934a:	6923      	ldr	r3, [r4, #16]
 800934c:	b94b      	cbnz	r3, 8009362 <__swsetup_r+0x9a>
 800934e:	89a3      	ldrh	r3, [r4, #12]
 8009350:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009358:	d003      	beq.n	8009362 <__swsetup_r+0x9a>
 800935a:	4621      	mov	r1, r4
 800935c:	4630      	mov	r0, r6
 800935e:	f000 fa05 	bl	800976c <__smakebuf_r>
 8009362:	89a0      	ldrh	r0, [r4, #12]
 8009364:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009368:	f010 0301 	ands.w	r3, r0, #1
 800936c:	d00a      	beq.n	8009384 <__swsetup_r+0xbc>
 800936e:	2300      	movs	r3, #0
 8009370:	60a3      	str	r3, [r4, #8]
 8009372:	6963      	ldr	r3, [r4, #20]
 8009374:	425b      	negs	r3, r3
 8009376:	61a3      	str	r3, [r4, #24]
 8009378:	6923      	ldr	r3, [r4, #16]
 800937a:	b943      	cbnz	r3, 800938e <__swsetup_r+0xc6>
 800937c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009380:	d1ba      	bne.n	80092f8 <__swsetup_r+0x30>
 8009382:	bd70      	pop	{r4, r5, r6, pc}
 8009384:	0781      	lsls	r1, r0, #30
 8009386:	bf58      	it	pl
 8009388:	6963      	ldrpl	r3, [r4, #20]
 800938a:	60a3      	str	r3, [r4, #8]
 800938c:	e7f4      	b.n	8009378 <__swsetup_r+0xb0>
 800938e:	2000      	movs	r0, #0
 8009390:	e7f7      	b.n	8009382 <__swsetup_r+0xba>
 8009392:	bf00      	nop
 8009394:	2000000c 	.word	0x2000000c
 8009398:	08009dac 	.word	0x08009dac
 800939c:	08009dcc 	.word	0x08009dcc
 80093a0:	08009d8c 	.word	0x08009d8c

080093a4 <abort>:
 80093a4:	b508      	push	{r3, lr}
 80093a6:	2006      	movs	r0, #6
 80093a8:	f000 fa48 	bl	800983c <raise>
 80093ac:	2001      	movs	r0, #1
 80093ae:	f7f9 fb9b 	bl	8002ae8 <_exit>
	...

080093b4 <__sflush_r>:
 80093b4:	898a      	ldrh	r2, [r1, #12]
 80093b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ba:	4605      	mov	r5, r0
 80093bc:	0710      	lsls	r0, r2, #28
 80093be:	460c      	mov	r4, r1
 80093c0:	d458      	bmi.n	8009474 <__sflush_r+0xc0>
 80093c2:	684b      	ldr	r3, [r1, #4]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	dc05      	bgt.n	80093d4 <__sflush_r+0x20>
 80093c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	dc02      	bgt.n	80093d4 <__sflush_r+0x20>
 80093ce:	2000      	movs	r0, #0
 80093d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093d6:	2e00      	cmp	r6, #0
 80093d8:	d0f9      	beq.n	80093ce <__sflush_r+0x1a>
 80093da:	2300      	movs	r3, #0
 80093dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80093e0:	682f      	ldr	r7, [r5, #0]
 80093e2:	602b      	str	r3, [r5, #0]
 80093e4:	d032      	beq.n	800944c <__sflush_r+0x98>
 80093e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80093e8:	89a3      	ldrh	r3, [r4, #12]
 80093ea:	075a      	lsls	r2, r3, #29
 80093ec:	d505      	bpl.n	80093fa <__sflush_r+0x46>
 80093ee:	6863      	ldr	r3, [r4, #4]
 80093f0:	1ac0      	subs	r0, r0, r3
 80093f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80093f4:	b10b      	cbz	r3, 80093fa <__sflush_r+0x46>
 80093f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093f8:	1ac0      	subs	r0, r0, r3
 80093fa:	2300      	movs	r3, #0
 80093fc:	4602      	mov	r2, r0
 80093fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009400:	6a21      	ldr	r1, [r4, #32]
 8009402:	4628      	mov	r0, r5
 8009404:	47b0      	blx	r6
 8009406:	1c43      	adds	r3, r0, #1
 8009408:	89a3      	ldrh	r3, [r4, #12]
 800940a:	d106      	bne.n	800941a <__sflush_r+0x66>
 800940c:	6829      	ldr	r1, [r5, #0]
 800940e:	291d      	cmp	r1, #29
 8009410:	d82c      	bhi.n	800946c <__sflush_r+0xb8>
 8009412:	4a2a      	ldr	r2, [pc, #168]	; (80094bc <__sflush_r+0x108>)
 8009414:	40ca      	lsrs	r2, r1
 8009416:	07d6      	lsls	r6, r2, #31
 8009418:	d528      	bpl.n	800946c <__sflush_r+0xb8>
 800941a:	2200      	movs	r2, #0
 800941c:	6062      	str	r2, [r4, #4]
 800941e:	04d9      	lsls	r1, r3, #19
 8009420:	6922      	ldr	r2, [r4, #16]
 8009422:	6022      	str	r2, [r4, #0]
 8009424:	d504      	bpl.n	8009430 <__sflush_r+0x7c>
 8009426:	1c42      	adds	r2, r0, #1
 8009428:	d101      	bne.n	800942e <__sflush_r+0x7a>
 800942a:	682b      	ldr	r3, [r5, #0]
 800942c:	b903      	cbnz	r3, 8009430 <__sflush_r+0x7c>
 800942e:	6560      	str	r0, [r4, #84]	; 0x54
 8009430:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009432:	602f      	str	r7, [r5, #0]
 8009434:	2900      	cmp	r1, #0
 8009436:	d0ca      	beq.n	80093ce <__sflush_r+0x1a>
 8009438:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800943c:	4299      	cmp	r1, r3
 800943e:	d002      	beq.n	8009446 <__sflush_r+0x92>
 8009440:	4628      	mov	r0, r5
 8009442:	f7fd fdfb 	bl	800703c <_free_r>
 8009446:	2000      	movs	r0, #0
 8009448:	6360      	str	r0, [r4, #52]	; 0x34
 800944a:	e7c1      	b.n	80093d0 <__sflush_r+0x1c>
 800944c:	6a21      	ldr	r1, [r4, #32]
 800944e:	2301      	movs	r3, #1
 8009450:	4628      	mov	r0, r5
 8009452:	47b0      	blx	r6
 8009454:	1c41      	adds	r1, r0, #1
 8009456:	d1c7      	bne.n	80093e8 <__sflush_r+0x34>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d0c4      	beq.n	80093e8 <__sflush_r+0x34>
 800945e:	2b1d      	cmp	r3, #29
 8009460:	d001      	beq.n	8009466 <__sflush_r+0xb2>
 8009462:	2b16      	cmp	r3, #22
 8009464:	d101      	bne.n	800946a <__sflush_r+0xb6>
 8009466:	602f      	str	r7, [r5, #0]
 8009468:	e7b1      	b.n	80093ce <__sflush_r+0x1a>
 800946a:	89a3      	ldrh	r3, [r4, #12]
 800946c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009470:	81a3      	strh	r3, [r4, #12]
 8009472:	e7ad      	b.n	80093d0 <__sflush_r+0x1c>
 8009474:	690f      	ldr	r7, [r1, #16]
 8009476:	2f00      	cmp	r7, #0
 8009478:	d0a9      	beq.n	80093ce <__sflush_r+0x1a>
 800947a:	0793      	lsls	r3, r2, #30
 800947c:	680e      	ldr	r6, [r1, #0]
 800947e:	bf08      	it	eq
 8009480:	694b      	ldreq	r3, [r1, #20]
 8009482:	600f      	str	r7, [r1, #0]
 8009484:	bf18      	it	ne
 8009486:	2300      	movne	r3, #0
 8009488:	eba6 0807 	sub.w	r8, r6, r7
 800948c:	608b      	str	r3, [r1, #8]
 800948e:	f1b8 0f00 	cmp.w	r8, #0
 8009492:	dd9c      	ble.n	80093ce <__sflush_r+0x1a>
 8009494:	6a21      	ldr	r1, [r4, #32]
 8009496:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009498:	4643      	mov	r3, r8
 800949a:	463a      	mov	r2, r7
 800949c:	4628      	mov	r0, r5
 800949e:	47b0      	blx	r6
 80094a0:	2800      	cmp	r0, #0
 80094a2:	dc06      	bgt.n	80094b2 <__sflush_r+0xfe>
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295
 80094b0:	e78e      	b.n	80093d0 <__sflush_r+0x1c>
 80094b2:	4407      	add	r7, r0
 80094b4:	eba8 0800 	sub.w	r8, r8, r0
 80094b8:	e7e9      	b.n	800948e <__sflush_r+0xda>
 80094ba:	bf00      	nop
 80094bc:	20400001 	.word	0x20400001

080094c0 <_fflush_r>:
 80094c0:	b538      	push	{r3, r4, r5, lr}
 80094c2:	690b      	ldr	r3, [r1, #16]
 80094c4:	4605      	mov	r5, r0
 80094c6:	460c      	mov	r4, r1
 80094c8:	b913      	cbnz	r3, 80094d0 <_fflush_r+0x10>
 80094ca:	2500      	movs	r5, #0
 80094cc:	4628      	mov	r0, r5
 80094ce:	bd38      	pop	{r3, r4, r5, pc}
 80094d0:	b118      	cbz	r0, 80094da <_fflush_r+0x1a>
 80094d2:	6983      	ldr	r3, [r0, #24]
 80094d4:	b90b      	cbnz	r3, 80094da <_fflush_r+0x1a>
 80094d6:	f000 f887 	bl	80095e8 <__sinit>
 80094da:	4b14      	ldr	r3, [pc, #80]	; (800952c <_fflush_r+0x6c>)
 80094dc:	429c      	cmp	r4, r3
 80094de:	d11b      	bne.n	8009518 <_fflush_r+0x58>
 80094e0:	686c      	ldr	r4, [r5, #4]
 80094e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d0ef      	beq.n	80094ca <_fflush_r+0xa>
 80094ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80094ec:	07d0      	lsls	r0, r2, #31
 80094ee:	d404      	bmi.n	80094fa <_fflush_r+0x3a>
 80094f0:	0599      	lsls	r1, r3, #22
 80094f2:	d402      	bmi.n	80094fa <_fflush_r+0x3a>
 80094f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094f6:	f7f9 fe9a 	bl	800322e <__retarget_lock_acquire_recursive>
 80094fa:	4628      	mov	r0, r5
 80094fc:	4621      	mov	r1, r4
 80094fe:	f7ff ff59 	bl	80093b4 <__sflush_r>
 8009502:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009504:	07da      	lsls	r2, r3, #31
 8009506:	4605      	mov	r5, r0
 8009508:	d4e0      	bmi.n	80094cc <_fflush_r+0xc>
 800950a:	89a3      	ldrh	r3, [r4, #12]
 800950c:	059b      	lsls	r3, r3, #22
 800950e:	d4dd      	bmi.n	80094cc <_fflush_r+0xc>
 8009510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009512:	f7f9 fea0 	bl	8003256 <__retarget_lock_release_recursive>
 8009516:	e7d9      	b.n	80094cc <_fflush_r+0xc>
 8009518:	4b05      	ldr	r3, [pc, #20]	; (8009530 <_fflush_r+0x70>)
 800951a:	429c      	cmp	r4, r3
 800951c:	d101      	bne.n	8009522 <_fflush_r+0x62>
 800951e:	68ac      	ldr	r4, [r5, #8]
 8009520:	e7df      	b.n	80094e2 <_fflush_r+0x22>
 8009522:	4b04      	ldr	r3, [pc, #16]	; (8009534 <_fflush_r+0x74>)
 8009524:	429c      	cmp	r4, r3
 8009526:	bf08      	it	eq
 8009528:	68ec      	ldreq	r4, [r5, #12]
 800952a:	e7da      	b.n	80094e2 <_fflush_r+0x22>
 800952c:	08009dac 	.word	0x08009dac
 8009530:	08009dcc 	.word	0x08009dcc
 8009534:	08009d8c 	.word	0x08009d8c

08009538 <std>:
 8009538:	2300      	movs	r3, #0
 800953a:	b510      	push	{r4, lr}
 800953c:	4604      	mov	r4, r0
 800953e:	e9c0 3300 	strd	r3, r3, [r0]
 8009542:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009546:	6083      	str	r3, [r0, #8]
 8009548:	8181      	strh	r1, [r0, #12]
 800954a:	6643      	str	r3, [r0, #100]	; 0x64
 800954c:	81c2      	strh	r2, [r0, #14]
 800954e:	6183      	str	r3, [r0, #24]
 8009550:	4619      	mov	r1, r3
 8009552:	2208      	movs	r2, #8
 8009554:	305c      	adds	r0, #92	; 0x5c
 8009556:	f7fd fd69 	bl	800702c <memset>
 800955a:	4b05      	ldr	r3, [pc, #20]	; (8009570 <std+0x38>)
 800955c:	6263      	str	r3, [r4, #36]	; 0x24
 800955e:	4b05      	ldr	r3, [pc, #20]	; (8009574 <std+0x3c>)
 8009560:	62a3      	str	r3, [r4, #40]	; 0x28
 8009562:	4b05      	ldr	r3, [pc, #20]	; (8009578 <std+0x40>)
 8009564:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009566:	4b05      	ldr	r3, [pc, #20]	; (800957c <std+0x44>)
 8009568:	6224      	str	r4, [r4, #32]
 800956a:	6323      	str	r3, [r4, #48]	; 0x30
 800956c:	bd10      	pop	{r4, pc}
 800956e:	bf00      	nop
 8009570:	08009875 	.word	0x08009875
 8009574:	08009897 	.word	0x08009897
 8009578:	080098cf 	.word	0x080098cf
 800957c:	080098f3 	.word	0x080098f3

08009580 <_cleanup_r>:
 8009580:	4901      	ldr	r1, [pc, #4]	; (8009588 <_cleanup_r+0x8>)
 8009582:	f000 b8af 	b.w	80096e4 <_fwalk_reent>
 8009586:	bf00      	nop
 8009588:	080094c1 	.word	0x080094c1

0800958c <__sfmoreglue>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	1e4a      	subs	r2, r1, #1
 8009590:	2568      	movs	r5, #104	; 0x68
 8009592:	4355      	muls	r5, r2
 8009594:	460e      	mov	r6, r1
 8009596:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800959a:	f7fd fd9f 	bl	80070dc <_malloc_r>
 800959e:	4604      	mov	r4, r0
 80095a0:	b140      	cbz	r0, 80095b4 <__sfmoreglue+0x28>
 80095a2:	2100      	movs	r1, #0
 80095a4:	e9c0 1600 	strd	r1, r6, [r0]
 80095a8:	300c      	adds	r0, #12
 80095aa:	60a0      	str	r0, [r4, #8]
 80095ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80095b0:	f7fd fd3c 	bl	800702c <memset>
 80095b4:	4620      	mov	r0, r4
 80095b6:	bd70      	pop	{r4, r5, r6, pc}

080095b8 <__sfp_lock_acquire>:
 80095b8:	4801      	ldr	r0, [pc, #4]	; (80095c0 <__sfp_lock_acquire+0x8>)
 80095ba:	f7f9 be38 	b.w	800322e <__retarget_lock_acquire_recursive>
 80095be:	bf00      	nop
 80095c0:	20000200 	.word	0x20000200

080095c4 <__sfp_lock_release>:
 80095c4:	4801      	ldr	r0, [pc, #4]	; (80095cc <__sfp_lock_release+0x8>)
 80095c6:	f7f9 be46 	b.w	8003256 <__retarget_lock_release_recursive>
 80095ca:	bf00      	nop
 80095cc:	20000200 	.word	0x20000200

080095d0 <__sinit_lock_acquire>:
 80095d0:	4801      	ldr	r0, [pc, #4]	; (80095d8 <__sinit_lock_acquire+0x8>)
 80095d2:	f7f9 be2c 	b.w	800322e <__retarget_lock_acquire_recursive>
 80095d6:	bf00      	nop
 80095d8:	200001fc 	.word	0x200001fc

080095dc <__sinit_lock_release>:
 80095dc:	4801      	ldr	r0, [pc, #4]	; (80095e4 <__sinit_lock_release+0x8>)
 80095de:	f7f9 be3a 	b.w	8003256 <__retarget_lock_release_recursive>
 80095e2:	bf00      	nop
 80095e4:	200001fc 	.word	0x200001fc

080095e8 <__sinit>:
 80095e8:	b510      	push	{r4, lr}
 80095ea:	4604      	mov	r4, r0
 80095ec:	f7ff fff0 	bl	80095d0 <__sinit_lock_acquire>
 80095f0:	69a3      	ldr	r3, [r4, #24]
 80095f2:	b11b      	cbz	r3, 80095fc <__sinit+0x14>
 80095f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095f8:	f7ff bff0 	b.w	80095dc <__sinit_lock_release>
 80095fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009600:	6523      	str	r3, [r4, #80]	; 0x50
 8009602:	4b13      	ldr	r3, [pc, #76]	; (8009650 <__sinit+0x68>)
 8009604:	4a13      	ldr	r2, [pc, #76]	; (8009654 <__sinit+0x6c>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	62a2      	str	r2, [r4, #40]	; 0x28
 800960a:	42a3      	cmp	r3, r4
 800960c:	bf04      	itt	eq
 800960e:	2301      	moveq	r3, #1
 8009610:	61a3      	streq	r3, [r4, #24]
 8009612:	4620      	mov	r0, r4
 8009614:	f000 f820 	bl	8009658 <__sfp>
 8009618:	6060      	str	r0, [r4, #4]
 800961a:	4620      	mov	r0, r4
 800961c:	f000 f81c 	bl	8009658 <__sfp>
 8009620:	60a0      	str	r0, [r4, #8]
 8009622:	4620      	mov	r0, r4
 8009624:	f000 f818 	bl	8009658 <__sfp>
 8009628:	2200      	movs	r2, #0
 800962a:	60e0      	str	r0, [r4, #12]
 800962c:	2104      	movs	r1, #4
 800962e:	6860      	ldr	r0, [r4, #4]
 8009630:	f7ff ff82 	bl	8009538 <std>
 8009634:	68a0      	ldr	r0, [r4, #8]
 8009636:	2201      	movs	r2, #1
 8009638:	2109      	movs	r1, #9
 800963a:	f7ff ff7d 	bl	8009538 <std>
 800963e:	68e0      	ldr	r0, [r4, #12]
 8009640:	2202      	movs	r2, #2
 8009642:	2112      	movs	r1, #18
 8009644:	f7ff ff78 	bl	8009538 <std>
 8009648:	2301      	movs	r3, #1
 800964a:	61a3      	str	r3, [r4, #24]
 800964c:	e7d2      	b.n	80095f4 <__sinit+0xc>
 800964e:	bf00      	nop
 8009650:	08009a08 	.word	0x08009a08
 8009654:	08009581 	.word	0x08009581

08009658 <__sfp>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	4607      	mov	r7, r0
 800965c:	f7ff ffac 	bl	80095b8 <__sfp_lock_acquire>
 8009660:	4b1e      	ldr	r3, [pc, #120]	; (80096dc <__sfp+0x84>)
 8009662:	681e      	ldr	r6, [r3, #0]
 8009664:	69b3      	ldr	r3, [r6, #24]
 8009666:	b913      	cbnz	r3, 800966e <__sfp+0x16>
 8009668:	4630      	mov	r0, r6
 800966a:	f7ff ffbd 	bl	80095e8 <__sinit>
 800966e:	3648      	adds	r6, #72	; 0x48
 8009670:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009674:	3b01      	subs	r3, #1
 8009676:	d503      	bpl.n	8009680 <__sfp+0x28>
 8009678:	6833      	ldr	r3, [r6, #0]
 800967a:	b30b      	cbz	r3, 80096c0 <__sfp+0x68>
 800967c:	6836      	ldr	r6, [r6, #0]
 800967e:	e7f7      	b.n	8009670 <__sfp+0x18>
 8009680:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009684:	b9d5      	cbnz	r5, 80096bc <__sfp+0x64>
 8009686:	4b16      	ldr	r3, [pc, #88]	; (80096e0 <__sfp+0x88>)
 8009688:	60e3      	str	r3, [r4, #12]
 800968a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800968e:	6665      	str	r5, [r4, #100]	; 0x64
 8009690:	f7f9 fda7 	bl	80031e2 <__retarget_lock_init_recursive>
 8009694:	f7ff ff96 	bl	80095c4 <__sfp_lock_release>
 8009698:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800969c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80096a0:	6025      	str	r5, [r4, #0]
 80096a2:	61a5      	str	r5, [r4, #24]
 80096a4:	2208      	movs	r2, #8
 80096a6:	4629      	mov	r1, r5
 80096a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80096ac:	f7fd fcbe 	bl	800702c <memset>
 80096b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80096b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80096b8:	4620      	mov	r0, r4
 80096ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096bc:	3468      	adds	r4, #104	; 0x68
 80096be:	e7d9      	b.n	8009674 <__sfp+0x1c>
 80096c0:	2104      	movs	r1, #4
 80096c2:	4638      	mov	r0, r7
 80096c4:	f7ff ff62 	bl	800958c <__sfmoreglue>
 80096c8:	4604      	mov	r4, r0
 80096ca:	6030      	str	r0, [r6, #0]
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d1d5      	bne.n	800967c <__sfp+0x24>
 80096d0:	f7ff ff78 	bl	80095c4 <__sfp_lock_release>
 80096d4:	230c      	movs	r3, #12
 80096d6:	603b      	str	r3, [r7, #0]
 80096d8:	e7ee      	b.n	80096b8 <__sfp+0x60>
 80096da:	bf00      	nop
 80096dc:	08009a08 	.word	0x08009a08
 80096e0:	ffff0001 	.word	0xffff0001

080096e4 <_fwalk_reent>:
 80096e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096e8:	4606      	mov	r6, r0
 80096ea:	4688      	mov	r8, r1
 80096ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80096f0:	2700      	movs	r7, #0
 80096f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096f6:	f1b9 0901 	subs.w	r9, r9, #1
 80096fa:	d505      	bpl.n	8009708 <_fwalk_reent+0x24>
 80096fc:	6824      	ldr	r4, [r4, #0]
 80096fe:	2c00      	cmp	r4, #0
 8009700:	d1f7      	bne.n	80096f2 <_fwalk_reent+0xe>
 8009702:	4638      	mov	r0, r7
 8009704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009708:	89ab      	ldrh	r3, [r5, #12]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d907      	bls.n	800971e <_fwalk_reent+0x3a>
 800970e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009712:	3301      	adds	r3, #1
 8009714:	d003      	beq.n	800971e <_fwalk_reent+0x3a>
 8009716:	4629      	mov	r1, r5
 8009718:	4630      	mov	r0, r6
 800971a:	47c0      	blx	r8
 800971c:	4307      	orrs	r7, r0
 800971e:	3568      	adds	r5, #104	; 0x68
 8009720:	e7e9      	b.n	80096f6 <_fwalk_reent+0x12>

08009722 <__swhatbuf_r>:
 8009722:	b570      	push	{r4, r5, r6, lr}
 8009724:	460e      	mov	r6, r1
 8009726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800972a:	2900      	cmp	r1, #0
 800972c:	b096      	sub	sp, #88	; 0x58
 800972e:	4614      	mov	r4, r2
 8009730:	461d      	mov	r5, r3
 8009732:	da07      	bge.n	8009744 <__swhatbuf_r+0x22>
 8009734:	2300      	movs	r3, #0
 8009736:	602b      	str	r3, [r5, #0]
 8009738:	89b3      	ldrh	r3, [r6, #12]
 800973a:	061a      	lsls	r2, r3, #24
 800973c:	d410      	bmi.n	8009760 <__swhatbuf_r+0x3e>
 800973e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009742:	e00e      	b.n	8009762 <__swhatbuf_r+0x40>
 8009744:	466a      	mov	r2, sp
 8009746:	f000 f8fb 	bl	8009940 <_fstat_r>
 800974a:	2800      	cmp	r0, #0
 800974c:	dbf2      	blt.n	8009734 <__swhatbuf_r+0x12>
 800974e:	9a01      	ldr	r2, [sp, #4]
 8009750:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009754:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009758:	425a      	negs	r2, r3
 800975a:	415a      	adcs	r2, r3
 800975c:	602a      	str	r2, [r5, #0]
 800975e:	e7ee      	b.n	800973e <__swhatbuf_r+0x1c>
 8009760:	2340      	movs	r3, #64	; 0x40
 8009762:	2000      	movs	r0, #0
 8009764:	6023      	str	r3, [r4, #0]
 8009766:	b016      	add	sp, #88	; 0x58
 8009768:	bd70      	pop	{r4, r5, r6, pc}
	...

0800976c <__smakebuf_r>:
 800976c:	898b      	ldrh	r3, [r1, #12]
 800976e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009770:	079d      	lsls	r5, r3, #30
 8009772:	4606      	mov	r6, r0
 8009774:	460c      	mov	r4, r1
 8009776:	d507      	bpl.n	8009788 <__smakebuf_r+0x1c>
 8009778:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	6123      	str	r3, [r4, #16]
 8009780:	2301      	movs	r3, #1
 8009782:	6163      	str	r3, [r4, #20]
 8009784:	b002      	add	sp, #8
 8009786:	bd70      	pop	{r4, r5, r6, pc}
 8009788:	ab01      	add	r3, sp, #4
 800978a:	466a      	mov	r2, sp
 800978c:	f7ff ffc9 	bl	8009722 <__swhatbuf_r>
 8009790:	9900      	ldr	r1, [sp, #0]
 8009792:	4605      	mov	r5, r0
 8009794:	4630      	mov	r0, r6
 8009796:	f7fd fca1 	bl	80070dc <_malloc_r>
 800979a:	b948      	cbnz	r0, 80097b0 <__smakebuf_r+0x44>
 800979c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097a0:	059a      	lsls	r2, r3, #22
 80097a2:	d4ef      	bmi.n	8009784 <__smakebuf_r+0x18>
 80097a4:	f023 0303 	bic.w	r3, r3, #3
 80097a8:	f043 0302 	orr.w	r3, r3, #2
 80097ac:	81a3      	strh	r3, [r4, #12]
 80097ae:	e7e3      	b.n	8009778 <__smakebuf_r+0xc>
 80097b0:	4b0d      	ldr	r3, [pc, #52]	; (80097e8 <__smakebuf_r+0x7c>)
 80097b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	6020      	str	r0, [r4, #0]
 80097b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097bc:	81a3      	strh	r3, [r4, #12]
 80097be:	9b00      	ldr	r3, [sp, #0]
 80097c0:	6163      	str	r3, [r4, #20]
 80097c2:	9b01      	ldr	r3, [sp, #4]
 80097c4:	6120      	str	r0, [r4, #16]
 80097c6:	b15b      	cbz	r3, 80097e0 <__smakebuf_r+0x74>
 80097c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097cc:	4630      	mov	r0, r6
 80097ce:	f000 f8c9 	bl	8009964 <_isatty_r>
 80097d2:	b128      	cbz	r0, 80097e0 <__smakebuf_r+0x74>
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	f023 0303 	bic.w	r3, r3, #3
 80097da:	f043 0301 	orr.w	r3, r3, #1
 80097de:	81a3      	strh	r3, [r4, #12]
 80097e0:	89a0      	ldrh	r0, [r4, #12]
 80097e2:	4305      	orrs	r5, r0
 80097e4:	81a5      	strh	r5, [r4, #12]
 80097e6:	e7cd      	b.n	8009784 <__smakebuf_r+0x18>
 80097e8:	08009581 	.word	0x08009581

080097ec <_raise_r>:
 80097ec:	291f      	cmp	r1, #31
 80097ee:	b538      	push	{r3, r4, r5, lr}
 80097f0:	4604      	mov	r4, r0
 80097f2:	460d      	mov	r5, r1
 80097f4:	d904      	bls.n	8009800 <_raise_r+0x14>
 80097f6:	2316      	movs	r3, #22
 80097f8:	6003      	str	r3, [r0, #0]
 80097fa:	f04f 30ff 	mov.w	r0, #4294967295
 80097fe:	bd38      	pop	{r3, r4, r5, pc}
 8009800:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009802:	b112      	cbz	r2, 800980a <_raise_r+0x1e>
 8009804:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009808:	b94b      	cbnz	r3, 800981e <_raise_r+0x32>
 800980a:	4620      	mov	r0, r4
 800980c:	f000 f830 	bl	8009870 <_getpid_r>
 8009810:	462a      	mov	r2, r5
 8009812:	4601      	mov	r1, r0
 8009814:	4620      	mov	r0, r4
 8009816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800981a:	f000 b817 	b.w	800984c <_kill_r>
 800981e:	2b01      	cmp	r3, #1
 8009820:	d00a      	beq.n	8009838 <_raise_r+0x4c>
 8009822:	1c59      	adds	r1, r3, #1
 8009824:	d103      	bne.n	800982e <_raise_r+0x42>
 8009826:	2316      	movs	r3, #22
 8009828:	6003      	str	r3, [r0, #0]
 800982a:	2001      	movs	r0, #1
 800982c:	e7e7      	b.n	80097fe <_raise_r+0x12>
 800982e:	2400      	movs	r4, #0
 8009830:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009834:	4628      	mov	r0, r5
 8009836:	4798      	blx	r3
 8009838:	2000      	movs	r0, #0
 800983a:	e7e0      	b.n	80097fe <_raise_r+0x12>

0800983c <raise>:
 800983c:	4b02      	ldr	r3, [pc, #8]	; (8009848 <raise+0xc>)
 800983e:	4601      	mov	r1, r0
 8009840:	6818      	ldr	r0, [r3, #0]
 8009842:	f7ff bfd3 	b.w	80097ec <_raise_r>
 8009846:	bf00      	nop
 8009848:	2000000c 	.word	0x2000000c

0800984c <_kill_r>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	4d07      	ldr	r5, [pc, #28]	; (800986c <_kill_r+0x20>)
 8009850:	2300      	movs	r3, #0
 8009852:	4604      	mov	r4, r0
 8009854:	4608      	mov	r0, r1
 8009856:	4611      	mov	r1, r2
 8009858:	602b      	str	r3, [r5, #0]
 800985a:	f7f9 f935 	bl	8002ac8 <_kill>
 800985e:	1c43      	adds	r3, r0, #1
 8009860:	d102      	bne.n	8009868 <_kill_r+0x1c>
 8009862:	682b      	ldr	r3, [r5, #0]
 8009864:	b103      	cbz	r3, 8009868 <_kill_r+0x1c>
 8009866:	6023      	str	r3, [r4, #0]
 8009868:	bd38      	pop	{r3, r4, r5, pc}
 800986a:	bf00      	nop
 800986c:	2000853c 	.word	0x2000853c

08009870 <_getpid_r>:
 8009870:	f7f9 b922 	b.w	8002ab8 <_getpid>

08009874 <__sread>:
 8009874:	b510      	push	{r4, lr}
 8009876:	460c      	mov	r4, r1
 8009878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800987c:	f000 f894 	bl	80099a8 <_read_r>
 8009880:	2800      	cmp	r0, #0
 8009882:	bfab      	itete	ge
 8009884:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009886:	89a3      	ldrhlt	r3, [r4, #12]
 8009888:	181b      	addge	r3, r3, r0
 800988a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800988e:	bfac      	ite	ge
 8009890:	6563      	strge	r3, [r4, #84]	; 0x54
 8009892:	81a3      	strhlt	r3, [r4, #12]
 8009894:	bd10      	pop	{r4, pc}

08009896 <__swrite>:
 8009896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800989a:	461f      	mov	r7, r3
 800989c:	898b      	ldrh	r3, [r1, #12]
 800989e:	05db      	lsls	r3, r3, #23
 80098a0:	4605      	mov	r5, r0
 80098a2:	460c      	mov	r4, r1
 80098a4:	4616      	mov	r6, r2
 80098a6:	d505      	bpl.n	80098b4 <__swrite+0x1e>
 80098a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ac:	2302      	movs	r3, #2
 80098ae:	2200      	movs	r2, #0
 80098b0:	f000 f868 	bl	8009984 <_lseek_r>
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098be:	81a3      	strh	r3, [r4, #12]
 80098c0:	4632      	mov	r2, r6
 80098c2:	463b      	mov	r3, r7
 80098c4:	4628      	mov	r0, r5
 80098c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098ca:	f000 b817 	b.w	80098fc <_write_r>

080098ce <__sseek>:
 80098ce:	b510      	push	{r4, lr}
 80098d0:	460c      	mov	r4, r1
 80098d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098d6:	f000 f855 	bl	8009984 <_lseek_r>
 80098da:	1c43      	adds	r3, r0, #1
 80098dc:	89a3      	ldrh	r3, [r4, #12]
 80098de:	bf15      	itete	ne
 80098e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80098e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098ea:	81a3      	strheq	r3, [r4, #12]
 80098ec:	bf18      	it	ne
 80098ee:	81a3      	strhne	r3, [r4, #12]
 80098f0:	bd10      	pop	{r4, pc}

080098f2 <__sclose>:
 80098f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f6:	f000 b813 	b.w	8009920 <_close_r>
	...

080098fc <_write_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4d07      	ldr	r5, [pc, #28]	; (800991c <_write_r+0x20>)
 8009900:	4604      	mov	r4, r0
 8009902:	4608      	mov	r0, r1
 8009904:	4611      	mov	r1, r2
 8009906:	2200      	movs	r2, #0
 8009908:	602a      	str	r2, [r5, #0]
 800990a:	461a      	mov	r2, r3
 800990c:	f7f9 f913 	bl	8002b36 <_write>
 8009910:	1c43      	adds	r3, r0, #1
 8009912:	d102      	bne.n	800991a <_write_r+0x1e>
 8009914:	682b      	ldr	r3, [r5, #0]
 8009916:	b103      	cbz	r3, 800991a <_write_r+0x1e>
 8009918:	6023      	str	r3, [r4, #0]
 800991a:	bd38      	pop	{r3, r4, r5, pc}
 800991c:	2000853c 	.word	0x2000853c

08009920 <_close_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4d06      	ldr	r5, [pc, #24]	; (800993c <_close_r+0x1c>)
 8009924:	2300      	movs	r3, #0
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	602b      	str	r3, [r5, #0]
 800992c:	f7f9 f91f 	bl	8002b6e <_close>
 8009930:	1c43      	adds	r3, r0, #1
 8009932:	d102      	bne.n	800993a <_close_r+0x1a>
 8009934:	682b      	ldr	r3, [r5, #0]
 8009936:	b103      	cbz	r3, 800993a <_close_r+0x1a>
 8009938:	6023      	str	r3, [r4, #0]
 800993a:	bd38      	pop	{r3, r4, r5, pc}
 800993c:	2000853c 	.word	0x2000853c

08009940 <_fstat_r>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	4d07      	ldr	r5, [pc, #28]	; (8009960 <_fstat_r+0x20>)
 8009944:	2300      	movs	r3, #0
 8009946:	4604      	mov	r4, r0
 8009948:	4608      	mov	r0, r1
 800994a:	4611      	mov	r1, r2
 800994c:	602b      	str	r3, [r5, #0]
 800994e:	f7f9 f91a 	bl	8002b86 <_fstat>
 8009952:	1c43      	adds	r3, r0, #1
 8009954:	d102      	bne.n	800995c <_fstat_r+0x1c>
 8009956:	682b      	ldr	r3, [r5, #0]
 8009958:	b103      	cbz	r3, 800995c <_fstat_r+0x1c>
 800995a:	6023      	str	r3, [r4, #0]
 800995c:	bd38      	pop	{r3, r4, r5, pc}
 800995e:	bf00      	nop
 8009960:	2000853c 	.word	0x2000853c

08009964 <_isatty_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4d06      	ldr	r5, [pc, #24]	; (8009980 <_isatty_r+0x1c>)
 8009968:	2300      	movs	r3, #0
 800996a:	4604      	mov	r4, r0
 800996c:	4608      	mov	r0, r1
 800996e:	602b      	str	r3, [r5, #0]
 8009970:	f7f9 f919 	bl	8002ba6 <_isatty>
 8009974:	1c43      	adds	r3, r0, #1
 8009976:	d102      	bne.n	800997e <_isatty_r+0x1a>
 8009978:	682b      	ldr	r3, [r5, #0]
 800997a:	b103      	cbz	r3, 800997e <_isatty_r+0x1a>
 800997c:	6023      	str	r3, [r4, #0]
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	2000853c 	.word	0x2000853c

08009984 <_lseek_r>:
 8009984:	b538      	push	{r3, r4, r5, lr}
 8009986:	4d07      	ldr	r5, [pc, #28]	; (80099a4 <_lseek_r+0x20>)
 8009988:	4604      	mov	r4, r0
 800998a:	4608      	mov	r0, r1
 800998c:	4611      	mov	r1, r2
 800998e:	2200      	movs	r2, #0
 8009990:	602a      	str	r2, [r5, #0]
 8009992:	461a      	mov	r2, r3
 8009994:	f7f9 f912 	bl	8002bbc <_lseek>
 8009998:	1c43      	adds	r3, r0, #1
 800999a:	d102      	bne.n	80099a2 <_lseek_r+0x1e>
 800999c:	682b      	ldr	r3, [r5, #0]
 800999e:	b103      	cbz	r3, 80099a2 <_lseek_r+0x1e>
 80099a0:	6023      	str	r3, [r4, #0]
 80099a2:	bd38      	pop	{r3, r4, r5, pc}
 80099a4:	2000853c 	.word	0x2000853c

080099a8 <_read_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4d07      	ldr	r5, [pc, #28]	; (80099c8 <_read_r+0x20>)
 80099ac:	4604      	mov	r4, r0
 80099ae:	4608      	mov	r0, r1
 80099b0:	4611      	mov	r1, r2
 80099b2:	2200      	movs	r2, #0
 80099b4:	602a      	str	r2, [r5, #0]
 80099b6:	461a      	mov	r2, r3
 80099b8:	f7f9 f8a0 	bl	8002afc <_read>
 80099bc:	1c43      	adds	r3, r0, #1
 80099be:	d102      	bne.n	80099c6 <_read_r+0x1e>
 80099c0:	682b      	ldr	r3, [r5, #0]
 80099c2:	b103      	cbz	r3, 80099c6 <_read_r+0x1e>
 80099c4:	6023      	str	r3, [r4, #0]
 80099c6:	bd38      	pop	{r3, r4, r5, pc}
 80099c8:	2000853c 	.word	0x2000853c

080099cc <_init>:
 80099cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ce:	bf00      	nop
 80099d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099d2:	bc08      	pop	{r3}
 80099d4:	469e      	mov	lr, r3
 80099d6:	4770      	bx	lr

080099d8 <_fini>:
 80099d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099da:	bf00      	nop
 80099dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099de:	bc08      	pop	{r3}
 80099e0:	469e      	mov	lr, r3
 80099e2:	4770      	bx	lr
