<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1970" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1970{left:829px;bottom:48px;}
#t2_1970{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t3_1970{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1970{left:96px;bottom:1038px;letter-spacing:0.12px;}
#t5_1970{left:523px;bottom:1038px;letter-spacing:0.18px;}
#t6_1970{left:653px;bottom:1038px;letter-spacing:0.12px;word-spacing:0.01px;}
#t7_1970{left:96px;bottom:1017px;letter-spacing:0.13px;}
#t8_1970{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.67px;}
#t9_1970{left:710px;bottom:996px;letter-spacing:0.19px;}
#ta_1970{left:96px;bottom:974px;letter-spacing:0.13px;}
#tb_1970{left:96px;bottom:953px;letter-spacing:0.09px;word-spacing:-0.14px;}
#tc_1970{left:374px;bottom:953px;letter-spacing:0.18px;}
#td_1970{left:504px;bottom:953px;letter-spacing:0.13px;word-spacing:0.01px;}
#te_1970{left:96px;bottom:931px;letter-spacing:0.13px;}
#tf_1970{left:701px;bottom:931px;letter-spacing:0.19px;}
#tg_1970{left:96px;bottom:910px;letter-spacing:0.13px;word-spacing:-0.36px;}
#th_1970{left:96px;bottom:889px;letter-spacing:0.06px;word-spacing:-0.13px;}
#ti_1970{left:96px;bottom:861px;letter-spacing:0.13px;}
#tj_1970{left:194px;bottom:861px;letter-spacing:0.18px;}
#tk_1970{left:260px;bottom:861px;letter-spacing:0.15px;}
#tl_1970{left:356px;bottom:861px;}
#tm_1970{left:361px;bottom:861px;letter-spacing:0.12px;}
#tn_1970{left:419px;bottom:861px;letter-spacing:0.13px;}
#to_1970{left:520px;bottom:861px;letter-spacing:0.1px;word-spacing:0.01px;}
#tp_1970{left:583px;bottom:861px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tq_1970{left:712px;bottom:861px;letter-spacing:0.06px;}
#tr_1970{left:732px;bottom:861px;letter-spacing:0.19px;}
#ts_1970{left:785px;bottom:861px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tt_1970{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.37px;}
#tu_1970{left:96px;bottom:818px;letter-spacing:0.11px;word-spacing:-0.1px;}
#tv_1970{left:96px;bottom:797px;letter-spacing:0.09px;word-spacing:0.03px;}
#tw_1970{left:486px;bottom:797px;letter-spacing:0.18px;}
#tx_1970{left:559px;bottom:797px;letter-spacing:0.07px;}
#ty_1970{left:579px;bottom:797px;letter-spacing:0.19px;}
#tz_1970{left:651px;bottom:797px;letter-spacing:0.12px;}
#t10_1970{left:96px;bottom:776px;letter-spacing:-0.13px;}
#t11_1970{left:96px;bottom:748px;letter-spacing:0.12px;word-spacing:-0.12px;}
#t12_1970{left:96px;bottom:727px;letter-spacing:0.12px;word-spacing:0.01px;}
#t13_1970{left:320px;bottom:727px;letter-spacing:0.09px;word-spacing:0.02px;}
#t14_1970{left:511px;bottom:727px;letter-spacing:0.11px;}
#t15_1970{left:531px;bottom:727px;letter-spacing:0.17px;}
#t16_1970{left:590px;bottom:727px;letter-spacing:0.05px;word-spacing:-0.09px;}
#t17_1970{left:96px;bottom:705px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t18_1970{left:490px;bottom:705px;letter-spacing:0.16px;word-spacing:-0.06px;}
#t19_1970{left:618px;bottom:705px;letter-spacing:0.11px;}
#t1a_1970{left:638px;bottom:705px;letter-spacing:0.19px;}
#t1b_1970{left:697px;bottom:705px;letter-spacing:0.04px;word-spacing:0.09px;}
#t1c_1970{left:96px;bottom:684px;letter-spacing:0.14px;}
#t1d_1970{left:96px;bottom:662px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1e_1970{left:96px;bottom:635px;letter-spacing:0.12px;word-spacing:-0.09px;}
#t1f_1970{left:96px;bottom:614px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1g_1970{left:96px;bottom:592px;letter-spacing:0.14px;}
#t1h_1970{left:96px;bottom:543px;letter-spacing:0.17px;}
#t1i_1970{left:168px;bottom:543px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t1j_1970{left:96px;bottom:514px;letter-spacing:0.13px;}
#t1k_1970{left:96px;bottom:493px;letter-spacing:0.12px;}
#t1l_1970{left:96px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.33px;}
#t1m_1970{left:96px;bottom:444px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1n_1970{left:96px;bottom:423px;letter-spacing:0.1px;}
#t1o_1970{left:96px;bottom:395px;letter-spacing:0.12px;word-spacing:-0.37px;}
#t1p_1970{left:96px;bottom:374px;letter-spacing:0.11px;}
#t1q_1970{left:96px;bottom:352px;letter-spacing:0.13px;}
#t1r_1970{left:96px;bottom:331px;letter-spacing:0.13px;}
#t1s_1970{left:96px;bottom:310px;letter-spacing:0.13px;}
#t1t_1970{left:96px;bottom:288px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1u_1970{left:96px;bottom:261px;letter-spacing:0.12px;word-spacing:-0.19px;}
#t1v_1970{left:96px;bottom:239px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t1w_1970{left:96px;bottom:218px;letter-spacing:0.13px;word-spacing:-0.33px;}
#t1x_1970{left:96px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1y_1970{left:96px;bottom:169px;letter-spacing:0.13px;}
#t1z_1970{left:96px;bottom:148px;letter-spacing:0.13px;word-spacing:0.01px;}
#t20_1970{left:96px;bottom:126px;letter-spacing:0.13px;word-spacing:0.01px;}
#t21_1970{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_1970{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_1970{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_1970{font-size:18px;font-family:Arial_62w;color:#000;}
.s4_1970{font-size:18px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s5_1970{font-size:21px;font-family:Arial-Bold_62f;color:#000;}
.s6_1970{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1970" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1970Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1970" style="-webkit-user-select: none;"><object width="935" height="1210" data="1970/1970.svg" type="image/svg+xml" id="pdf1970" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1970" class="t s1_1970">9 </span>
<span id="t2_1970" class="t s1_1970">26568—Rev. 3.25—November 2021 </span><span id="t3_1970" class="t s1_1970">AMD64 Technology </span>
<span id="t4_1970" class="t s2_1970">In body of the description of the instructions, the notation </span><span id="t5_1970" class="t s3_1970">mem32[vm32x] </span><span id="t6_1970" class="t s2_1970">is used to represent a </span>
<span id="t7_1970" class="t s2_1970">sparse array of 32-bit memory operands where the packed array of four 32-bit indices used to calcu- </span>
<span id="t8_1970" class="t s2_1970">late the effective addresses of the operands is held in an XMM register. The notation </span><span id="t9_1970" class="t s3_1970">mem32[vm32y] </span>
<span id="ta_1970" class="t s2_1970">refers to a similar array of 32-bit memory operands where the packed array of eight 32-bit indices is </span>
<span id="tb_1970" class="t s2_1970">held in a YMM register. The notation </span><span id="tc_1970" class="t s3_1970">mem32[vm64x] </span><span id="td_1970" class="t s2_1970">means a sparse array of 32-bit memory oper- </span>
<span id="te_1970" class="t s2_1970">ands where the packed array of two 64-bit indices is held in an XMM register and </span><span id="tf_1970" class="t s3_1970">mem32[vm64y] </span>
<span id="tg_1970" class="t s2_1970">means a sparse array of 32-bit memory operands where the packed array of four 64-bit indices is held </span>
<span id="th_1970" class="t s2_1970">in a YMM register. </span>
<span id="ti_1970" class="t s2_1970">The notation </span><span id="tj_1970" class="t s3_1970">mem64[</span><span id="tk_1970" class="t s4_1970">index_array</span><span id="tl_1970" class="t s3_1970">]</span><span id="tm_1970" class="t s2_1970">, where </span><span id="tn_1970" class="t s4_1970">index_array </span><span id="to_1970" class="t s2_1970">is either </span><span id="tp_1970" class="t s3_1970">vm32x, vm64x, </span><span id="tq_1970" class="t s2_1970">or </span><span id="tr_1970" class="t s3_1970">vm64y</span><span id="ts_1970" class="t s2_1970">, speci- </span>
<span id="tt_1970" class="t s2_1970">fies a sparse array of 64-bit memory operands addressed via a packed array of 32-bit or 64-bit indices </span>
<span id="tu_1970" class="t s2_1970">held in an XMM/YMM register. If an instruction uses either an XMM or a YMM register, depending </span>
<span id="tv_1970" class="t s2_1970">on operand size, to hold the index array, the notation </span><span id="tw_1970" class="t s3_1970">vm32x/y </span><span id="tx_1970" class="t s2_1970">or </span><span id="ty_1970" class="t s3_1970">vm64x/y </span><span id="tz_1970" class="t s2_1970">is used to represent the </span>
<span id="t10_1970" class="t s2_1970">array. </span>
<span id="t11_1970" class="t s2_1970">In summary, given a maximum operand size of 256-bits, a sparse array of 32-bit memory-based oper- </span>
<span id="t12_1970" class="t s2_1970">ands can be addressed using a </span><span id="t13_1970" class="t s3_1970">vm32x, vm32y, vm64x, </span><span id="t14_1970" class="t s2_1970">or </span><span id="t15_1970" class="t s3_1970">vm64y </span><span id="t16_1970" class="t s2_1970">index array. A sparse array of 64- </span>
<span id="t17_1970" class="t s2_1970">bit memory-based operands can be addressed using a </span><span id="t18_1970" class="t s3_1970">vm32x, vm64x, </span><span id="t19_1970" class="t s2_1970">or </span><span id="t1a_1970" class="t s3_1970">vm64y </span><span id="t1b_1970" class="t s2_1970">index array. Spe- </span>
<span id="t1c_1970" class="t s2_1970">cific instructions may use fewer than the maximum number of memory operands that can be </span>
<span id="t1d_1970" class="t s2_1970">addressed using the specified index array. </span>
<span id="t1e_1970" class="t s2_1970">VSIB addressing is only valid in 32-bit or 64-bit effective addressing mode and is only supported for </span>
<span id="t1f_1970" class="t s2_1970">instruction encodings using the VEX prefix. The ModRM.mod value of 11b is not valid in VSIB </span>
<span id="t1g_1970" class="t s2_1970">addressing mode and ModRM.r/m must be set to 100b. </span>
<span id="t1h_1970" class="t s5_1970">1.3.3 </span><span id="t1i_1970" class="t s5_1970">Memory Ordering and Exception Behavior </span>
<span id="t1j_1970" class="t s2_1970">VSIB addressing has some special considerations relative to memory ordering and the signaling of </span>
<span id="t1k_1970" class="t s2_1970">exceptions. </span>
<span id="t1l_1970" class="t s2_1970">VSIB addressing specifies an array of addresses that allows an instruction to access multiple memory </span>
<span id="t1m_1970" class="t s2_1970">locations. The order in which data is read from or written to memory is not specified. Memory order- </span>
<span id="t1n_1970" class="t s2_1970">ing with respect to other instructions follows the memory-ordering model described in Volume 2. </span>
<span id="t1o_1970" class="t s2_1970">Data may be accessed by the instruction in any order, but access-triggered exceptions are delivered in </span>
<span id="t1p_1970" class="t s2_1970">right-to-left order. That is, if a exception is triggered by the load or store of an element of an </span>
<span id="t1q_1970" class="t s2_1970">XMM/YMM register and delivered, all elements to the right of that element (all the lower indexed </span>
<span id="t1r_1970" class="t s2_1970">elements) have been or will be completed without causing an exception. Elements to the left of the </span>
<span id="t1s_1970" class="t s2_1970">element causing the exception may or may not be completed. If the load or store of a given element </span>
<span id="t1t_1970" class="t s2_1970">triggers multiple exceptions, they are delivered in the conventional order. </span>
<span id="t1u_1970" class="t s2_1970">Because data can be accessed in any order, elements to the left of the one that triggered the exception </span>
<span id="t1v_1970" class="t s2_1970">may be read or written before the exception is delivered. Although the ordering of accesses is not </span>
<span id="t1w_1970" class="t s2_1970">specified, it is repeatable in a specific processor implementation. Given the same input values and ini- </span>
<span id="t1x_1970" class="t s2_1970">tial architectural state, the same set of elements to the left of the faulting one will be accessed. </span>
<span id="t1y_1970" class="t s2_1970">VSIB addressing should not be used to access memory mapped I/O as the ordering of the individual </span>
<span id="t1z_1970" class="t s2_1970">loads is implementation-specific and some implementations may access data larger than the data ele- </span>
<span id="t20_1970" class="t s2_1970">ment size or access elements more than once. </span>
<span id="t21_1970" class="t s6_1970">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
